--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y8.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y8.BX       net (fanout=2)        1.076   ftop/clkN210/unlock2
    SLICE_X58Y8.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.833ns logic, 1.076ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y8.G2       net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X58Y8.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.195ns logic, 0.385ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y8.G2       net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X58Y8.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.869ns logic, 0.308ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y8.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y8.BX       net (fanout=2)        0.861   ftop/clkN210/unlock2
    SLICE_X58Y8.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.579ns logic, 0.861ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y59.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.859ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X101Y161.G3    net (fanout=3)        0.631   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.811ns (3.809ns logic, 4.002ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X101Y161.G3    net (fanout=3)        0.631   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.811ns (3.809ns logic, 4.002ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    SLICE_X101Y161.G1    net (fanout=3)        0.695   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (3.734ns logic, 4.066ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    SLICE_X101Y161.G1    net (fanout=3)        0.695   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (3.734ns logic, 4.066ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X101Y161.G3    net (fanout=3)        0.631   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y176.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.803ns (3.809ns logic, 3.994ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.803ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_8
    SLICE_X101Y161.G3    net (fanout=3)        0.631   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<8>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y177.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.803ns (3.809ns logic, 3.994ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    SLICE_X101Y161.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (3.734ns logic, 4.028ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    SLICE_X101Y161.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (3.734ns logic, 4.028ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    SLICE_X101Y161.G1    net (fanout=3)        0.695   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y177.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (3.734ns logic, 4.058ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y162.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_9
    SLICE_X101Y161.G1    net (fanout=3)        0.695   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<9>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y176.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (3.734ns logic, 4.058ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    SLICE_X101Y161.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y177.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (3.734ns logic, 4.020ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_7
    SLICE_X101Y161.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y176.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (3.734ns logic, 4.020ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6
    SLICE_X101Y161.G4    net (fanout=3)        0.540   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<6>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (3.809ns logic, 3.911ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.676 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6
    SLICE_X101Y161.G4    net (fanout=3)        0.540   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<6>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (3.809ns logic, 3.911ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6
    SLICE_X101Y161.G4    net (fanout=3)        0.540   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<6>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y176.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (3.809ns logic, 3.903ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.709 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y163.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<7>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_6
    SLICE_X101Y161.G4    net (fanout=3)        0.540   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<6>
    SLICE_X101Y161.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X110Y177.CE    net (fanout=10)       1.536   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X110Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (3.809ns logic, 3.903ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.676 - 0.716)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X101Y160.G4    net (fanout=3)        0.358   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X101Y160.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X101Y161.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X101Y161.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (3.939ns logic, 3.729ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.676 - 0.716)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_2
    SLICE_X101Y160.G4    net (fanout=3)        0.358   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<2>
    SLICE_X101Y160.COUT  Topcyg                1.009   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<1>_INV_0
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X101Y161.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<1>
    SLICE_X101Y161.COUT  Tbyp                  0.130   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (3.939ns logic, 3.729ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.676 - 0.716)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    SLICE_X101Y161.F1    net (fanout=3)        0.457   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<4>
    SLICE_X101Y161.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y177.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.826ns logic, 3.828ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.676 - 0.716)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    SLICE_X101Y161.F1    net (fanout=3)        0.457   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<4>
    SLICE_X101Y161.COUT  Topcyf                1.026   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_lut<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<2>
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<3>
    SLICE_X101Y162.XB    Tcinxb                0.216   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_D_IN<0>14
                                                       ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.G2    net (fanout=4)        1.159   ftop/gbe0/gmac/gmac/Mcompar_txRS_lenCnt_value_45_ULT_59___d294_cy<4>
    SLICE_X106Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2
    SLICE_X106Y168.F2    net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ_SW2/O
    SLICE_X106Y168.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.G4    net (fanout=3)        0.353   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X108Y168.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X108Y176.CE    net (fanout=10)       1.544   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X108Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (3.826ns logic, 3.828ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.531 - 0.425)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y66.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X110Y66.BY     net (fanout=2)        0.492   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X110Y66.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.289ns logic, 0.492ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.531 - 0.425)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y66.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X110Y66.BY     net (fanout=2)        0.492   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X110Y66.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.290ns logic, 0.492ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_17 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.411 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_17 to ftop/gbe0/gmac/txfun_inF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<17>
                                                       ftop/gbe0/gmac/txF/dDoutReg_17
    SLICE_X104Y187.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/txF_dD_OUT<17>
    SLICE_X104Y187.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<17>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.475 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4 to ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y160.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4
    SLICE_X107Y161.BX    net (fanout=3)        0.328   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<4>
    SLICE_X107Y161.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.481ns logic, 0.328ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.071 - 0.061)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y161.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X107Y160.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X107Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.026 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y32.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X109Y33.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X109Y33.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y156.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X109Y157.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X109Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.081 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y180.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X110Y176.BY    net (fanout=2)        0.511   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X110Y176.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.289ns logic, 0.511ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.081 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_3 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y180.YQ    Tcko                  0.419   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    SLICE_X110Y176.BY    net (fanout=2)        0.511   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
    SLICE_X110Y176.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.290ns logic, 0.511ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_27 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.400 - 0.313)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_27 to ftop/gbe0/gmac/txfun_inF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y189.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<27>
                                                       ftop/gbe0/gmac/txF/dDoutReg_27
    SLICE_X102Y188.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<27>
    SLICE_X102Y188.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<27>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.107 - 0.087)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y75.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X111Y73.BX     net (fanout=3)        0.310   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X111Y73.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<23>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.458ns logic, 0.310ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.397 - 0.308)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y156.YQ    Tcko                  0.419   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X103Y157.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X103Y157.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y159.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X107Y159.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X107Y159.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.058 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X108Y176.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X108Y176.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.347ns logic, 0.463ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txfun_outF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.058 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txfun_outF/data0_reg_9 to ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.477   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_9
    SLICE_X108Y176.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/txfun_outF_D_OUT<9>
    SLICE_X108Y176.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.348ns logic, 0.463ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y191.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X103Y190.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X103Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.011 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y53.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X107Y53.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X107Y53.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.081 - 0.069)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X112Y63.BY     net (fanout=2)        0.488   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X112Y63.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.289ns logic, 0.488ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.081 - 0.069)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X112Y63.BY     net (fanout=2)        0.488   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X112Y63.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.290ns logic, 0.488ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.407 - 0.418)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y64.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X106Y63.BY     net (fanout=2)        0.483   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X106Y63.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.289ns logic, 0.483ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y50.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_1/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_0/SR
  Location pin: SLICE_X102Y191.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y196.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X112Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X112Y91.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X106Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X106Y92.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.597ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.362 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.F3    net (fanout=4)        1.890   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y118.G1    net (fanout=25)       0.600   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y118.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y116.G3    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y120.CE    net (fanout=2)        0.581   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (3.058ns logic, 3.433ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.362 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.F3    net (fanout=4)        1.890   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y118.G1    net (fanout=25)       0.600   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y118.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y116.G3    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y120.CE    net (fanout=2)        0.581   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (3.058ns logic, 3.433ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.362 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.F3    net (fanout=4)        1.890   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y118.G1    net (fanout=25)       0.600   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y118.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y116.G3    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y120.CE    net (fanout=2)        0.581   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (3.058ns logic, 3.433ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.362 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.F3    net (fanout=4)        1.890   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y118.G1    net (fanout=25)       0.600   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y118.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y116.G3    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y116.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X110Y120.CE    net (fanout=2)        0.581   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X110Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (3.058ns logic, 3.433ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.787 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (2.569ns logic, 3.912ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.435ns (Levels of Logic = 4)
  Clock Path Skew:      -0.066ns (0.402 - 0.468)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y121.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.F3    net (fanout=4)        1.890   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y118.G1    net (fanout=25)       0.600   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y118.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y118.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X111Y117.F3    net (fanout=2)        0.304   ftop/gbe0/gmac/gmac/N30
    SLICE_X111Y117.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X111Y115.CE    net (fanout=1)        0.547   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X111Y115.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (3.059ns logic, 3.376ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.787 - 0.889)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X110Y110.G3    net (fanout=3)        0.810   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X110Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.F1    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (2.584ns logic, 3.773ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.787 - 0.889)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y115.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X110Y113.G3    net (fanout=4)        0.433   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X110Y113.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y113.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (3.110ns logic, 3.216ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.787 - 0.847)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y113.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y113.G2    net (fanout=2)        0.402   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y113.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y113.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (3.113ns logic, 3.185ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.737 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y96.CE     net (fanout=17)       1.586   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y96.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (2.569ns logic, 3.612ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.737 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y96.CE     net (fanout=17)       1.586   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y96.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (2.569ns logic, 3.612ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.787 - 0.911)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y113.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_0
    SLICE_X110Y110.G2    net (fanout=3)        0.667   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<0>
    SLICE_X110Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.F1    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (2.512ns logic, 3.630ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (0.787 - 0.927)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y111.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X110Y110.G4    net (fanout=3)        0.646   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X110Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.F1    net (fanout=2)        0.519   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y95.CE     net (fanout=17)       1.886   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y95.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (2.512ns logic, 3.609ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.778 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y98.CE     net (fanout=17)       1.609   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (2.569ns logic, 3.635ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.778 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y98.CE     net (fanout=17)       1.609   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.204ns (2.569ns logic, 3.635ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.824 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y98.CE     net (fanout=17)       1.641   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (2.569ns logic, 3.667ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.824 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y98.CE     net (fanout=17)       1.641   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y98.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (2.569ns logic, 3.667ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.824 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y99.CE     net (fanout=17)       1.641   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (2.569ns logic, 3.667ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.824 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y99.CE     net (fanout=17)       1.641   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y99.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (2.569ns logic, 3.667ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.767 - 0.833)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y113.F2    net (fanout=20)       1.150   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y113.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.F4    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y111.G2    net (fanout=34)       0.558   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y97.CE     net (fanout=17)       1.581   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y97.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.176ns (2.569ns logic, 3.607ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.516 - 0.398)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y102.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X109Y102.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X109Y102.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.509 - 0.394)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y101.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X109Y100.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X109Y100.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.524 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X113Y109.BX    net (fanout=7)        0.375   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X113Y109.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.481ns logic, 0.375ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.416 - 0.343)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y124.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y125.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y125.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.146 - 0.124)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y102.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X111Y103.BX    net (fanout=5)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X111Y103.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.918ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.524 - 0.405)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y108.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X113Y109.BY    net (fanout=6)        0.400   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X113Y109.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.518ns logic, 0.400ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.057 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y108.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X113Y108.BX    net (fanout=4)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X113Y108.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.479ns logic, 0.347ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.037 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y95.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X106Y94.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X106Y94.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.066 - 0.056)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y103.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X106Y102.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X106Y102.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.104 - 0.089)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y107.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y106.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y106.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.100 - 0.084)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y102.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X108Y103.BX    net (fanout=8)        0.359   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X108Y103.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.498ns logic, 0.359ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.516 - 0.398)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y102.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X109Y102.BY    net (fanout=2)        0.366   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X109Y102.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.599ns logic, 0.366ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.509 - 0.394)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y101.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_22
    SLICE_X109Y100.BY    net (fanout=2)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxPipe<22>
    SLICE_X109Y100.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.599ns logic, 0.364ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.993 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y102.G1    net (fanout=10)       0.626   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y102.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.418ns logic, 0.626ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.993 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y102.G1    net (fanout=10)       0.626   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y102.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.418ns logic, 0.626ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.993 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y103.G1    net (fanout=10)       0.626   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y103.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.418ns logic, 0.626ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (0.993 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y103.G1    net (fanout=10)       0.626   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y103.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.418ns logic, 0.626ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.510 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y125.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y111.CE    net (fanout=20)       0.536   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y111.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.477ns logic, 0.536ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.875 - 0.713)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y105.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X106Y99.BX     net (fanout=2)        0.516   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X106Y99.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.519ns logic, 0.516ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.232ns (0.576 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y101.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X111Y102.BY    net (fanout=2)        0.509   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X111Y102.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      1.108ns (0.599ns logic, 0.509ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X112Y108.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X112Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X112Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X112Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X112Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y105.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X108Y106.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X113Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X113Y107.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.345ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Clock Path Skew:      -5.360ns (-1.412 - 3.948)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y59.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y59.SR      net (fanout=3)        1.028   ftop/clkN210/rstInD
    SLICE_X76Y59.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.957ns logic, 1.028ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 0)
  Clock Path Skew:      -3.810ns (-0.651 - 3.159)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y59.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y59.SR      net (fanout=3)        0.823   ftop/clkN210/rstInD
    SLICE_X76Y59.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.709ns logic, 0.823ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y59.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3168007 paths analyzed, 49655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.480ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.294ns (Levels of Logic = 14)
  Clock Path Skew:      -0.186ns (0.320 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.294ns (6.497ns logic, 12.797ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.259ns (Levels of Logic = 14)
  Clock Path Skew:      -0.212ns (0.320 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.259ns (6.468ns logic, 12.791ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.251ns (Levels of Logic = 14)
  Clock Path Skew:      -0.186ns (0.320 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.251ns (6.479ns logic, 12.772ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 14)
  Clock Path Skew:      -0.212ns (0.320 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (6.450ns logic, 12.766ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.220ns (Levels of Logic = 14)
  Clock Path Skew:      -0.186ns (0.320 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.F4      net (fanout=35)       0.064   ftop/cp/N203
    SLICE_X70Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y101.F1     net (fanout=5)        1.133   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.220ns (6.536ns logic, 12.684ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.185ns (Levels of Logic = 14)
  Clock Path Skew:      -0.212ns (0.320 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.F4      net (fanout=35)       0.064   ftop/cp/N203
    SLICE_X70Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y101.F1     net (fanout=5)        1.133   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.185ns (6.507ns logic, 12.678ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 14)
  Clock Path Skew:      -0.177ns (0.329 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (6.512ns logic, 12.578ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.055ns (Levels of Logic = 14)
  Clock Path Skew:      -0.203ns (0.329 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     19.055ns (6.483ns logic, 12.572ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 11)
  Clock Path Skew:      -0.212ns (0.320 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y107.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X69Y110.G3     net (fanout=8)        1.164   ftop/cp/cpReq<24>
    SLICE_X69Y110.Y      Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X66Y104.F2     net (fanout=2)        0.567   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X66Y104.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X59Y115.G3     net (fanout=11)       1.321   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X59Y115.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X58Y133.G2     net (fanout=11)       1.591   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X58Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X58Y133.F3     net (fanout=38)       0.137   ftop/cp/N206
    SLICE_X58Y133.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y106.G3     net (fanout=7)        1.697   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X63Y106.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (7.030ns logic, 12.001ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.019ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (0.320 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y107.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X69Y110.G3     net (fanout=8)        1.164   ftop/cp/cpReq<24>
    SLICE_X69Y110.Y      Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X66Y104.F2     net (fanout=2)        0.567   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X66Y104.X      Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X59Y115.G3     net (fanout=11)       1.321   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X59Y115.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00001
    SLICE_X58Y133.G2     net (fanout=11)       1.591   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X58Y133.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X60Y113.G4     net (fanout=38)       1.431   ftop/cp/N206
    SLICE_X60Y113.Y      Tilo                  0.616   ftop/cp/wci_respF_3_D_IN<2>16
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>_SW0
    SLICE_X63Y107.F4     net (fanout=1)        0.489   ftop/cp/N907
    SLICE_X63Y107.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y128.F3     net (fanout=40)       1.652   ftop/cp/cpRespF/d0h
    SLICE_X72Y128.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X75Y128.SR     net (fanout=1)        1.012   ftop/cp/cpRespF/N70
    SLICE_X75Y128.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     19.019ns (6.932ns logic, 12.087ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.047ns (Levels of Logic = 14)
  Clock Path Skew:      -0.177ns (0.329 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     19.047ns (6.494ns logic, 12.553ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.012ns (Levels of Logic = 14)
  Clock Path Skew:      -0.203ns (0.329 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     19.012ns (6.465ns logic, 12.547ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.016ns (Levels of Logic = 14)
  Clock Path Skew:      -0.177ns (0.329 - 0.506)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.F4      net (fanout=35)       0.064   ftop/cp/N203
    SLICE_X70Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y101.F1     net (fanout=5)        1.133   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     19.016ns (6.551ns logic, 12.465ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.928ns (Levels of Logic = 14)
  Clock Path Skew:      -0.264ns (0.491 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y130.F3     net (fanout=40)       1.132   ftop/cp/cpRespF/d0h
    SLICE_X85Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X85Y131.SR     net (fanout=1)        1.205   ftop/cp/cpRespF/N54
    SLICE_X85Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.928ns (6.458ns logic, 12.470ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.981ns (Levels of Logic = 14)
  Clock Path Skew:      -0.203ns (0.329 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.F4      net (fanout=35)       0.064   ftop/cp/N203
    SLICE_X70Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y101.F1     net (fanout=5)        1.133   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y131.G2     net (fanout=40)       1.480   ftop/cp/cpRespF/d0h
    SLICE_X74Y131.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X75Y131.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N34
    SLICE_X75Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.981ns (6.522ns logic, 12.459ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.893ns (Levels of Logic = 14)
  Clock Path Skew:      -0.290ns (0.491 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y130.F3     net (fanout=40)       1.132   ftop/cp/cpRespF/d0h
    SLICE_X85Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X85Y131.SR     net (fanout=1)        1.205   ftop/cp/cpRespF/N54
    SLICE_X85Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.893ns (6.429ns logic, 12.464ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.885ns (Levels of Logic = 14)
  Clock Path Skew:      -0.264ns (0.491 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y130.F3     net (fanout=40)       1.132   ftop/cp/cpRespF/d0h
    SLICE_X85Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X85Y131.SR     net (fanout=1)        1.205   ftop/cp/cpRespF/N54
    SLICE_X85Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.885ns (6.440ns logic, 12.445ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_37 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.850ns (Levels of Logic = 14)
  Clock Path Skew:      -0.290ns (0.491 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y106.XQ     Tcko                  0.495   ftop/cp/cpReq<37>
                                                       ftop/cp/cpReq_37
    SLICE_X61Y132.F2     net (fanout=30)       2.513   ftop/cp/cpReq<37>
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y88.G2      net (fanout=35)       0.439   ftop/cp/N203
    SLICE_X71Y88.Y       Tilo                  0.561   ftop/cp/N274
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T1
    SLICE_X63Y101.G2     net (fanout=7)        0.846   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
    SLICE_X63Y101.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y130.F3     net (fanout=40)       1.132   ftop/cp/cpRespF/d0h
    SLICE_X85Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X85Y131.SR     net (fanout=1)        1.205   ftop/cp/cpRespF/N54
    SLICE_X85Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.850ns (6.411ns logic, 12.439ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.854ns (Levels of Logic = 14)
  Clock Path Skew:      -0.264ns (0.491 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.F4      net (fanout=35)       0.064   ftop/cp/N203
    SLICE_X70Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X63Y101.F1     net (fanout=5)        1.133   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X85Y130.F3     net (fanout=40)       1.132   ftop/cp/cpRespF/d0h
    SLICE_X85Y130.X      Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X85Y131.SR     net (fanout=1)        1.205   ftop/cp/cpRespF/N54
    SLICE_X85Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.854ns (6.497ns logic, 12.357ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/dispatched (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.803ns (Levels of Logic = 14)
  Clock Path Skew:      -0.307ns (0.448 - 0.755)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/dispatched to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y108.YQ     Tcko                  0.524   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    SLICE_X61Y132.F4     net (fanout=35)       2.519   ftop/cp/dispatched
    SLICE_X61Y132.X      Tilo                  0.562   ftop/cp_wci_Vm_9_MData<8>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X70Y90.G1      net (fanout=6)        3.444   ftop/cp/N158
    SLICE_X70Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X71Y89.F2      net (fanout=35)       0.452   ftop/cp/N203
    SLICE_X71Y89.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X63Y101.F2     net (fanout=3)        0.858   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X63Y101.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X63Y102.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X63Y103.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X63Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X63Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X63Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X63Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X63Y108.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X76Y119.G3     net (fanout=12)       2.331   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y119.Y      Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X81Y122.G4     net (fanout=7)        0.529   ftop/cp/cpRespF_ENQ
    SLICE_X81Y122.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y122.F1     net (fanout=40)       1.470   ftop/cp/cpRespF/d0h
    SLICE_X88Y122.X      Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<25>
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X88Y119.SR     net (fanout=1)        0.703   ftop/cp/cpRespF/N44
    SLICE_X88Y119.CLK    Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     18.803ns (6.497ns logic, 12.306ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.546 - 0.429)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_3
    SLICE_X60Y168.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X60Y168.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.360 - 0.242)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y125.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X76Y125.BY     net (fanout=2)        0.326   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X76Y125.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_3 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.546 - 0.429)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_3 to ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_3
    SLICE_X60Y168.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<3>
    SLICE_X60Y168.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.360 - 0.242)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y125.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X76Y125.BY     net (fanout=2)        0.326   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X76Y125.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.619 - 0.491)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y70.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X84Y70.BY      net (fanout=2)        0.347   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X84Y70.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.287ns logic, 0.347ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.619 - 0.491)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y70.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X84Y70.BY      net (fanout=2)        0.347   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X84Y70.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.288ns logic, 0.347ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.486 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y85.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X54Y84.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X54Y84.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_19 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.486 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_19 to ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y85.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_19
    SLICE_X54Y84.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_7_MData<19>
    SLICE_X54Y84.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_19 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.506 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_19 to ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y47.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_19
    SLICE_X66Y49.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<19>
    SLICE_X66Y49.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_19 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.506 - 0.423)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_19 to ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y47.XQ      Tcko                  0.417   ftop/cp_wci_Vm_6_MData<19>
                                                       ftop/cp/wci_reqF_1_q_0_19
    SLICE_X66Y49.BY      net (fanout=2)        0.318   ftop/cp_wci_Vm_6_MData<19>
    SLICE_X66Y49.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.395 - 0.290)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_4_q_0_7
    SLICE_X20Y69.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X20Y69.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.287ns logic, 0.342ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_7 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.395 - 0.290)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_7 to ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<7>
                                                       ftop/cp/wci_reqF_4_q_0_7
    SLICE_X20Y69.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_10_MData<7>
    SLICE_X20Y69.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.288ns logic, 0.342ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.489 - 0.405)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y179.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X60Y178.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X60Y178.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.489 - 0.405)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y179.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X60Y178.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_9_MData<21>
    SLICE_X60Y178.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.586 - 0.429)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y168.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X56Y168.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X56Y168.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.347ns logic, 0.345ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.586 - 0.429)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y168.YQ     Tcko                  0.477   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X56Y168.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X56Y168.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.348ns logic, 0.345ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.403 - 0.322)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y64.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X16Y67.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X16Y67.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.287ns logic, 0.333ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.031 - 0.010)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X24Y53.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X24Y53.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_5 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.403 - 0.322)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_5 to ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y64.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<5>
                                                       ftop/cp/wci_reqF_4_q_0_5
    SLICE_X16Y67.BY      net (fanout=2)        0.333   ftop/cp_wci_Vm_10_MData<5>
    SLICE_X16Y67.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.288ns logic, 0.333ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.031 - 0.010)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y55.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X24Y53.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X24Y53.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X0Y89.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X0Y89.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X0Y68.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X0Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_9/SR
  Location pin: SLICE_X0Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X0Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_8/SR
  Location pin: SLICE_X0Y71.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X70Y152.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_5/SR
  Location pin: SLICE_X70Y152.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X70Y152.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<5>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_4/SR
  Location pin: SLICE_X70Y152.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X74Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<7>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_7/SR
  Location pin: SLICE_X74Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.740ns|            0|            0|            2|      3168008|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.345ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.480ns|          N/A|            0|            0|      3168007|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.597|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.859|         |    3.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.480|         |         |         |
sys0_clkp      |   19.480|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.480|         |         |         |
sys0_clkp      |   19.480|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3184291 paths, 0 nets, and 92183 connections

Design statistics:
   Minimum period:  19.480ns{1}   (Maximum frequency:  51.335MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 16 10:57:41 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



