#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024a67d3d4d0 .scope module, "tb_traffic_light" "tb_traffic_light" 2 3;
 .timescale -9 -12;
v0000024a67d2ccf0_0 .var "clk", 0 0;
v0000024a67d2ce30_0 .var/i "cyc", 31 0;
v0000024a67d2ced0_0 .net "ew_g", 0 0, L_0000024a67d9cfb0;  1 drivers
v0000024a67d2cf70_0 .net "ew_r", 0 0, L_0000024a67d45d50;  1 drivers
v0000024a67d9c8d0_0 .net "ew_y", 0 0, L_0000024a67d9dc30;  1 drivers
v0000024a67d9c3d0_0 .net "ns_g", 0 0, L_0000024a67d9d4b0;  1 drivers
v0000024a67d9d410_0 .net "ns_r", 0 0, L_0000024a67d45e30;  1 drivers
v0000024a67d9ce70_0 .net "ns_y", 0 0, L_0000024a67d9d550;  1 drivers
v0000024a67d9d7d0_0 .var "rst", 0 0;
v0000024a67d9cf10_0 .var "tick", 0 0;
S_0000024a67d3d660 .scope module, "dut" "traffic_light" 2 10, 3 1 0, S_0000024a67d3d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_0000024a67df6b90 .param/l "D_EW_GREEN" 0 3 24, +C4<00000000000000000000000000000101>;
P_0000024a67df6bc8 .param/l "D_EW_YELLOW" 0 3 25, +C4<00000000000000000000000000000010>;
P_0000024a67df6c00 .param/l "D_NS_GREEN" 0 3 22, +C4<00000000000000000000000000000101>;
P_0000024a67df6c38 .param/l "D_NS_YELLOW" 0 3 23, +C4<00000000000000000000000000000010>;
P_0000024a67df6c70 .param/l "EW_GREEN" 0 3 16, C4<10>;
P_0000024a67df6ca8 .param/l "EW_YELLOW" 0 3 17, C4<11>;
P_0000024a67df6ce0 .param/l "NS_GREEN" 0 3 14, C4<00>;
P_0000024a67df6d18 .param/l "NS_YELLOW" 0 3 15, C4<01>;
L_0000024a67d459d0 .functor OR 1, L_0000024a67d9d4b0, L_0000024a67d9d550, C4<0>, C4<0>;
L_0000024a67d45e30 .functor NOT 1, L_0000024a67d459d0, C4<0>, C4<0>, C4<0>;
L_0000024a67d457a0 .functor OR 1, L_0000024a67d9cfb0, L_0000024a67d9dc30, C4<0>, C4<0>;
L_0000024a67d45d50 .functor NOT 1, L_0000024a67d457a0, C4<0>, C4<0>, C4<0>;
L_0000024a67d9e078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024a67d2ca70_0 .net/2u *"_ivl_0", 1 0, L_0000024a67d9e078;  1 drivers
L_0000024a67d9e108 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024a67d2d6f0_0 .net/2u *"_ivl_12", 1 0, L_0000024a67d9e108;  1 drivers
L_0000024a67d9e150 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024a67d2d3d0_0 .net/2u *"_ivl_16", 1 0, L_0000024a67d9e150;  1 drivers
v0000024a67d2d790_0 .net *"_ivl_20", 0 0, L_0000024a67d457a0;  1 drivers
L_0000024a67d9e0c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024a67d2d510_0 .net/2u *"_ivl_4", 1 0, L_0000024a67d9e0c0;  1 drivers
v0000024a67d2d010_0 .net *"_ivl_8", 0 0, L_0000024a67d459d0;  1 drivers
v0000024a67d2cc50_0 .net "clk", 0 0, v0000024a67d2ccf0_0;  1 drivers
v0000024a67d2d150_0 .net "ew_g", 0 0, L_0000024a67d9cfb0;  alias, 1 drivers
v0000024a67d2cb10_0 .net "ew_r", 0 0, L_0000024a67d45d50;  alias, 1 drivers
v0000024a67d2cd90_0 .net "ew_y", 0 0, L_0000024a67d9dc30;  alias, 1 drivers
v0000024a67d2d5b0_0 .net "ns_g", 0 0, L_0000024a67d9d4b0;  alias, 1 drivers
v0000024a67d2d470_0 .net "ns_r", 0 0, L_0000024a67d45e30;  alias, 1 drivers
v0000024a67d2d970_0 .net "ns_y", 0 0, L_0000024a67d9d550;  alias, 1 drivers
v0000024a67d2d830_0 .var "phase_cnt_next", 2 0;
v0000024a67d2cbb0_0 .var "phase_cnt_present", 2 0;
v0000024a67d2d290_0 .net "rst", 0 0, v0000024a67d9d7d0_0;  1 drivers
v0000024a67d2d1f0_0 .var "state_next", 1 0;
v0000024a67d2d8d0_0 .var "state_present", 1 0;
v0000024a67d2d330_0 .net "tick", 0 0, v0000024a67d9cf10_0;  1 drivers
E_0000024a67dfb7b0 .event posedge, v0000024a67d2cc50_0;
E_0000024a67dfbbb0 .event anyedge, v0000024a67d2d8d0_0, v0000024a67d2cbb0_0, v0000024a67d2d330_0;
L_0000024a67d9d4b0 .cmp/eq 2, v0000024a67d2d8d0_0, L_0000024a67d9e078;
L_0000024a67d9d550 .cmp/eq 2, v0000024a67d2d8d0_0, L_0000024a67d9e0c0;
L_0000024a67d9cfb0 .cmp/eq 2, v0000024a67d2d8d0_0, L_0000024a67d9e108;
L_0000024a67d9dc30 .cmp/eq 2, v0000024a67d2d8d0_0, L_0000024a67d9e150;
    .scope S_0000024a67d3d660;
T_0 ;
    %wait E_0000024a67dfbbb0;
    %load/vec4 v0000024a67d2d8d0_0;
    %store/vec4 v0000024a67d2d1f0_0, 0, 2;
    %load/vec4 v0000024a67d2cbb0_0;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
    %load/vec4 v0000024a67d2d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000024a67d2d8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024a67d2d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024a67d2d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024a67d2d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024a67d2d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0000024a67d2cbb0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000024a67d2d830_0, 0, 3;
T_0.14 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024a67d3d660;
T_1 ;
    %wait E_0000024a67dfb7b0;
    %load/vec4 v0000024a67d2d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024a67d2d8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024a67d2cbb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024a67d2d1f0_0;
    %assign/vec4 v0000024a67d2d8d0_0, 0;
    %load/vec4 v0000024a67d2d830_0;
    %assign/vec4 v0000024a67d2cbb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024a67d3d4d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a67d2ccf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000024a67d3d4d0;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0000024a67d2ccf0_0;
    %inv;
    %store/vec4 v0000024a67d2ccf0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024a67d3d4d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024a67d2ce30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a67d9cf10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000024a67d3d4d0;
T_5 ;
    %wait E_0000024a67dfb7b0;
    %load/vec4 v0000024a67d2ce30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024a67d2ce30_0, 0;
    %load/vec4 v0000024a67d2ce30_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024a67d9cf10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024a67d9cf10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024a67d3d4d0;
T_6 ;
    %vpi_call 2 34 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024a67d3d4d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024a67d9d7d0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024a67d9d7d0_0, 0, 1;
    %delay 4000000, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024a67d3d4d0;
T_7 ;
    %wait E_0000024a67dfb7b0;
    %load/vec4 v0000024a67d9cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 47 "$display", "time=%0t ns_g=%0b ns_y=%0b ns_r=%0b ew_g=%0b ew_y=%0b ew_r=%0b", $time, v0000024a67d9c3d0_0, v0000024a67d9ce70_0, v0000024a67d9d410_0, v0000024a67d2ced0_0, v0000024a67d9c8d0_0, v0000024a67d2cf70_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
