{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697400916032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697400916046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 05:15:15 2023 " "Processing started: Mon Oct 16 05:15:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697400916046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400916046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off _register32 -c _register32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off _register32 -c _register32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400916046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697400917053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697400917054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/gates.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file _dlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dlatch " "Found entity 1: _dlatch" {  } { { "_dlatch.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff " "Found entity 1: _dff" {  } { { "_dff.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register8.v 1 1 " "Found 1 design units, including 1 entities, in source file _register8.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register8 " "Found entity 1: _register8" {  } { { "_register8.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register32.v 1 1 " "Found 1 design units, including 1 entities, in source file _register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register32 " "Found entity 1: _register32" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register32.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_register32 " "Found entity 1: tb_register32" {  } { { "tb_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/tb_register32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697400931121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_register32 " "Elaborating entity \"_register32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697400931164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register8 _register8:u0_register8 " "Elaborating entity \"_register8\" for hierarchy \"_register8:u0_register8\"" {  } { { "_register32.v" "u0_register8" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697400931171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff _register8:u0_register8\|_dff:u0_dff " "Elaborating entity \"_dff\" for hierarchy \"_register8:u0_register8\|_dff:u0_dff\"" {  } { { "_register8.v" "u0_dff" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697400931177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv _register8:u0_register8\|_dff:u0_dff\|_inv:u0_inv " "Elaborating entity \"_inv\" for hierarchy \"_register8:u0_register8\|_dff:u0_dff\|_inv:u0_inv\"" {  } { { "_dff.v" "u0_inv" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dff.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697400931179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dlatch _register8:u0_register8\|_dff:u0_dff\|_dlatch:u1_dlatch " "Elaborating entity \"_dlatch\" for hierarchy \"_register8:u0_register8\|_dff:u0_dff\|_dlatch:u1_dlatch\"" {  } { { "_dff.v" "u1_dlatch" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dff.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697400931181 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q _dlatch.v(7) " "Verilog HDL Always Construct warning at _dlatch.v(7): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "_dlatch.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dlatch.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697400931182 "|_register32|_register8:u0_register8|_dff:u0_dff|_dlatch:u1_dlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q _dlatch.v(7) " "Inferred latch for \"q\" at _dlatch.v(7)" {  } { { "_dlatch.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_dlatch.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400931182 "|_register32|_register8:u0_register8|_dff:u0_dff|_dlatch:u1_dlatch"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697400931756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[16\] GND " "Pin \"q\[16\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[17\] GND " "Pin \"q\[17\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[18\] GND " "Pin \"q\[18\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[19\] GND " "Pin \"q\[19\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[20\] GND " "Pin \"q\[20\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[21\] GND " "Pin \"q\[21\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[22\] GND " "Pin \"q\[22\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[23\] GND " "Pin \"q\[23\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[24\] GND " "Pin \"q\[24\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[25\] GND " "Pin \"q\[25\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[26\] GND " "Pin \"q\[26\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[27\] GND " "Pin \"q\[27\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[28\] GND " "Pin \"q\[28\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[29\] GND " "Pin \"q\[29\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[30\] GND " "Pin \"q\[30\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[31\] GND " "Pin \"q\[31\]\" is stuck at GND" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697400931781 "|_register32|q[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697400931781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697400931990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697400931990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[5\] " "No output dependent on input pin \"d\[5\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[6\] " "No output dependent on input pin \"d\[6\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[7\] " "No output dependent on input pin \"d\[7\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[8\] " "No output dependent on input pin \"d\[8\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[9\] " "No output dependent on input pin \"d\[9\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[10\] " "No output dependent on input pin \"d\[10\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[11\] " "No output dependent on input pin \"d\[11\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[12\] " "No output dependent on input pin \"d\[12\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[13\] " "No output dependent on input pin \"d\[13\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[14\] " "No output dependent on input pin \"d\[14\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[15\] " "No output dependent on input pin \"d\[15\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[16\] " "No output dependent on input pin \"d\[16\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[17\] " "No output dependent on input pin \"d\[17\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[18\] " "No output dependent on input pin \"d\[18\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[19\] " "No output dependent on input pin \"d\[19\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[20\] " "No output dependent on input pin \"d\[20\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[21\] " "No output dependent on input pin \"d\[21\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[22\] " "No output dependent on input pin \"d\[22\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[23\] " "No output dependent on input pin \"d\[23\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[24\] " "No output dependent on input pin \"d\[24\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[25\] " "No output dependent on input pin \"d\[25\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[26\] " "No output dependent on input pin \"d\[26\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[27\] " "No output dependent on input pin \"d\[27\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[28\] " "No output dependent on input pin \"d\[28\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[29\] " "No output dependent on input pin \"d\[29\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[30\] " "No output dependent on input pin \"d\[30\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[31\] " "No output dependent on input pin \"d\[31\]\"" {  } { { "_register32.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment5/_register32.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697400932051 "|_register32|d[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697400932051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697400932053 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697400932053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697400932053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697400932082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 05:15:32 2023 " "Processing ended: Mon Oct 16 05:15:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697400932082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697400932082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697400932082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697400932082 ""}
