INFO-FLOW: Workspace /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1 opened at Mon Jun 06 10:21:38 CDT 2022
Command   open_solution done; 0.11 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute   set_part xcvu9p-flgb2104-2-i 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
Command     ap_part_info done; 0.93 sec.
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcvu9p 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 1.11 sec.
Execute   create_clock -period 2.5 -name default 
Execute     config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_test.cpp 
Execute     is_xip /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_test.cpp 
Execute     is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/firmware/myproject.cpp 
Execute     is_xip /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/firmware/myproject.cpp 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.52 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.42 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.64 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:79:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:62:9: note: in instantiation of function template specialization 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
        conv_1d_latency_cl<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1d_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:25:
firmware/nnet_utils/nnet_conv1d_resource.h:234:55: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                    if((ii*CONFIG_T::stride_width+jj) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width+jj) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv1d.h:65:9: note: in instantiation of function template specialization 'nnet::conv_1d_resource_cl_2<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
        conv_1d_resource_cl_2<data_T, res_T, CONFIG_T>(data, res, weights, biases);
        ^
firmware/myproject.cpp:66:2: note: in instantiation of function template specialization 'nnet::conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config2>' requested here
 nnet::conv_1d_cl<input_t, layer2_t, config2>(conv1d_input, layer2_out, w2, b2);
 ^
In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:22:
In file included from firmware/parameters.h:11:
In file included from firmware/nnet_utils/nnet_conv1d.h:24:
firmware/nnet_utils/nnet_conv1d_latency.h:197:48: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
                if((ii*CONFIG_T::stride_width) < CONFIG_T::pad_left || (ii*CONFIG_T::stride_width) >= (CONFIG_T::pad_left + CONFIG_T::in_width)){
                   ~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
firmware/myproject.cpp:74:2: note: in instantiation of function template specialization 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, 5, 3, 0>, ap_fixed<16, 8, 5, 3, 0>, config13>' requested here
 nnet::pointwise_conv_1d_cl<layer3_t, layer13_t, config13>(layer3_out, layer13_out, w13, b13);
 ^
3 warnings generated.
Command       clang done; 2.08 sec.
INFO-FLOW: Done: GCC PP time: 5.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.19 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.15 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 1 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_sepconv1d_stream.h:104:2
Execute       send_msg_by_id WARNING @200-471@%s%s 3 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.22 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 1.01 sec.
Command       tidy_31 done; 3.42 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.98 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 2.29 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.24 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 30022 ; free virtual = 67314
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 920.668 ; gain = 132.129 ; free physical = 30022 ; free virtual = 67314
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.21 sec.
Execute         llvm-ld /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (firmware/nnet_utils/nnet_dense_latency.h:145) in function 'void nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'myproject' (firmware/myproject.cpp:82).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'myproject' (firmware/myproject.cpp:90).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:98).
Command         transform done; 1.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 989.738 ; gain = 201.199 ; free physical = 29885 ; free virtual = 67191
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:66) automatically.
Command         transform done; 1.01 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 989.738 ; gain = 201.199 ; free physical = 29831 ; free virtual = 67140
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:34:43).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (firmware/nnet_utils/nnet_dense_latency.h:131) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:39:43).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4.1' (firmware/nnet_utils/nnet_dense_latency.h:132) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:39:43).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4.1' (firmware/nnet_utils/nnet_dense_latency.h:132) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_conv1d_latency.h:172:58).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'AccumTree' (firmware/nnet_utils/nnet_conv1d_latency.h:242) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FullAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:52:53).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FullAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:144) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_latency.h:127) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_dense_latency.h:131) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_dense_latency.h:134) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'AddLatencyInit' (firmware/nnet_utils/nnet_dense_latency.h:125) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_dense_latency.h:127) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_dense_latency.h:131) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_dense_latency.h:132) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (firmware/nnet_utils/nnet_dense_latency.h:134) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (firmware/nnet_utils/nnet_dense_latency.h:145) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:152) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'AddLatencyInit' (firmware/nnet_utils/nnet_dense_latency.h:125) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_dense_latency.h:127) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_dense_latency.h:131) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_dense_latency.h:132) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (firmware/nnet_utils/nnet_dense_latency.h:134) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'FullAccum' (firmware/nnet_utils/nnet_dense_latency.h:143) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (firmware/nnet_utils/nnet_dense_latency.h:145) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:152) in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:190) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:191) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv1d_latency.h:192) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:209) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:210) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AddLatencyInit' (firmware/nnet_utils/nnet_conv1d_latency.h:232) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv1d_latency.h:234) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:235) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'AccumTree' (firmware/nnet_utils/nnet_conv1d_latency.h:242) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:245) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:246) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:247) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'FullAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:257) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (firmware/nnet_utils/nnet_conv1d_latency.h:259) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:260) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (firmware/nnet_utils/nnet_conv1d_latency.h:269) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (firmware/nnet_utils/nnet_conv1d_latency.h:270) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' completely with a factor of 200.
INFO: [HLS 200-489] Unrolling loop 'ConvOut' (firmware/nnet_utils/nnet_conv1d_latency.h:70) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv1d_latency.h:71) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ConvMult' (firmware/nnet_utils/nnet_conv1d_latency.h:73) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv1d_latency.h:92) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv1d_latency.h:93) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'AddLatencyInit' (firmware/nnet_utils/nnet_conv1d_latency.h:117) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_conv1d_latency.h:119) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:120) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv1d_latency.h:130) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv1d_latency.h:132) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:133) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'FullAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:144) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (firmware/nnet_utils/nnet_conv1d_latency.h:146) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (firmware/nnet_utils/nnet_conv1d_latency.h:147) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (firmware/nnet_utils/nnet_conv1d_latency.h:156) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (firmware/nnet_utils/nnet_conv1d_latency.h:157) in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20.
INFO: [XFORM 203-131] Reshaping array 'conv1d_input.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V' (firmware/myproject.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:80) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V' (firmware/myproject.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V' (firmware/myproject.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V' (firmware/myproject.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv1d_latency.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:113) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_conv1d_latency.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:113) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_dense_latency.h:121) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_conv1d_latency.h:173) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:228) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:113) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'acc_lat.V' (firmware/nnet_utils/nnet_conv1d_latency.h:228) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:157) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:98) by setting 'weights.V' to 'w11.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:98) by setting 'biases.V' to 'b11.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'weights.V' to 'w9.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[0].V' to 'b9.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[1].V' to 'b9.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[2].V' to 'b9.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[3].V' to 'b9.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[4].V' to 'b9.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[5].V' to 'b9.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[6].V' to 'b9.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[7].V' to 'b9.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[8].V' to 'b9.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:90) by setting 'biases[9].V' to 'b9.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'weights.V' to 'w7.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[0].V' to 'b7.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[1].V' to 'b7.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[2].V' to 'b7.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[3].V' to 'b7.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[4].V' to 'b7.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[5].V' to 'b7.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[6].V' to 'b7.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[7].V' to 'b7.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[8].V' to 'b7.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[9].V' to 'b7.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[10].V' to 'b7.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[11].V' to 'b7.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[12].V' to 'b7.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[13].V' to 'b7.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[14].V' to 'b7.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[15].V' to 'b7.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[16].V' to 'b7.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[17].V' to 'b7.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[18].V' to 'b7.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:23) to 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:82) by setting 'biases[19].V' to 'b7.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0' at call site (firmware/myproject.cpp:74) by setting 'weights.V' to 'w13.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[0].V' to 'b13.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[1].V' to 'b13.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[2].V' to 'b13.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[3].V' to 'b13.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:182:40) to 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' at call site (firmware/myproject.cpp:74) by setting 'biases[4].V' to 'b13.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_conv1d_latency.h:62:44) to 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
Command         transform done; 432.83 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:140:21) to (firmware/nnet_utils/nnet_activation.h:172:1) in function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config12>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:182:40)...1000 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)...199 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:23)...998 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)...2579 expression(s) balanced.
Command         transform done; 71.33 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:51 ; elapsed = 00:08:55 . Memory (MB): peak = 8359.691 ; gain = 7571.152 ; free physical = 21939 ; free virtual = 60872
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config12>' to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>' (firmware/nnet_utils/nnet_activation.h:155:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config5>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config10>' to 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>.0.0.0.0.0.0' to 'pointwise_conv_1d_cl.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:182:40)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:23)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:45:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>.0.0' to 'dense_latency<ap_fixed,ap_fixed,config11>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_latency_cl<ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_conv1d_latency.h:62:44)
Command         transform done; 71.94 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:03 ; elapsed = 00:10:07 . Memory (MB): peak = 8359.691 ; gain = 7571.152 ; free physical = 21554 ; free virtual = 60489
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 580.81 sec.
Command     elaborate done; 599.96 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl.0.0.0.0.0.0' to 'pointwise_conv_1d_cl_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>' to 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config11>.0.0' to 'dense_latency_ap_fixed_ap_fixed_config11_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>' to 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       preproc_iomode -model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       preproc_iomode -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       preproc_iomode -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Configuring Module : conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Configuring Module : pointwise_conv_1d_cl.0.0.0.0.0.0 ...
Execute       set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       apply_spec_resource_limit pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       apply_spec_resource_limit relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config11>.0.0 ...
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config11>.0.0 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed,ap_fixed,sigmoid_config12> ...
Execute       set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       apply_spec_resource_limit sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO-FLOW: Preprocessing Module: pointwise_conv_1d_cl.0.0.0.0.0.0 ...
Execute       set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       cdfg_preprocess -model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       rtl_gen_preprocess pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0 ...
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> ...
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       cdfg_preprocess -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config11>.0.0 ...
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config11>.0.0 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed,ap_fixed,sigmoid_config12> ...
Execute       set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       cdfg_preprocess -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_929', firmware/nnet_utils/nnet_conv1d_latency.h:83) due to limited resources (II = 2).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_1229', firmware/nnet_utils/nnet_conv1d_latency.h:83) due to limited resources (II = 3).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_1529', firmware/nnet_utils/nnet_conv1d_latency.h:83) due to limited resources (II = 4).
WARNING: [SCHED 204-69] Unable to schedule 'mul' operation ('mul_ln1118_1848', firmware/nnet_utils/nnet_conv1d_latency.h:83) due to limited resources (II = 5).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 24.58 sec.
INFO: [HLS 200-111]  Elapsed time: 631.56 seconds; current allocated memory: 514.006 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 7.95 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 7.06 sec.
INFO-FLOW: Finish scheduling conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 40.34 sec.
INFO: [HLS 200-111]  Elapsed time: 55.36 seconds; current allocated memory: 590.184 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 12.1 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 7.09 sec.
INFO-FLOW: Finish binding conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.24 seconds; current allocated memory: 592.850 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 593.391 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       schedule -model pointwise_conv_1d_cl.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pointwise_conv_1d_cl.0.0.0.0.0.0'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type mul(II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 594.953 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling pointwise_conv_1d_cl.0.0.0.0.0.0.
Execute       set_default_model pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       bind -model pointwise_conv_1d_cl.0.0.0.0.0.0 
BIND OPTION: model=pointwise_conv_1d_cl.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 597.132 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish binding pointwise_conv_1d_cl.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 597.524 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 597.780 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.bind.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.71 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 600.503 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 0.63 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.55 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 606.241 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 1.13 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.56 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 606.979 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>.
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 607.458 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 610.340 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command       syn_report done; 0.65 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.
Execute       set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 614.098 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command       syn_report done; 1.03 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command       db_write done; 0.58 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       schedule -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 614.535 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>.
Execute       set_default_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       bind -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
BIND OPTION: model=relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 614.794 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.bind.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       schedule -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config11>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 615.060 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config11>.0.0.
Execute       set_default_model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       bind -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config11>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 615.357 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.verbose.bind.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config11>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       schedule -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed,ap_fixed,sigmoid_config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 615.566 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.sched.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed,ap_fixed,sigmoid_config12>.
Execute       set_default_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       bind -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
BIND OPTION: model=sigmoid<ap_fixed,ap_fixed,sigmoid_config12>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 615.722 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.bind.rpt 
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed,ap_fixed,sigmoid_config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 616.105 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 15.73 sec.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 624.245 MB.
Execute       syn_report -verbosereport -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 6.94 sec.
Execute       db_write -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> 
Execute       rtl_gen_preprocess pointwise_conv_1d_cl.0.0.0.0.0.0 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> 
Execute       rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0 
Execute       rtl_gen_preprocess relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> 
Execute       rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config11>.0.0 
Execute       rtl_gen_preprocess sigmoid<ap_fixed,ap_fixed,sigmoid_config12> 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 1.84 sec.
INFO: [HLS 200-111]  Elapsed time: 8.91 seconds; current allocated memory: 677.569 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Command       gen_rtl done; 0.21 sec.
Execute       gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Command       gen_rtl done; 0.14 sec.
Execute       syn_report -csynth -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 3.23 sec.
Execute       syn_report -rtlxml -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 1.53 sec.
Execute       syn_report -verbosereport -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 13.97 sec.
Execute       db_write -model conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 16.75 sec.
Execute       gen_tb_info conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 37.87 seconds; current allocated memory: 833.726 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
Execute       syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.rpt 
Execute       syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s_csynth.xml 
Execute       syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.adb 
Command       db_write done; 2.24 sec.
Execute       gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pointwise_conv_1d_cl.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_0_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 838.571 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/pointwise_conv_1d_cl_0_0_0_0_0_0 -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/pointwise_conv_1d_cl_0_0_0_0_0_0 
Execute       gen_rtl pointwise_conv_1d_cl.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/pointwise_conv_1d_cl_0_0_0_0_0_0 
Execute       syn_report -csynth -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_0_0_0_0_0_0_csynth.xml 
Execute       syn_report -verbosereport -model pointwise_conv_1d_cl.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 0.69 sec.
Execute       db_write -model pointwise_conv_1d_cl.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.adb 
Command       db_write done; 2.99 sec.
Execute       gen_tb_info pointwise_conv_1d_cl.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 846.647 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
Execute       syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.rpt 
Execute       syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s_csynth.xml 
Execute       syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.verbose.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.adb 
Command       db_write done; 2.35 sec.
Execute       gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 854.075 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.35 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 1.32 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 3.27 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 869.608 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
Execute       syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_csynth.rpt 
Execute       syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s_csynth.xml 
Execute       syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.adb 
Command       db_write done; 2.55 sec.
Execute       gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 876.262 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0 -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
Execute       syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command       syn_report done; 0.28 sec.
Execute       syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command       syn_report done; 1.19 sec.
Execute       db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.adb 
Command       db_write done; 3.41 sec.
Execute       gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 5.21 seconds; current allocated memory: 890.804 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
Execute       gen_rtl relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
Execute       syn_report -csynth -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_csynth.rpt 
Execute       syn_report -rtlxml -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s_csynth.xml 
Execute       syn_report -verbosereport -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.verbose.rpt 
Execute       db_write -model relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.adb 
Command       db_write done; 2.68 sec.
Execute       gen_tb_info relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config11_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_latency<ap_fixed,ap_fixed,config11>.0.0 -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config11_0_0'.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 892.195 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config11_0_0 -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0 -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0 
Execute       gen_rtl dense_latency<ap_fixed,ap_fixed,config11>.0.0 -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config11_0_0 
Execute       syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config11_0_0_csynth.rpt 
Execute       syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config11_0_0_csynth.xml 
Execute       syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.verbose.rpt 
Execute       db_write -model dense_latency<ap_fixed,ap_fixed,config11>.0.0 -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.adb 
Command       db_write done; 2.7 sec.
Execute       gen_tb_info dense_latency<ap_fixed,ap_fixed,config11>.0.0 -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 893.609 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
Execute       gen_rtl sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
Execute       syn_report -csynth -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_csynth.rpt 
Execute       syn_report -rtlxml -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_csynth.xml 
Execute       syn_report -verbosereport -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.verbose.rpt 
Execute       db_write -model sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.adb 
Command       db_write done; 2.8 sec.
Execute       gen_tb_info sigmoid<ap_fixed,ap_fixed,sigmoid_config12> -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv1d_input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer12_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 898.765 MB.
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/systemc/myproject -synmodules conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 5.61 sec.
Execute       db_write -model myproject -f -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 2.9 sec.
Execute       gen_tb_info myproject -p /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 3.99 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: conv_1d_latency_cl.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config3> pointwise_conv_1d_cl.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config5> dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config8> dense_latency.0.0.0.0.0.0.0.0.0.0.0 relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config10> dense_latency<ap_fixed,ap_fixed,config11>.0.0 sigmoid<ap_fixed,ap_fixed,sigmoid_config12> myproject
INFO-FLOW: Handling components in module [conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pointwise_conv_1d_cl_0_0_0_0_0_0] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config11_0_0] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
INFO-FLOW: Found component sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1.
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: Append model pointwise_conv_1d_cl_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config11_0_0
INFO-FLOW: Append model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1 conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s pointwise_conv_1d_cl_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s dense_latency_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s dense_latency_ap_fixed_ap_fixed_config11_0_0 sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s myproject
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1
INFO-FLOW: To file: write model conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s
INFO-FLOW: To file: write model pointwise_conv_1d_cl_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config11_0_0
INFO-FLOW: To file: write model sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s_sigmoid_table1_rom' using auto ROMs.
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.compgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config3_s.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_0_0_0_0_0_0.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config5_s.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config8_s.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config10_s.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config11_0_0.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_ap_fixed_sigmoid_config12_s.tbgen.tcl 
Execute       source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:09 ; elapsed = 00:13:46 . Memory (MB): peak = 8359.691 ; gain = 7571.152 ; free physical = 21047 ; free virtual = 60212
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 219.42 sec.
Command   csynth_design done; 819.39 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info -quiet 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_test.cpp 
Execute     is_encrypted /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/firmware/myproject.cpp 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: TB processing: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_test.cpp /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.6 sec.
Execute     tidy_31 xilinx-tb31-process /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.43 sec.
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: TB processing: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/firmware/myproject.cpp /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.69 sec.
Execute     tidy_31 xilinx-tb31-process /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.75 sec.
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.83 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 20.42 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 39.06 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.34 sec.
