//! **************************************************************************
// Written by: Map P.20131013 on Fri Aug 08 18:04:15 2014
//! **************************************************************************

SCHEMATIC START;
COMP "epb_clk_in" LOCATE = SITE "AH18" LEVEL 1;
COMP "qdr0_d<10>" LOCATE = SITE "P6" LEVEL 1;
COMP "qdr0_d<11>" LOCATE = SITE "R7" LEVEL 1;
COMP "qdr0_d<12>" LOCATE = SITE "P7" LEVEL 1;
COMP "qdr0_d<13>" LOCATE = SITE "N7" LEVEL 1;
COMP "qdr0_d<14>" LOCATE = SITE "J6" LEVEL 1;
COMP "qdr0_d<15>" LOCATE = SITE "N8" LEVEL 1;
COMP "qdr0_d<16>" LOCATE = SITE "K7" LEVEL 1;
COMP "qdr0_d<17>" LOCATE = SITE "E7" LEVEL 1;
COMP "qdr0_k" LOCATE = SITE "H5" LEVEL 1;
COMP "qdr0_q<10>" LOCATE = SITE "N9" LEVEL 1;
COMP "qdr0_q<11>" LOCATE = SITE "L9" LEVEL 1;
COMP "qdr0_q<12>" LOCATE = SITE "N10" LEVEL 1;
COMP "qdr0_q<13>" LOCATE = SITE "G8" LEVEL 1;
COMP "qdr0_q<14>" LOCATE = SITE "E8" LEVEL 1;
COMP "qdr0_q<15>" LOCATE = SITE "F9" LEVEL 1;
COMP "qdr0_q<16>" LOCATE = SITE "K11" LEVEL 1;
COMP "qdr0_q<17>" LOCATE = SITE "J11" LEVEL 1;
COMP "qdr0_sa<0>" LOCATE = SITE "T6" LEVEL 1;
COMP "qdr0_sa<1>" LOCATE = SITE "N5" LEVEL 1;
COMP "qdr0_sa<2>" LOCATE = SITE "L4" LEVEL 1;
COMP "qdr0_sa<3>" LOCATE = SITE "K6" LEVEL 1;
COMP "qdr0_sa<4>" LOCATE = SITE "R6" LEVEL 1;
COMP "qdr0_sa<5>" LOCATE = SITE "U10" LEVEL 1;
COMP "qdr0_sa<6>" LOCATE = SITE "D11" LEVEL 1;
COMP "qdr0_sa<7>" LOCATE = SITE "G6" LEVEL 1;
COMP "qdr0_sa<8>" LOCATE = SITE "F6" LEVEL 1;
COMP "qdr0_sa<9>" LOCATE = SITE "D12" LEVEL 1;
COMP "mgt_ref_clk_bottom_n" LOCATE = SITE "Y3" LEVEL 1;
COMP "mgt_ref_clk_bottom_p" LOCATE = SITE "Y4" LEVEL 1;
COMP "epb_be_n<0>" LOCATE = SITE "AF14" LEVEL 1;
COMP "epb_be_n<1>" LOCATE = SITE "AF18" LEVEL 1;
COMP "epb_addr<0>" LOCATE = SITE "AE23" LEVEL 1;
COMP "epb_addr<1>" LOCATE = SITE "AE22" LEVEL 1;
COMP "epb_addr<2>" LOCATE = SITE "AG18" LEVEL 1;
COMP "epb_addr<3>" LOCATE = SITE "AG12" LEVEL 1;
COMP "epb_addr<4>" LOCATE = SITE "AG15" LEVEL 1;
COMP "epb_addr<5>" LOCATE = SITE "AG23" LEVEL 1;
COMP "epb_addr<6>" LOCATE = SITE "AF19" LEVEL 1;
COMP "epb_addr<7>" LOCATE = SITE "AE12" LEVEL 1;
COMP "epb_addr<8>" LOCATE = SITE "AG16" LEVEL 1;
COMP "epb_addr<9>" LOCATE = SITE "AF13" LEVEL 1;
COMP "epb_data<0>" LOCATE = SITE "AF15" LEVEL 1;
COMP "epb_data<1>" LOCATE = SITE "AE16" LEVEL 1;
COMP "epb_data<2>" LOCATE = SITE "AE21" LEVEL 1;
COMP "epb_data<3>" LOCATE = SITE "AD20" LEVEL 1;
COMP "epb_data<4>" LOCATE = SITE "AF16" LEVEL 1;
COMP "epb_data<5>" LOCATE = SITE "AE17" LEVEL 1;
COMP "epb_data<6>" LOCATE = SITE "AE19" LEVEL 1;
COMP "epb_data<7>" LOCATE = SITE "AD19" LEVEL 1;
COMP "epb_data<8>" LOCATE = SITE "AG22" LEVEL 1;
COMP "epb_data<9>" LOCATE = SITE "AH22" LEVEL 1;
COMP "adc0rst" LOCATE = SITE "H29" LEVEL 1;
COMP "epb_rdy" LOCATE = SITE "K12" LEVEL 1;
COMP "qdr0_sa<10>" LOCATE = SITE "C12" LEVEL 1;
COMP "qdr0_sa<11>" LOCATE = SITE "E13" LEVEL 1;
COMP "qdr0_sa<20>" LOCATE = SITE "P5" LEVEL 1;
COMP "qdr0_sa<12>" LOCATE = SITE "B13" LEVEL 1;
COMP "qdr0_sa<21>" LOCATE = SITE "G12" LEVEL 1;
COMP "qdr0_sa<13>" LOCATE = SITE "E12" LEVEL 1;
COMP "qdr0_sa<14>" LOCATE = SITE "G13" LEVEL 1;
COMP "qdr0_sa<15>" LOCATE = SITE "F13" LEVEL 1;
COMP "qdr0_sa<16>" LOCATE = SITE "B12" LEVEL 1;
COMP "qdr0_sa<17>" LOCATE = SITE "C13" LEVEL 1;
COMP "qdr0_sa<18>" LOCATE = SITE "A13" LEVEL 1;
COMP "qdr0_sa<19>" LOCATE = SITE "M6" LEVEL 1;
COMP "mgt_rx_bottom_0_n<0>" LOCATE = SITE "AM1" LEVEL 1;
COMP "mgt_rx_bottom_0_n<1>" LOCATE = SITE "AP2" LEVEL 1;
COMP "mgt_rx_bottom_0_n<2>" LOCATE = SITE "AP7" LEVEL 1;
COMP "mgt_rx_bottom_0_n<3>" LOCATE = SITE "AP8" LEVEL 1;
COMP "mgt_rx_bottom_0_p<0>" LOCATE = SITE "AL1" LEVEL 1;
COMP "mgt_rx_bottom_0_p<1>" LOCATE = SITE "AP3" LEVEL 1;
COMP "mgt_rx_bottom_0_p<2>" LOCATE = SITE "AP6" LEVEL 1;
COMP "mgt_rx_bottom_0_p<3>" LOCATE = SITE "AP9" LEVEL 1;
COMP "mgt_rx_bottom_1_n<0>" LOCATE = SITE "Y1" LEVEL 1;
COMP "mgt_rx_bottom_1_n<1>" LOCATE = SITE "AA1" LEVEL 1;
COMP "mgt_rx_bottom_1_n<2>" LOCATE = SITE "AF1" LEVEL 1;
COMP "mgt_rx_bottom_1_n<3>" LOCATE = SITE "AG1" LEVEL 1;
COMP "mgt_rx_bottom_1_p<0>" LOCATE = SITE "W1" LEVEL 1;
COMP "mgt_rx_bottom_1_p<1>" LOCATE = SITE "AB1" LEVEL 1;
COMP "mgt_rx_bottom_1_p<2>" LOCATE = SITE "AE1" LEVEL 1;
COMP "mgt_rx_bottom_1_p<3>" LOCATE = SITE "AH1" LEVEL 1;
COMP "qdr0_dll_off_n" LOCATE = SITE "E9" LEVEL 1;
COMP "mgt_rx_top_0_n<0>" LOCATE = SITE "H1" LEVEL 1;
COMP "mgt_rx_top_0_n<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "mgt_rx_top_0_n<2>" LOCATE = SITE "P1" LEVEL 1;
COMP "mgt_rx_top_0_n<3>" LOCATE = SITE "R1" LEVEL 1;
COMP "mgt_rx_top_0_p<0>" LOCATE = SITE "G1" LEVEL 1;
COMP "mgt_rx_top_0_p<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "mgt_rx_top_0_p<2>" LOCATE = SITE "N1" LEVEL 1;
COMP "mgt_rx_top_0_p<3>" LOCATE = SITE "T1" LEVEL 1;
COMP "mgt_rx_top_1_n<0>" LOCATE = SITE "A8" LEVEL 1;
COMP "mgt_rx_top_1_n<1>" LOCATE = SITE "A7" LEVEL 1;
COMP "mgt_rx_top_1_n<2>" LOCATE = SITE "A2" LEVEL 1;
COMP "mgt_rx_top_1_n<3>" LOCATE = SITE "C1" LEVEL 1;
COMP "mgt_rx_top_1_p<0>" LOCATE = SITE "A9" LEVEL 1;
COMP "mgt_rx_top_1_p<1>" LOCATE = SITE "A6" LEVEL 1;
COMP "mgt_rx_top_1_p<2>" LOCATE = SITE "A3" LEVEL 1;
COMP "mgt_rx_top_1_p<3>" LOCATE = SITE "D1" LEVEL 1;
COMP "epb_addr<10>" LOCATE = SITE "AG20" LEVEL 1;
COMP "epb_addr<11>" LOCATE = SITE "AF23" LEVEL 1;
COMP "epb_addr<20>" LOCATE = SITE "K21" LEVEL 1;
COMP "epb_addr<12>" LOCATE = SITE "AH17" LEVEL 1;
COMP "epb_addr<21>" LOCATE = SITE "K16" LEVEL 1;
COMP "epb_addr<13>" LOCATE = SITE "AH15" LEVEL 1;
COMP "epb_addr<22>" LOCATE = SITE "J15" LEVEL 1;
COMP "epb_addr<14>" LOCATE = SITE "L20" LEVEL 1;
COMP "epb_addr<15>" LOCATE = SITE "J22" LEVEL 1;
COMP "epb_addr<16>" LOCATE = SITE "H22" LEVEL 1;
COMP "epb_addr<17>" LOCATE = SITE "L15" LEVEL 1;
COMP "epb_addr<18>" LOCATE = SITE "L16" LEVEL 1;
COMP "epb_addr<19>" LOCATE = SITE "K22" LEVEL 1;
COMP "epb_data<10>" LOCATE = SITE "AH12" LEVEL 1;
COMP "epb_data<11>" LOCATE = SITE "AG13" LEVEL 1;
COMP "epb_data<12>" LOCATE = SITE "AH20" LEVEL 1;
COMP "epb_data<13>" LOCATE = SITE "AH19" LEVEL 1;
COMP "epb_data<14>" LOCATE = SITE "AH14" LEVEL 1;
COMP "epb_data<15>" LOCATE = SITE "AH13" LEVEL 1;
COMP "epb_cs_n" LOCATE = SITE "K13" LEVEL 1;
COMP "epb_oe_n" LOCATE = SITE "AF21" LEVEL 1;
COMP "qdr0_k_n" LOCATE = SITE "G5" LEVEL 1;
COMP "qdr0_r_n" LOCATE = SITE "J5" LEVEL 1;
COMP "qdr0_w_n" LOCATE = SITE "M5" LEVEL 1;
COMP "mgt_tx_top_0_n<0>" LOCATE = SITE "G2" LEVEL 1;
COMP "mgt_tx_top_0_n<1>" LOCATE = SITE "K2" LEVEL 1;
COMP "mgt_tx_top_0_n<2>" LOCATE = SITE "N2" LEVEL 1;
COMP "mgt_tx_top_0_n<3>" LOCATE = SITE "T2" LEVEL 1;
COMP "mgt_tx_top_0_p<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mgt_tx_top_0_p<1>" LOCATE = SITE "L2" LEVEL 1;
COMP "mgt_tx_top_0_p<2>" LOCATE = SITE "M2" LEVEL 1;
COMP "mgt_tx_top_0_p<3>" LOCATE = SITE "U2" LEVEL 1;
COMP "mgt_tx_top_1_n<0>" LOCATE = SITE "B9" LEVEL 1;
COMP "mgt_tx_top_1_n<1>" LOCATE = SITE "B6" LEVEL 1;
COMP "mgt_tx_top_1_n<2>" LOCATE = SITE "B3" LEVEL 1;
COMP "mgt_tx_top_1_n<3>" LOCATE = SITE "D2" LEVEL 1;
COMP "mgt_tx_top_1_p<0>" LOCATE = SITE "B10" LEVEL 1;
COMP "mgt_tx_top_1_p<1>" LOCATE = SITE "B5" LEVEL 1;
COMP "mgt_tx_top_1_p<2>" LOCATE = SITE "B4" LEVEL 1;
COMP "mgt_tx_top_1_p<3>" LOCATE = SITE "E2" LEVEL 1;
COMP "qdr0_bw_n<0>" LOCATE = SITE "F5" LEVEL 1;
COMP "qdr0_bw_n<1>" LOCATE = SITE "L6" LEVEL 1;
COMP "adc0overrange_n" LOCATE = SITE "H20" LEVEL 1;
COMP "adc0overrange_p" LOCATE = SITE "H19" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa_oe_ext<0>" LOCATE = SITE "AE18" LEVEL 1;
COMP "adc0clk_n" LOCATE = SITE "J21" LEVEL 1;
COMP "adc0clk_p" LOCATE = SITE "J20" LEVEL 1;
COMP "epb_r_w_n" LOCATE = SITE "AF20" LEVEL 1;
COMP "qdr0_d<0>" LOCATE = SITE "R11" LEVEL 1;
COMP "qdr0_d<1>" LOCATE = SITE "T11" LEVEL 1;
COMP "qdr0_d<2>" LOCATE = SITE "G7" LEVEL 1;
COMP "qdr0_d<3>" LOCATE = SITE "E6" LEVEL 1;
COMP "qdr0_d<4>" LOCATE = SITE "T10" LEVEL 1;
COMP "qdr0_d<5>" LOCATE = SITE "T9" LEVEL 1;
COMP "qdr0_d<6>" LOCATE = SITE "M7" LEVEL 1;
COMP "qdr0_d<7>" LOCATE = SITE "R8" LEVEL 1;
COMP "qdr0_d<8>" LOCATE = SITE "T8" LEVEL 1;
COMP "qdr0_d<9>" LOCATE = SITE "U7" LEVEL 1;
COMP "qdr0_q<0>" LOCATE = SITE "E11" LEVEL 1;
COMP "qdr0_q<1>" LOCATE = SITE "G11" LEVEL 1;
COMP "dly_clk_n" LOCATE = SITE "J17" LEVEL 1;
COMP "qdr0_q<2>" LOCATE = SITE "F10" LEVEL 1;
COMP "dly_clk_p" LOCATE = SITE "J16" LEVEL 1;
COMP "qdr0_q<3>" LOCATE = SITE "G10" LEVEL 1;
COMP "qdr0_q<4>" LOCATE = SITE "H10" LEVEL 1;
COMP "qdr0_q<5>" LOCATE = SITE "H9" LEVEL 1;
COMP "qdr0_q<6>" LOCATE = SITE "F8" LEVEL 1;
COMP "qdr0_q<7>" LOCATE = SITE "M10" LEVEL 1;
COMP "qdr0_q<8>" LOCATE = SITE "H8" LEVEL 1;
COMP "qdr0_q<9>" LOCATE = SITE "M8" LEVEL 1;
COMP "ppc_irq_n" LOCATE = SITE "G23" LEVEL 1;
COMP "sys_clk_n" LOCATE = SITE "H13" LEVEL 1;
COMP "sys_clk_p" LOCATE = SITE "J14" LEVEL 1;
COMP "mgt_ref_clk_top_n" LOCATE = SITE "C8" LEVEL 1;
COMP "mgt_ref_clk_top_p" LOCATE = SITE "D8" LEVEL 1;
COMP "adc0di_d_n<0>" LOCATE = SITE "K32" LEVEL 1;
COMP "adc0di_d_n<1>" LOCATE = SITE "N28" LEVEL 1;
COMP "adc0di_d_n<2>" LOCATE = SITE "K29" LEVEL 1;
COMP "adc0di_d_n<3>" LOCATE = SITE "H33" LEVEL 1;
COMP "adc0di_d_n<4>" LOCATE = SITE "M26" LEVEL 1;
COMP "adc0di_d_n<5>" LOCATE = SITE "J34" LEVEL 1;
COMP "adc0di_d_n<6>" LOCATE = SITE "L26" LEVEL 1;
COMP "adc0di_d_n<7>" LOCATE = SITE "K26" LEVEL 1;
COMP "adc0di_d_p<0>" LOCATE = SITE "K33" LEVEL 1;
COMP "adc0di_d_p<1>" LOCATE = SITE "M28" LEVEL 1;
COMP "adc0di_d_p<2>" LOCATE = SITE "L29" LEVEL 1;
COMP "adc0di_d_p<3>" LOCATE = SITE "J32" LEVEL 1;
COMP "adc0di_d_p<4>" LOCATE = SITE "M25" LEVEL 1;
COMP "adc0di_d_p<5>" LOCATE = SITE "H34" LEVEL 1;
COMP "adc0di_d_p<6>" LOCATE = SITE "L25" LEVEL 1;
COMP "adc0di_d_p<7>" LOCATE = SITE "K27" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa0_ext<0>" LOCATE = SITE "N33" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa1_ext<0>" LOCATE = SITE "N34" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa2_ext<0>" LOCATE = SITE "P34" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa3_ext<0>" LOCATE = SITE "R33" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa4_ext<0>" LOCATE = SITE "M33" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa5_ext<0>" LOCATE = SITE "L33" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa6_ext<0>" LOCATE = SITE "P32" LEVEL 1;
COMP "adc0dq_d_n<0>" LOCATE = SITE "D32" LEVEL 1;
COMP "adc0dq_d_n<1>" LOCATE = SITE "A33" LEVEL 1;
COMP "adc0dq_d_n<2>" LOCATE = SITE "D34" LEVEL 1;
COMP "adc0dq_d_n<3>" LOCATE = SITE "C33" LEVEL 1;
COMP "adc0dq_d_n<4>" LOCATE = SITE "F28" LEVEL 1;
COMP "adc0dq_d_n<5>" LOCATE = SITE "E27" LEVEL 1;
COMP "adc0dq_d_n<6>" LOCATE = SITE "F29" LEVEL 1;
COMP "adc0dq_d_n<7>" LOCATE = SITE "F26" LEVEL 1;
COMP "adc0dq_d_p<0>" LOCATE = SITE "C32" LEVEL 1;
COMP "adc0dq_d_p<1>" LOCATE = SITE "B32" LEVEL 1;
COMP "adc0dq_d_p<2>" LOCATE = SITE "C34" LEVEL 1;
COMP "adc0dq_d_p<3>" LOCATE = SITE "B33" LEVEL 1;
COMP "adc0dq_d_p<4>" LOCATE = SITE "E28" LEVEL 1;
COMP "mgt_tx_bottom_0_n<0>" LOCATE = SITE "AL2" LEVEL 1;
COMP "adc0dq_d_p<5>" LOCATE = SITE "E26" LEVEL 1;
COMP "c09f12_01_leds_roach_gpioa7_ext<0>" LOCATE = SITE "N32" LEVEL 1;
COMP "mgt_tx_bottom_0_n<1>" LOCATE = SITE "AN3" LEVEL 1;
COMP "adc0dq_d_p<6>" LOCATE = SITE "E29" LEVEL 1;
COMP "mgt_tx_bottom_0_n<2>" LOCATE = SITE "AN6" LEVEL 1;
COMP "adc0dq_d_p<7>" LOCATE = SITE "F25" LEVEL 1;
COMP "mgt_tx_bottom_0_n<3>" LOCATE = SITE "AN9" LEVEL 1;
COMP "mgt_tx_bottom_0_p<0>" LOCATE = SITE "AK2" LEVEL 1;
COMP "mgt_tx_bottom_0_p<1>" LOCATE = SITE "AN4" LEVEL 1;
COMP "mgt_tx_bottom_0_p<2>" LOCATE = SITE "AN5" LEVEL 1;
COMP "mgt_tx_bottom_0_p<3>" LOCATE = SITE "AN10" LEVEL 1;
COMP "mgt_tx_bottom_1_n<0>" LOCATE = SITE "W2" LEVEL 1;
COMP "mgt_tx_bottom_1_n<1>" LOCATE = SITE "AB2" LEVEL 1;
COMP "mgt_tx_bottom_1_n<2>" LOCATE = SITE "AE2" LEVEL 1;
COMP "mgt_tx_bottom_1_n<3>" LOCATE = SITE "AH2" LEVEL 1;
COMP "mgt_tx_bottom_1_p<0>" LOCATE = SITE "V2" LEVEL 1;
COMP "mgt_tx_bottom_1_p<1>" LOCATE = SITE "AC2" LEVEL 1;
COMP "mgt_tx_bottom_1_p<2>" LOCATE = SITE "AD2" LEVEL 1;
COMP "mgt_tx_bottom_1_p<3>" LOCATE = SITE "AJ2" LEVEL 1;
COMP "c09f12_01_leds_roach_led0_ext<0>" LOCATE = SITE "AP26" LEVEL 1;
COMP "c09f12_01_leds_roach_led1_ext<0>" LOCATE = SITE "AP25" LEVEL 1;
COMP "c09f12_01_leds_roach_led2_ext<0>" LOCATE = SITE "AL25" LEVEL 1;
COMP "c09f12_01_leds_roach_led3_ext<0>" LOCATE = SITE "AL24" LEVEL 1;
COMP "adc0powerdown" LOCATE = SITE "N27" LEVEL 1;
COMP "epb_addr_gp<0>" LOCATE = SITE "L21" LEVEL 1;
COMP "epb_addr_gp<1>" LOCATE = SITE "G22" LEVEL 1;
COMP "epb_addr_gp<2>" LOCATE = SITE "K23" LEVEL 1;
COMP "adc0_iic_sda" LOCATE = SITE "K34" LEVEL 1;
COMP "adc0_iic_scl" LOCATE = SITE "M30" LEVEL 1;
COMP "adc0_ser_dat" LOCATE = SITE "L34" LEVEL 1;
COMP "adc0_ser_clk" LOCATE = SITE "M31" LEVEL 1;
COMP "adc0di_n<0>" LOCATE = SITE "L28" LEVEL 1;
COMP "adc0di_n<1>" LOCATE = SITE "J26" LEVEL 1;
COMP "adc0di_n<2>" LOCATE = SITE "J31" LEVEL 1;
COMP "adc0di_n<3>" LOCATE = SITE "G31" LEVEL 1;
COMP "adc0di_n<4>" LOCATE = SITE "L24" LEVEL 1;
COMP "adc0di_n<5>" LOCATE = SITE "H32" LEVEL 1;
COMP "adc0di_n<6>" LOCATE = SITE "F34" LEVEL 1;
COMP "adc0di_n<7>" LOCATE = SITE "J25" LEVEL 1;
COMP "adc0di_p<0>" LOCATE = SITE "K28" LEVEL 1;
COMP "adc0di_p<1>" LOCATE = SITE "J27" LEVEL 1;
COMP "adc0di_p<2>" LOCATE = SITE "J30" LEVEL 1;
COMP "adc0di_p<3>" LOCATE = SITE "H30" LEVEL 1;
COMP "adc0di_p<4>" LOCATE = SITE "K24" LEVEL 1;
COMP "adc0di_p<5>" LOCATE = SITE "G32" LEVEL 1;
COMP "adc0di_p<6>" LOCATE = SITE "G33" LEVEL 1;
COMP "adc0di_p<7>" LOCATE = SITE "J24" LEVEL 1;
COMP "adc0dq_n<0>" LOCATE = SITE "E31" LEVEL 1;
COMP "adc0dq_n<1>" LOCATE = SITE "G26" LEVEL 1;
COMP "adc0dq_n<2>" LOCATE = SITE "H24" LEVEL 1;
COMP "adc0dq_n<3>" LOCATE = SITE "E33" LEVEL 1;
COMP "adc0dq_n<4>" LOCATE = SITE "G28" LEVEL 1;
COMP "adc0dq_n<5>" LOCATE = SITE "H27" LEVEL 1;
COMP "adc0dq_n<6>" LOCATE = SITE "F30" LEVEL 1;
COMP "adc0dq_n<7>" LOCATE = SITE "E34" LEVEL 1;
COMP "adc0dq_p<0>" LOCATE = SITE "F31" LEVEL 1;
COMP "adc0dq_p<1>" LOCATE = SITE "G25" LEVEL 1;
COMP "adc0dq_p<2>" LOCATE = SITE "H25" LEVEL 1;
COMP "adc0dq_p<3>" LOCATE = SITE "E32" LEVEL 1;
COMP "adc0dq_p<4>" LOCATE = SITE "H28" LEVEL 1;
COMP "adc0dq_p<5>" LOCATE = SITE "G27" LEVEL 1;
COMP "adc0dq_p<6>" LOCATE = SITE "G30" LEVEL 1;
COMP "adc0dq_p<7>" LOCATE = SITE "F33" LEVEL 1;
COMP "adc0_ser_cs" LOCATE = SITE "L30" LEVEL 1;
COMP "adc0sync_n" LOCATE = SITE "L31" LEVEL 1;
COMP "adc0sync_p" LOCATE = SITE "K31" LEVEL 1;
PIN c09f12_01_katadc0/c09f12_01_katadc0/dcm_inst_pins<31> = BEL
        "c09f12_01_katadc0/c09f12_01_katadc0/dcm_inst" PINNAME PSCLK;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<22>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<100>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP"
        PINNAME REGCLKAL;
PIN
        c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKAU;
TIMEGRP infrastructure_inst_infrastructure_inst_epb_clk_dcm = BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.config_state_FSM_FFd2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_progress_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_progress_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_progress_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_progress_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_progress_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/state_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_5"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_6"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_7"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_8"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_9"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_10"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_11"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_12"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_13"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_14"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_15"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_16"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_17"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_18"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_19"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_20"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_21"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_22"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_23"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_24"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_25"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_26"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_27"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_28"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_29"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_30"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/config_data_shift_31"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/clk_counter_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/clk_counter_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/clk_counter_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/clk_counter_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/config_progress_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/config_progress_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/config_progress_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/config_progress_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/config_progress_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/state_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/clk_counter_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/clk_counter_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/clk_counter_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/clk_counter_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/opb_ack"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_reset_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_start_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_dcm_psen_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_dcm_psen_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_start_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_reset_hold"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_addr_reg_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_addr_reg_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_addr_reg_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_addr_reg_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_dcm_psincdec_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_dcm_psincdec_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_5"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_7"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_6"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_15"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_12"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_14"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_13"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_9"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_11"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_10"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_7"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc0_config_data_reg_8"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_addr_reg_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_addr_reg_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_addr_reg_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_addr_reg_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_6"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_5"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_14"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_15"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_11"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_13"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_12"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_8"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_10"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/opb_attach_inst/adc1_config_data_reg_9"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_7"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_6"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_5"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_4"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_counter_0"
        BEL "opb_katadccontroller_0/opb_katadccontroller_0/adc0_reset_iob" BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.config_state_FSM_FFd1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.config_state_FSM_FFd1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc0/state_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/serial_config_adc1/state_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.waiting"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.waiting"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.progress_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.progress_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.progress_0"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.progress_1"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.progress_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.progress_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.progress_2"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.progress_3"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc0/AUTO_ENABLE_generate.config_start_reg"
        BEL
        "opb_katadccontroller_0/opb_katadccontroller_0/autoconfig_adc1/AUTO_ENABLE_generate.config_start_reg"
        BEL "infrastructure_inst/infrastructure_inst/bufg_epb" BEL
        "reset_block_inst/reset_block_inst/op_reset_o" BEL
        "reset_block_inst/reset_block_inst/width_counter_1" BEL
        "reset_block_inst/reset_block_inst/width_counter_2" BEL
        "reset_block_inst/reset_block_inst/width_counter_3" BEL
        "reset_block_inst/reset_block_inst/width_counter_4" BEL
        "reset_block_inst/reset_block_inst/width_counter_5" BEL
        "reset_block_inst/reset_block_inst/width_counter_6" BEL
        "reset_block_inst/reset_block_inst/width_counter_7" BEL
        "reset_block_inst/reset_block_inst/width_counter_8" BEL
        "reset_block_inst/reset_block_inst/width_counter_9" BEL
        "reset_block_inst/reset_block_inst/width_counter_10" BEL
        "reset_block_inst/reset_block_inst/width_counter_11" BEL
        "reset_block_inst/reset_block_inst/width_counter_12" BEL
        "reset_block_inst/reset_block_inst/width_counter_13" BEL
        "reset_block_inst/reset_block_inst/width_counter_14" BEL
        "reset_block_inst/reset_block_inst/width_counter_15" BEL
        "reset_block_inst/reset_block_inst/width_counter_16" BEL
        "reset_block_inst/reset_block_inst/width_counter_17" BEL
        "reset_block_inst/reset_block_inst/width_counter_18" BEL
        "reset_block_inst/reset_block_inst/width_counter_19" BEL
        "reset_block_inst/reset_block_inst/width_counter_20" BEL
        "reset_block_inst/reset_block_inst/width_counter_21" BEL
        "reset_block_inst/reset_block_inst/width_counter_22" BEL
        "reset_block_inst/reset_block_inst/width_counter_23" BEL
        "reset_block_inst/reset_block_inst/width_counter_24" BEL
        "reset_block_inst/reset_block_inst/width_counter_25" BEL
        "reset_block_inst/reset_block_inst/width_counter_26" BEL
        "reset_block_inst/reset_block_inst/width_counter_27" BEL
        "reset_block_inst/reset_block_inst/width_counter_28" BEL
        "reset_block_inst/reset_block_inst/width_counter_29" BEL
        "reset_block_inst/reset_block_inst/width_counter_30" BEL
        "reset_block_inst/reset_block_inst/width_counter_31" BEL
        "reset_block_inst/reset_block_inst/width_counter_0" BEL
        "opb0/opb0/POR_SRL_I/SRL16E" BEL "opb0/opb0/POR_FF_I" BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/timeout_counter_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/M_select_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_i_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_22" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_21" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_20" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_19" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_18" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_17" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_16" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_15" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_14" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_13" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_12" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_11" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_10" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_9" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_8" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_7" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_6" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_5" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_4" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_3" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_2" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_1" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_be_n_reg_0" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_oe_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_cs_n_reg" BEL
        "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd2" BEL
        "sys_block_inst/sys_block_inst/latch_state_FSM_FFd1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_0" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_1" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_2" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_3" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_4" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_5" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_6" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_7" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_8" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_9" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_10" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_11" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_12" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_13" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_14" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_15" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_16" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_17" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_18" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_19" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_20" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_21" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_22" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_23" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_24" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_25" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_26" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_27" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_28" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_29" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_30" BEL
        "sys_block_inst/sys_block_inst/fab_clk_counter_latched_31" BEL
        "sys_block_inst/sys_block_inst/bus_wait" BEL
        "sys_block_inst/sys_block_inst/latch_start" BEL
        "sys_block_inst/sys_block_inst/soft_reset" BEL
        "sys_block_inst/sys_block_inst/Sl_xferAck" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_30" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_29" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_31" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_27" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_26" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_28" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_24" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_23" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_25" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_21" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_20" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_22" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_18" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_17" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_19" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_15" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_14" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_16" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_12" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_11" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_13" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_9" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_8" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_10" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_6" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_5" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_7" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_3" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_2" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_4" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_0" BEL
        "sys_block_inst/sys_block_inst/scratch_pad_1" BEL
        "sys_block_inst/sys_block_inst/Mshreg_val_gotRR" BEL
        "sys_block_inst/sys_block_inst/val_gotRR" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/register_ready" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/Sl_xferAck_reg" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_0" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_2" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_3" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_1" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_4" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_5" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_7" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_8" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_6" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_10" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_11" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_9" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_13" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_14" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_12" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_15" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_16" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_18" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_19" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_17" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_20" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_21" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_23" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_24" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_22" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_25" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_26" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_28" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_29" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_27" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_31" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/reg_buffer_30" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/Mshreg_register_doneRR" BEL
        "c09f12_01_a0_fd0/c09f12_01_a0_fd0/register_doneRR" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_0" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_2" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_3" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_1" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_4" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_5" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_7" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_8" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_6" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_10" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_11" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_9" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_13" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_14" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_12" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_15" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_16" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_18" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_19" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_17" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_20" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_21" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_23" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_24" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_22" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_25" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_26" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_28" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_29" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_27" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_31" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/reg_buffer_30" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/register_ready" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/Sl_xferAck_reg" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/Mshreg_register_doneRR" BEL
        "c09f12_01_a0_fd1/c09f12_01_a0_fd1/register_doneRR" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_0" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_2" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_3" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_1" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_4" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_5" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_7" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_8" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_6" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_10" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_11" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_9" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_13" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_14" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_12" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_15" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_16" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_18" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_19" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_17" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_20" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_21" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_23" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_24" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_22" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_25" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_26" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_28" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_29" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_27" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_31" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/reg_buffer_30" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/register_ready" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/Sl_xferAck_reg" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/Mshreg_register_doneRR" BEL
        "c09f12_01_a1_fd0/c09f12_01_a1_fd0/register_doneRR" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_0" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_2" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_3" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_1" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_4" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_5" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_7" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_8" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_6" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_10" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_11" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_9" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_13" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_14" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_12" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_15" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_16" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_18" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_19" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_17" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_20" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_21" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_23" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_24" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_22" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_25" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_26" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_28" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_29" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_27" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_31" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/reg_buffer_30" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/register_ready" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/Sl_xferAck_reg" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/Mshreg_register_doneRR" BEL
        "c09f12_01_a1_fd1/c09f12_01_a1_fd1/register_doneRR" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_0" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_2" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_3" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_1" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_4" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_5" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_7" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_8" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_6" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_10" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_11" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_9" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_13" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_14" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_12" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_15" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_16" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_18" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_19" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_17" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_20" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_21" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_23" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_24" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_22" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_25" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_26" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_28" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_29" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_27" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_31" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/reg_buffer_30" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/register_ready" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/Sl_xferAck_reg" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/Mshreg_register_doneRR" BEL
        "c09f12_01_adc_ctrl0/c09f12_01_adc_ctrl0/register_doneRR" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_0" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_2" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_3" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_1" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_4" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_5" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_7" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_8" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_6" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_10" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_11" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_9" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_13" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_14" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_12" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_15" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_16" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_18" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_19" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_17" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_20" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_21" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_23" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_24" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_22" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_25" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_26" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_28" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_29" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_27" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_31" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/reg_buffer_30" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/register_ready" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/Sl_xferAck_reg" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/Mshreg_register_doneRR" BEL
        "c09f12_01_adc_ctrl1/c09f12_01_adc_ctrl1/register_doneRR" BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL "c09f12_01_adc_snap0_bram/c09f12_01_adc_snap0_bram/ip2bus_rdack"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/register_ready"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_0"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_2"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_3"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_1"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_4"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_5"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_7"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_8"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_6"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_10"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_11"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_9"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_13"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_14"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_12"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_15"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_16"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_18"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_19"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_17"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_20"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_21"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_23"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_24"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_22"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_25"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_26"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_28"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_29"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_27"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_31"
        BEL "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/reg_buffer_30"
        BEL
        "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/Mshreg_register_doneRR"
        BEL
        "c09f12_01_adc_snap0_ctrl/c09f12_01_adc_snap0_ctrl/register_doneRR"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/buf_lock"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_31"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_30"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_29"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_28"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_27"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_26"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_25"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_24"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_23"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_22"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_21"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_20"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_19"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_18"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_17"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_16"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_15"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_14"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_13"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_12"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_11"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_10"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_9"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_8"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_7"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_6"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_5"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_4"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_3"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_2"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_1"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_buffer_0"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_request"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/Mshreg_register_readyRR"
        BEL
        "c09f12_01_adc_snap0_status/c09f12_01_adc_snap0_status/register_readyRR"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/Sl_xferAck_reg"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/buf_lock"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_31"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_30"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_29"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_28"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_27"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_26"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_25"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_24"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_23"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_22"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_21"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_20"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_19"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_18"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_17"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_16"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_15"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_14"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_13"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_12"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_11"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_10"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_9"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_8"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_7"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_6"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_5"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_4"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_3"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_2"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_1"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_buffer_0"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_request"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/Mshreg_register_readyRR"
        BEL
        "c09f12_01_adc_snap0_tr_en_cnt/c09f12_01_adc_snap0_tr_en_cnt/register_readyRR"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_0"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_2"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_3"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_1"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_4"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_5"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_7"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_8"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_6"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_10"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_11"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_9"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_13"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_14"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_12"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_15"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_16"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_18"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_19"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_17"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_20"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_21"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_23"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_24"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_22"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_25"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_26"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_28"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_29"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_27"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_31"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/reg_buffer_30"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/register_ready"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/Sl_xferAck_reg"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/Mshreg_register_doneRR"
        BEL
        "c09f12_01_adc_snap0_trig_offset/c09f12_01_adc_snap0_trig_offset/register_doneRR"
        BEL "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/buf_lock" BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_31"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_30"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_29"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_28"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_27"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_26"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_25"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_24"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_23"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_22"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_21"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_20"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_19"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_18"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_17"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_16"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_15"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_14"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_13"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_12"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_11"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_10"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_9"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_8"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_7"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_6"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_5"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_4"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_3"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_2"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_1"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_buffer_0"
        BEL "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_request"
        BEL
        "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/Mshreg_register_readyRR"
        BEL "c09f12_01_adc_snap0_val/c09f12_01_adc_snap0_val/register_readyRR"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL "c09f12_01_adc_snap1_bram/c09f12_01_adc_snap1_bram/ip2bus_rdack"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/register_ready"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_0"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_2"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_3"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_1"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_4"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_5"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_7"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_8"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_6"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_10"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_11"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_9"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_13"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_14"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_12"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_15"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_16"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_18"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_19"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_17"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_20"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_21"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_23"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_24"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_22"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_25"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_26"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_28"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_29"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_27"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_31"
        BEL "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/reg_buffer_30"
        BEL
        "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/Mshreg_register_doneRR"
        BEL
        "c09f12_01_adc_snap1_ctrl/c09f12_01_adc_snap1_ctrl/register_doneRR"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/buf_lock"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_31"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_30"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_29"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_28"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_27"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_26"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_25"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_24"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_23"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_22"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_21"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_20"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_19"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_18"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_17"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_16"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_15"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_14"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_13"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_12"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_11"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_10"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_9"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_8"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_7"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_6"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_5"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_4"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_3"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_2"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_1"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_buffer_0"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_request"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/Mshreg_register_readyRR"
        BEL
        "c09f12_01_adc_snap1_status/c09f12_01_adc_snap1_status/register_readyRR"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/Sl_xferAck_reg"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/buf_lock"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_31"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_30"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_29"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_28"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_27"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_26"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_25"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_24"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_23"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_22"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_21"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_20"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_19"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_18"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_17"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_16"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_15"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_14"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_13"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_12"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_11"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_10"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_9"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_8"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_7"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_6"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_5"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_4"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_3"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_2"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_1"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_buffer_0"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_request"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/Mshreg_register_readyRR"
        BEL
        "c09f12_01_adc_snap1_tr_en_cnt/c09f12_01_adc_snap1_tr_en_cnt/register_readyRR"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_0"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_2"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_3"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_1"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_4"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_5"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_7"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_8"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_6"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_10"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_11"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_9"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_13"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_14"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_12"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_15"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_16"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_18"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_19"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_17"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_20"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_21"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_23"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_24"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_22"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_25"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_26"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_28"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_29"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_27"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_31"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/reg_buffer_30"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/register_ready"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/Sl_xferAck_reg"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/Mshreg_register_doneRR"
        BEL
        "c09f12_01_adc_snap1_trig_offset/c09f12_01_adc_snap1_trig_offset/register_doneRR"
        BEL "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/Sl_xferAck_reg"
        BEL "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/buf_lock" BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_31"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_30"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_29"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_28"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_27"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_26"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_25"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_24"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_23"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_22"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_21"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_20"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_19"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_18"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_17"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_16"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_15"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_14"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_13"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_12"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_11"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_10"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_9"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_8"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_7"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_6"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_5"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_4"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_3"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_2"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_1"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_buffer_0"
        BEL "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_request"
        BEL
        "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/Mshreg_register_readyRR"
        BEL "c09f12_01_adc_snap1_val/c09f12_01_adc_snap1_val/register_readyRR"
        BEL "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/Sl_xferAck_reg" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/buf_lock" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_31" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_30" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_29" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_28" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_27" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_26" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_25" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_24" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_23" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_22" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_21" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_20" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_19" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_18" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_17" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_16" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_15" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_14" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_13" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_12" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_11" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_10" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_9" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_8" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_7" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_6" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_5" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_4" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_3" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_2" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_1" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_buffer_0" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_request" BEL
        "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/Mshreg_register_readyRR"
        BEL "c09f12_01_adc_sum_sq0/c09f12_01_adc_sum_sq0/register_readyRR" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/Sl_xferAck_reg" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/buf_lock" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_31" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_30" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_29" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_28" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_27" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_26" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_25" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_24" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_23" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_22" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_21" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_20" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_19" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_18" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_17" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_16" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_15" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_14" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_13" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_12" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_11" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_10" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_9" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_8" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_7" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_6" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_5" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_4" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_3" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_2" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_1" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_buffer_0" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_request" BEL
        "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/Mshreg_register_readyRR"
        BEL "c09f12_01_adc_sum_sq1/c09f12_01_adc_sum_sq1/register_readyRR" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_0" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_2" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_3" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_1" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_4" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_5" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_7" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_8" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_6" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_10" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_11" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_9" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_13" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_14" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_12" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_15" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_16" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_18" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_19" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_17" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_20" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_21" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_23" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_24" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_22" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_25" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_26" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_28" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_29" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_27" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_31" BEL
        "c09f12_01_board_id/c09f12_01_board_id/reg_buffer_30" BEL
        "c09f12_01_board_id/c09f12_01_board_id/register_ready" BEL
        "c09f12_01_board_id/c09f12_01_board_id/Sl_xferAck_reg" BEL
        "c09f12_01_board_id/c09f12_01_board_id/Mshreg_register_doneRR" BEL
        "c09f12_01_board_id/c09f12_01_board_id/register_doneRR" BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/Sl_xferAck_reg" BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/buf_lock" BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_31"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_30"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_29"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_28"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_27"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_26"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_25"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_24"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_23"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_22"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_21"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_20"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_19"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_18"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_17"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_16"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_15"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_14"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_13"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_12"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_11"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_10"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_9"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_8"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_7"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_6"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_5"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_4"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_3"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_2"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_1"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_buffer_0"
        BEL "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_request"
        BEL
        "c09f12_01_clk_frequency/c09f12_01_clk_frequency/Mshreg_register_readyRR"
        BEL "c09f12_01_clk_frequency/c09f12_01_clk_frequency/register_readyRR"
        BEL "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_0" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_2" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_3" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_1" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_4" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_5" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_7" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_8" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_6" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_10" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_11" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_9" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_13" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_14" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_12" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_15" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_16" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_18" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_19" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_17" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_20" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_21" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_23" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_24" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_22" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_25" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_26" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_28" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_29" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_27" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_31" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/reg_buffer_30" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/register_ready" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/Sl_xferAck_reg" BEL
        "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/Mshreg_register_doneRR"
        BEL "c09f12_01_coarse_ctrl/c09f12_01_coarse_ctrl/register_doneRR" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_0" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_2" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_3" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_1" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_4" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_5" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_7" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_8" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_6" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_10" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_11" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_9" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_13" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_14" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_12" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_15" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_16" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_18" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_19" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_17" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_20" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_21" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_23" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_24" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_22" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_25" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_26" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_28" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_29" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_27" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_31" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/reg_buffer_30" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/register_ready" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/Sl_xferAck_reg" BEL
        "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/Mshreg_register_doneRR"
        BEL "c09f12_01_coarse_delay0/c09f12_01_coarse_delay0/register_doneRR"
        BEL "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_0" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_2" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_3" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_1" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_4" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_5" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_7" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_8" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_6" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_10" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_11" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_9" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_13" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_14" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_12" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_15" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_16" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_18" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_19" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_17" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_20" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_21" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_23" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_24" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_22" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_25" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_26" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_28" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_29" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_27" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_31" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/reg_buffer_30" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/register_ready" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/Sl_xferAck_reg" BEL
        "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/Mshreg_register_doneRR"
        BEL "c09f12_01_coarse_delay1/c09f12_01_coarse_delay1/register_doneRR"
        BEL "c09f12_01_control/c09f12_01_control/register_ready" BEL
        "c09f12_01_control/c09f12_01_control/Sl_xferAck_reg" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_0" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_2" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_3" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_1" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_4" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_5" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_7" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_8" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_6" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_10" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_11" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_9" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_13" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_14" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_12" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_15" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_16" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_18" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_19" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_17" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_20" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_21" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_23" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_24" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_22" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_25" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_26" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_28" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_29" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_27" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_31" BEL
        "c09f12_01_control/c09f12_01_control/reg_buffer_30" BEL
        "c09f12_01_control/c09f12_01_control/Mshreg_register_doneRR" BEL
        "c09f12_01_control/c09f12_01_control/register_doneRR" BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/Sl_xferAck_reg"
        BEL "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/buf_lock"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_31"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_30"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_29"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_28"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_27"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_26"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_25"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_24"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_23"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_22"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_21"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_20"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_19"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_18"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_17"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_16"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_15"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_14"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_13"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_12"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_11"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_10"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_9"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_8"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_7"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_6"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_5"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_4"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_3"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_2"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_1"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_buffer_0"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_request"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/Mshreg_register_readyRR"
        BEL
        "c09f12_01_delay_tr_status0/c09f12_01_delay_tr_status0/register_readyRR"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/Sl_xferAck_reg"
        BEL "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/buf_lock"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_31"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_30"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_29"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_28"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_27"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_26"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_25"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_24"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_23"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_22"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_21"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_20"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_19"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_18"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_17"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_16"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_15"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_14"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_13"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_12"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_11"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_10"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_9"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_8"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_7"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_6"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_5"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_4"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_3"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_2"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_1"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_buffer_0"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_request"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/Mshreg_register_readyRR"
        BEL
        "c09f12_01_delay_tr_status1/c09f12_01_delay_tr_status1/register_readyRR"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "c09f12_01_eq0/c09f12_01_eq0/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL "c09f12_01_eq0/c09f12_01_eq0/ip2bus_rdack" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/postedwrack_s2" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_xferack_s2" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31" BEL
        "c09f12_01_eq1/c09f12_01_eq1/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL "c09f12_01_eq1/c09f12_01_eq1/ip2bus_rdack" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/Sl_xferAck_reg" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_0" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_2" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_3" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_1" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_4" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_5" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_7" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_8" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_6" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_10" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_11" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_9" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_13" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_14" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_12" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_15" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_16" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_18" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_19" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_17" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_20" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_21" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_23" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_24" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_22" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_25" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_26" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_28" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_29" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_27" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_31" BEL
        "c09f12_01_fine_ctrl/c09f12_01_fine_ctrl/reg_buffer_30" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/Sl_xferAck_reg" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/buf_lock" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_31" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_30" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_29" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_28" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_27" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_26" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_25" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_24" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_23" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_22" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_21" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_20" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_19" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_18" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_17" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_16" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_15" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_14" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_13" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_12" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_11" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_10" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_9" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_8" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_7" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_6" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_5" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_4" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_3" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_2" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_1" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_buffer_0" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_request" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/Mshreg_register_readyRR" BEL
        "c09f12_01_fstatus0/c09f12_01_fstatus0/register_readyRR" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/Sl_xferAck_reg" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/buf_lock" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_31" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_30" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_29" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_28" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_27" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_26" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_25" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_24" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_23" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_22" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_21" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_20" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_19" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_18" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_17" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_16" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_15" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_14" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_13" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_12" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_11" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_10" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_9" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_8" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_7" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_6" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_5" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_4" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_3" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_2" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_1" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_buffer_0" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_request" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/Mshreg_register_readyRR" BEL
        "c09f12_01_fstatus1/c09f12_01_fstatus1/register_readyRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeR_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_sizeRR_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_pending" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_buffer_sel" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ack_low_wait" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/cpu_tx_size_reg_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_ready_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/use_rx_data" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_tx_size_reg_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_47" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_44" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_46" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_45" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_41" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_43" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_42" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_38" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_40" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_39" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_35" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_37" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_36" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_32" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_34" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_33" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_29" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_31" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_30" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_26" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_28" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_27" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_31" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_mac_reg_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_28" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_30" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_29" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_27" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_26" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_ip_reg_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_gateway_reg_7"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_12"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_14"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_13"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_9"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_11"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_10"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_6"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_8"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_7"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_3"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_5"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_4"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_0"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_2"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_port_reg_1"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_0"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_1"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_2"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqpole_reg_3"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/local_enable_reg"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqmix_reg_0"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_rxeqmix_reg_1"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_wait" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txpreemphasis_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/mgt_txdiffctrl_reg_2"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/soft_reset_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_29" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_31" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_30" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_26" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_28" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_27" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_39" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_36" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_38" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_37" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_33" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_35" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_34" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_46" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_32" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_47" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_43" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_45" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_44" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_40" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_42" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_41" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_ack" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_data_src_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_data_src_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_data_src_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/opb_data_src_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/swr_state_FSM_FFd2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/swr_state_FSM_FFd1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_53" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_55" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_54" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_50" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_52" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_51" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_63" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_49" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_48" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_60" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_62" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_61" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_57" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_59" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_58" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/write_data_56" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/cpu_rx_ack_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/use_tx_data" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/use_arp_data" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/tx_buffer_we" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/opb_attach_inst/arp_cache_we" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/Mshreg_mac_cpu_ackRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_ackRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/Mshreg_mac_reset_ackRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/mac_reset_ackRR" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/register_ready" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/Sl_xferAck_reg" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_0" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_2" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_3" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_1" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_4" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_5" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_7" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_8" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_6" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_10" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_11" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_9" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_13" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_14" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_12" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_15" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_16" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_18" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_19" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_17" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_20" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_21" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_23" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_24" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_22" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_25" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_26" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_28" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_29" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_27" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_31" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/reg_buffer_30" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/Mshreg_register_doneRR" BEL
        "c09f12_01_gbe_ip0/c09f12_01_gbe_ip0/register_doneRR" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_0" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_2" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_3" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_1" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_4" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_5" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_7" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_8" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_6" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_10" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_11" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_9" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_13" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_14" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_12" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_15" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_16" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_18" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_19" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_17" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_20" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_21" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_23" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_24" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_22" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_25" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_26" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_28" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_29" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_27" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_31" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/reg_buffer_30" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/register_ready" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/Sl_xferAck_reg" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/Mshreg_register_doneRR" BEL
        "c09f12_01_gbe_port/c09f12_01_gbe_port/register_doneRR" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/Sl_xferAck_reg" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/buf_lock" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_31" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_30" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_29" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_28" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_27" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_26" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_25" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_24" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_23" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_22" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_21" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_20" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_19" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_18" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_17" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_16" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_15" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_14" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_13" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_12" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_11" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_10" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_9" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_8" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_7" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_6" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_5" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_4" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_3" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_2" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_1" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_buffer_0" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_request" BEL
        "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/Mshreg_register_readyRR"
        BEL "c09f12_01_gbe_tx_cnt0/c09f12_01_gbe_tx_cnt0/register_readyRR" BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/Sl_xferAck_reg"
        BEL "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/buf_lock" BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_31"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_30"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_29"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_28"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_27"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_26"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_25"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_24"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_23"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_22"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_21"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_20"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_19"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_18"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_17"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_16"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_15"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_14"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_13"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_12"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_11"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_10"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_9"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_8"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_7"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_6"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_5"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_4"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_3"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_2"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_1"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_buffer_0"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_request"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/Mshreg_register_readyRR"
        BEL
        "c09f12_01_gbe_tx_err_cnt0/c09f12_01_gbe_tx_err_cnt0/register_readyRR"
        PIN "c09f12_01_katadc0/c09f12_01_katadc0/dcm_inst_pins<31>" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_ack_reg" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/iic_state_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/iic_state_1" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/iic_state_2" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_done" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/issue_full_clk" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_state_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_state_1" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_state_2" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/issue_half_clk" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/clk_pend" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_index_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_index_1" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_index_2" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_err_reg" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/sda_o_reg" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_1" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bit_first" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_2" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_3" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_4" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_5" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_6" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/op_rd_data_reg_7" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_1" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_2" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_3" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_4" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_5" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_6" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_7" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_8" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_9" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_10" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_11" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_12" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_13" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_14" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_15" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_16" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_17" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_18" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_19" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_20" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_21" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_22" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_23" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_24" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_25" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_26" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_27" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_28" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_29" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_30" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/bitwidth_counter_31" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/scl_o_reg" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/clk_state_0" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/clk_state_1" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/op_fifo_wr_en_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/Sl_xferAck_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/fifo_rst_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/op_fifo_over_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/rx_fifo_rd_en_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/op_error_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/rx_fifo_over_reg" BEL
        "iic_adc0/iic_adc0/opb_attch_inst/op_fifo_block_reg" BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "iic_adc0/iic_adc0/GAIN_ENABLE_generate.fab_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwhf.whf/OVERFLOW"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_7" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_6" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_5" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_4" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_3" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_2" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_1" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0" BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwhf.whf/OVERFLOW"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/wr_rst_d1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/rstblk/wr_rst_reg_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_4"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_3"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_5"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_5"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_4"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_11"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_10"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_9"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_8"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_7"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_6"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_5"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_4"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_3"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_2"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_1"
        BEL "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0"
        BEL "iic_adc0/iic_adc0/locked" BEL "iic_adc0/iic_adc0/arb_select" BEL
        "iic_adc0/iic_adc0/miic_ops_inst/clk_done_reg" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_0" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_2" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_3" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_1" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_4" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_5" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_7" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_8" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_6" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_10" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_11" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_9" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_13" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_14" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_12" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_15" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_16" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_18" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_19" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_17" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_20" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_21" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_23" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_24" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_22" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_25" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_26" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_28" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_29" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_27" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_31" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/reg_buffer_30" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/register_ready" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/Sl_xferAck_reg" BEL
        "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/Mshreg_register_doneRR"
        BEL "c09f12_01_ld_time_lsw0/c09f12_01_ld_time_lsw0/register_doneRR"
        BEL "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_0" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_2" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_3" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_1" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_4" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_5" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_7" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_8" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_6" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_10" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_11" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_9" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_13" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_14" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_12" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_15" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_16" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_18" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_19" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_17" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_20" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_21" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_23" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_24" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_22" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_25" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_26" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_28" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_29" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_27" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_31" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/reg_buffer_30" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/register_ready" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/Sl_xferAck_reg" BEL
        "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/Mshreg_register_doneRR"
        BEL "c09f12_01_ld_time_lsw1/c09f12_01_ld_time_lsw1/register_doneRR"
        BEL "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_0" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_2" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_3" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_1" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_4" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_5" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_7" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_8" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_6" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_10" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_11" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_9" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_13" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_14" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_12" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_15" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_16" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_18" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_19" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_17" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_20" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_21" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_23" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_24" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_22" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_25" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_26" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_28" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_29" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_27" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_31" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/reg_buffer_30" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/register_ready" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/Sl_xferAck_reg" BEL
        "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/Mshreg_register_doneRR"
        BEL "c09f12_01_ld_time_msw0/c09f12_01_ld_time_msw0/register_doneRR"
        BEL "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_0" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_2" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_3" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_1" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_4" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_5" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_7" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_8" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_6" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_10" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_11" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_9" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_13" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_14" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_12" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_15" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_16" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_18" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_19" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_17" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_20" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_21" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_23" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_24" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_22" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_25" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_26" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_28" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_29" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_27" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_31" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/reg_buffer_30" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/register_ready" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/Sl_xferAck_reg" BEL
        "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/Mshreg_register_doneRR"
        BEL "c09f12_01_ld_time_msw1/c09f12_01_ld_time_msw1/register_doneRR"
        BEL "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/Sl_xferAck_reg" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/buf_lock" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_31" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_30" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_29" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_28" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_27" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_26" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_25" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_24" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_23" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_22" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_21" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_20" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_19" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_18" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_17" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_16" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_15" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_14" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_13" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_12" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_11" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_10" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_9" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_8" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_7" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_6" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_5" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_4" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_3" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_2" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_1" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_buffer_0" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_request" BEL
        "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/Mshreg_register_readyRR"
        BEL "c09f12_01_mcount_lsw/c09f12_01_mcount_lsw/register_readyRR" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/Sl_xferAck_reg" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/buf_lock" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_31" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_30" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_29" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_28" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_27" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_26" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_25" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_24" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_23" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_22" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_21" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_20" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_19" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_18" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_17" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_16" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_15" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_14" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_13" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_12" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_11" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_10" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_9" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_8" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_7" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_6" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_5" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_4" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_3" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_2" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_1" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_buffer_0" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_request" BEL
        "c09f12_01_mcount_msw/c09f12_01_mcount_msw/Mshreg_register_readyRR"
        BEL "c09f12_01_mcount_msw/c09f12_01_mcount_msw/register_readyRR" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/Sl_xferAck_reg" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/buf_lock" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_31" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_30" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_29" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_28" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_27" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_26" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_25" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_24" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_23" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_22" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_21" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_20" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_19" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_18" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_17" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_16" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_15" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_14" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_13" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_12" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_11" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_10" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_9" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_8" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_7" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_6" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_5" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_4" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_3" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_2" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_1" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_buffer_0" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_request" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/Mshreg_register_readyRR" BEL
        "c09f12_01_pps_count/c09f12_01_pps_count/register_readyRR" BEL
        "qdr0_sniffer/qdr0_sniffer/phy_rdyR" BEL
        "qdr0_sniffer/qdr0_sniffer/cal_failR" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/qdr_reset_shifter_4" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/qdr_reset_shifter_3" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/qdr_reset_shifter_2" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/qdr_reset_shifter_1" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/opb_data_sel" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/Sl_xferAck_reg" BEL
        "qdr0_sniffer/qdr0_sniffer/qdr_config_inst/qdr_reset_shifter_0" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/Sl_xferAck_reg" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/buf_lock" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_31" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_30" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_29" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_28" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_27" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_26" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_25" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_24" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_23" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_22" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_21" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_20" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_19" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_18" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_17" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_16" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_15" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_14" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_13" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_12" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_11" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_10" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_9" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_8" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_7" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_6" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_5" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_4" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_3" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_2" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_1" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_buffer_0" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_request" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/Mshreg_register_readyRR" BEL
        "c09f12_01_rcs_app/c09f12_01_rcs_app/register_readyRR" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/Sl_xferAck_reg" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/buf_lock" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_31" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_30" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_29" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_28" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_27" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_26" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_25" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_24" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_23" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_22" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_21" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_20" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_19" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_18" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_17" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_16" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_15" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_14" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_13" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_12" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_11" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_10" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_9" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_8" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_7" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_6" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_5" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_4" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_3" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_2" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_1" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_buffer_0" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_request" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/Mshreg_register_readyRR" BEL
        "c09f12_01_rcs_lib/c09f12_01_rcs_lib/register_readyRR" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/Sl_xferAck_reg" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/buf_lock" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_31" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_30" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_29" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_28" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_27" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_26" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_25" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_24" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_23" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_22" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_21" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_20" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_19" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_18" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_17" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_16" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_15" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_14" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_13" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_12" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_11" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_10" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_9" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_8" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_7" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_6" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_5" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_4" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_3" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_2" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_1" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_buffer_0" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_request" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/Mshreg_register_readyRR" BEL
        "c09f12_01_rcs_user/c09f12_01_rcs_user/register_readyRR" BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/Sl_xferAck_reg"
        BEL "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/buf_lock" BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_31"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_30"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_29"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_28"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_27"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_26"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_25"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_24"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_23"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_22"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_21"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_20"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_19"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_18"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_17"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_16"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_15"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_14"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_13"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_12"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_11"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_10"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_9"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_8"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_7"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_6"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_5"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_4"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_3"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_2"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_1"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_buffer_0"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_request"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/Mshreg_register_readyRR"
        BEL
        "c09f12_01_snap_debug_addr/c09f12_01_snap_debug_addr/register_readyRR"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/postedwrack_s2"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s2"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_0"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_1"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_2"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_3"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_4"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_5"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_6"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_7"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_8"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_9"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_10"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_11"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_12"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_13"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_14"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_15"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_16"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_17"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_18"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_19"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_20"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_21"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_22"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_23"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_24"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_25"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_26"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_27"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_28"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_29"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_30"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_dbus_s2_31"
        BEL
        "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/I_opb_ipif/OPB_BAM_I/sln_xferack_s1_d1"
        BEL "c09f12_01_snap_debug_bram/c09f12_01_snap_debug_bram/ip2bus_rdack"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/register_ready"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/Sl_xferAck_reg"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_0"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_2"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_3"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_1"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_4"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_5"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_7"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_8"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_6"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_10"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_11"
        BEL "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_9"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_13"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_14"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_12"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_15"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_16"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_18"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_19"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_17"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_20"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_21"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_23"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_24"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_22"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_25"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_26"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_28"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_29"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_27"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_31"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/reg_buffer_30"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/Mshreg_register_doneRR"
        BEL
        "c09f12_01_snap_debug_ctrl/c09f12_01_snap_debug_ctrl/register_doneRR"
        BEL "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_0" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_2" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_3" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_1" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_4" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_5" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_7" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_8" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_6" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_10" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_11" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_9" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_13" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_14" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_12" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_15" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_16" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_18" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_19" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_17" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_20" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_21" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_23" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_24" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_22" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_25" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_26" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_28" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_29" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_27" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_31" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/reg_buffer_30" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/register_ready" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/Sl_xferAck_reg" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/Mshreg_register_doneRR" BEL
        "c09f12_01_trig_level/c09f12_01_trig_level/register_doneRR" BEL
        "opb1/opb1/POR_SRL_I/SRL16E" BEL "opb1/opb1/POR_FF_I" BEL
        "opb1/opb1/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout"
        BEL
        "opb1/opb1/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_0"
        BEL
        "opb1/opb1/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_1"
        BEL
        "opb1/opb1/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_2"
        BEL
        "opb1/opb1/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/timeout_cnt_3"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/bridge_state_current_FSM_FFd2"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/bridge_state_current_FSM_FFd1"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/bridge_state_current_FSM_FFd3"
        BEL "opb2opb_bridge_opb1/opb2opb_bridge_opb1/TOUTSUP_FF_I" BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ERRACK_FF_I" BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/XFERACK_FF_I" BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[31].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[30].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[29].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[28].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[27].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[26].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[25].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[24].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[23].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[22].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[21].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[20].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[19].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[18].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[17].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[16].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[15].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[14].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[13].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[12].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[11].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[10].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[9].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[8].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[7].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[6].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[5].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[4].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[3].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[2].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[1].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SDBUS_FF_GENERATE[0].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[31].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[30].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[29].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[28].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[27].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[26].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[25].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[24].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[23].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[22].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[21].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[20].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[19].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[18].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[17].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[16].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[15].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[14].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[13].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[12].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[11].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[10].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[9].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[8].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[7].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[6].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[5].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[4].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[3].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[2].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[1].DBUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/MDBUS_FF_GENERATE[0].DBUS_FF_I"
        BEL "opb2opb_bridge_opb1/opb2opb_bridge_opb1/SELECT_INT_FF_I" BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/RNW_FF_I" BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[29].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[28].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[27].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[26].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[25].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[24].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[23].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[22].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[21].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[20].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[19].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[18].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[17].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[16].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[15].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[14].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[13].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[12].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[11].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[10].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[9].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[8].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[7].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[6].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_FF_GENERATE[5].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[12].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[11].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[10].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[9].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[8].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[7].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[6].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[5].ABUS_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/BE_FF_GENERATE[3].BE_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/BE_FF_GENERATE[2].BE_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/BE_FF_GENERATE[1].BE_FF_I"
        BEL
        "opb2opb_bridge_opb1/opb2opb_bridge_opb1/BE_FF_GENERATE[0].BE_FF_I"
        BEL "opb2opb_bridge_opb1/opb2opb_bridge_opb1/M_select" BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SP"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM21/DP"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SP"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/DP"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<22>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<100>"
        PIN
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_adc_snap0_bram_ramblk/c09f12_01_adc_snap0_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_adc_snap1_bram_ramblk/c09f12_01_adc_snap1_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_eq0_ramblk/c09f12_01_eq0_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_eq1_ramblk/c09f12_01_eq1_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_snap_debug_bram_ramblk/c09f12_01_snap_debug_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<62>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<63>"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMA"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMB"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMC"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMA"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMB"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMC"
        BEL
        "iic_adc0/iic_adc0/cpu_op_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA_D1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB_D1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC_D1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1"
        BEL
        "iic_adc0/iic_adc0/rx_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD";
PIN infrastructure_inst/infrastructure_inst/SYS_CLK_DCM_pins<2> = BEL
        "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM" PINNAME CLKIN;
TIMEGRP sys_clk_n = PIN
        "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM_pins<2>";
PIN infrastructure_inst/infrastructure_inst/dcm_epb_inst_pins<2> = BEL
        "infrastructure_inst/infrastructure_inst/dcm_epb_inst" PINNAME CLKIN;
TIMEGRP epb_clk_in = PIN
        "infrastructure_inst/infrastructure_inst/dcm_epb_inst_pins<2>";
TIMEGRP dly_clk_n = BEL "infrastructure_inst/infrastructure_inst/bufg_inst"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[0]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[1]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[2]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[3]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[4]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[5]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[6]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[7]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[8]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[9]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[10]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[11]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[12]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[13]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[14]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[15]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[16]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_infrastructure_inst/IODELAY_qdrq[17]"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.train_start_div_clk"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.reset_div_clk"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/state_FSM_FFd2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/state_FSM_FFd1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/state_FSM_FFd3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/bit_index_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/bit_index_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/bit_index_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/bit_index_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/bit_index_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/curr_reg_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/curr_reg_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist2_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist2_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist1_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist1_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/hist0_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/prev_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/prev_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/baddies_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/progress_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/train_fail_reg"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/curr_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/curr_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_inc_dec_n_reg"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/acquire_progress_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_6"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_7"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_9"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_10"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_12"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_13"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_11"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_14"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_15"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/train_done_reg"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/aligned_reg_16"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/mode"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_17"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_16"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_15"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_14"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_13"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_12"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_11"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_10"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_9"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_8"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_7"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_6"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_fall_buf_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_17"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_16"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_15"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_14"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_13"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_12"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_11"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_10"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_9"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_8"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_7"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_6"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/q_rise_buf_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_rst_reg"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_0"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_2"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_3"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_1"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_4"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_5"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_7"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_8"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_6"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_9"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_10"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_12"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_13"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_11"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_14"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_15"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_17"
        BEL
        "qdr0_controller/qdr0_controller/qdrc_top_inst/qdrc_phy_inst/qdrc_phy_bit_align_inst/include_bit_align.qdrc_phy_bit_train_inst/dly_en_reg_16"
        BEL
        "infrastructure_inst/infrastructure_inst/idelayctrl_inst_MapLib_replicate18";
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<110>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<111>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<212>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<213>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<158>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<159>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<260>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<261>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<113>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<114>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<215>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<216>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<161>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<162>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK1;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<263>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK0;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<264>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK1;
TIMEGRP mgt_clk_mult_2_b = PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<110>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<111>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<212>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<213>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<110>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<111>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<212>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<213>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<110>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<111>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<212>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<213>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<110>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<111>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<212>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<213>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<158>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<159>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<260>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<261>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<158>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<159>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<260>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<261>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<158>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<159>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<260>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<261>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<158>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<159>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<260>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<261>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<114>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<216>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<114>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<216>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<114>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<216>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<114>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<216>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<162>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<264>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<162>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<264>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<162>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<264>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<162>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<264>";
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<112>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<113>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<214>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<215>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<160>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<161>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME RXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<262>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<263>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i"
        PINNAME TXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<115>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<116>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<217>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<218>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<163>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<164>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME RXUSRCLK21;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<265>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK20;
PIN
        xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<266>
        = BEL
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i"
        PINNAME TXUSRCLK21;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<23>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<101>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP"
        PINNAME REGCLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBL;
PIN
        c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>
        = BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP"
        PINNAME CLKBU;
TIMEGRP mgt_clk_0 = PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<112>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<214>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<112>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<214>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<112>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<214>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<112>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<113>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<214>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i_pins<215>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<160>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<262>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<160>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<262>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<160>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<262>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<160>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<161>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<262>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i_pins<263>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<115>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<116>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<217>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<218>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<115>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<116>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<217>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<218>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<115>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<116>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<217>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<218>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<115>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<116>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<217>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i_pins<218>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<163>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<164>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<265>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<266>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<163>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<164>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<265>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<266>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<163>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<164>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<265>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<266>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<163>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<164>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<265>"
        PIN
        "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i_pins<266>"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxc_z_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxc_z_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxc_z_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxc_z_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/xgmii_rxd_z_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_state_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_aligned"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_valid_pre_crc_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_valid_pre_crc_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_valid_pre_crc_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_valid_pre_crc_reg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_data_pre_crc_reg_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.searching"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_crc_reg_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.got_start"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_crc_start_reg"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/rx_crc_start_reg_z"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.mac_hard_crc_inst/tx_crc"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_ack_reg"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_valid_z_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_start_latched"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txc_val_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txc_val_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_zz_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_z_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_zz_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_zz_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_zz_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/mac_hard_crc_inst/tx_crc"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd6"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_good_frame_z"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_frame" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/application_frame" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_state" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_buffer_sel_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_ackR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_size_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/local_enableR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_26" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_27" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_28" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_29" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_30" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_31" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_32" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_33" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_34" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_35" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_36" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_37" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_38" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_39" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_40" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_41" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_42" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_43" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_44" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_45" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_46" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_47" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_48" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_49" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_50" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_51" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_52" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_53" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_54" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_55" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_56" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_57" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_58" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_59" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_60" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_61" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_62" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_dataR_63" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_good_frameR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_bad_frameR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_ackRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/local_enableRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_state_FSM_FFd3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_state_FSM_FFd1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_state_FSM_FFd2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_ack_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_01" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_111" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_size_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/app_overflowR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/data_leftovers_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_length_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/udp_length_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_0_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/ip_checksum_1_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/rstblk/rd_rst_reg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr/count_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/dout_i_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/dout_i_0"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_stretch_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/down_trig" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/macr_state" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_data_valid_R_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_last_R"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_11"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_13"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_15"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_19"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_21"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_23"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_27"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_29"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_31"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_43"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_45"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_47"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_59"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_61"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_data_z_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_7"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_8"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_9"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_10"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_12"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_14"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_16"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_17"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_18"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_20"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_22"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_24"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_25"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_26"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_28"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_30"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_32"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_33"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_34"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_35"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_36"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_37"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_38"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_39"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_40"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_41"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_42"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_44"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_46"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_48"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_49"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_50"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_51"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_52"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_53"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_54"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_55"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_56"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_57"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_58"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_60"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_62"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txd_val_63"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txc_val_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/xgmii_txc_val_6"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_bad_frame_z" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_tx_inst/tx_state_FSM_FFd5"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/frame_bypass" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/packet_rd_reg" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_data_valid_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_cpu_addr_reg_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_state_FSM_FFd11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/ten_gig_eth_mac_inst/mac_rx_inst/hardcrc.rx_last"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/cpu_addr_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_2" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_0" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_1" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_3" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_4" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_7" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_5" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_6" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_8" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_9" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_12"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_12" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_10"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_10" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_11"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_11" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_13"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_13" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_14"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_14" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_15"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_15" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_16"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_16" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_17"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_17" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_18"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_18" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_21"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_21" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_19"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_19" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_20"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_20" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_22"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_22" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_23"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_23" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_26"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_26" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_24"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_24" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_25"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_25" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_27"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_27" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_28"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_28" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_31"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_31" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_29"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_29" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_30"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_30" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_32"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_32" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_33"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_33" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_34"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_34" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_35"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_35" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_36"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_36" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_37"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_37" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_40"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_40" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_38"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_38" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_39"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_39" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_41"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_41" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_42"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_42" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_45"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_45" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_43"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_43" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_44"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_44" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_46"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_46" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_47"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_47" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_50"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_50" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_48"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_48" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_49"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_49" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_51"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_51" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_52"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_52" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_53"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_53" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_54"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_54" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_55"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_55" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_56"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_56" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_59"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_59" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_57"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_57" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_58"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_58" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_60"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_60" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_61"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_61" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_0"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_0"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_62"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_62" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_z_63"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_z_63" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_1"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_1"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_2"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_2"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_5"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_5"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_3"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_3"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_4"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_4"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_6"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_6"
        BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/Mshreg_mac_rx_data_valid_z_7"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/mac_rx_data_valid_z_7"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/Mshreg_mac_pendingRR"
        BEL "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/mac_pendingRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/Mshreg_mac_resetRR" BEL
        "c09f12_01_gbe0/c09f12_01_gbe0/mac_resetRR" BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txc_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_32"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_33"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_40"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_34"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_35"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_41"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_37"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_36"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_42"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_44"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_43"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_38"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_45"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_39"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_50"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_51"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_46"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_48"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_52"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_47"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_53"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_49"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_60"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_54"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_55"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_56"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_62"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_61"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_57"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_59"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_58"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_63"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/txd_pipe_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tx_is_idle_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tx_is_idle_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tx_is_q_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tx_is_q_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/k_r_prbs_i/prbs_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/last_qmsg_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/tqmsg_capture_1/q_det"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txc_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_59"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_63"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_58"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_57"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_61"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_60"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_55"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_49"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_53"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_52"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_51"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_47"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_50"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_45"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_44"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_39"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_43"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_37"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_41"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_42"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_36"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_35"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_34"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_33"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/extra_a"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/prbs_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/count_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/count_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/count_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/count_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/align/count_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_0_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_0_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/state_0_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/state_machine/next_ifg_is_a"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txc_out"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/sync_status"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/sync_ok_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/sync_ok_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/sync_ok_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/sync_ok_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/signal_detect_last"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/code_comma_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/code_comma_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/state_1_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/state_1_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/code_valid_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[3].pcs_sync_state/code_valid_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/signal_detect_last"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/code_comma_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/code_comma_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/state_1_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/state_1_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/code_valid_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[2].pcs_sync_state/code_valid_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/signal_detect_last"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/code_comma_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/code_comma_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/state_1_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/state_1_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/code_valid_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[1].pcs_sync_state/code_valid_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/signal_detect_last"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/code_comma_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/code_comma_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/code_valid_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.G_PCS_SYNC_STATE[0].pcs_sync_state/code_valid_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/state_1_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/state_1_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/state_1_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/got_align_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/G_SYNC.deskew_state/deskew_error_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_58"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_delay_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_57"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_delay_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_delay_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_delay_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_34"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_32"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_term_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_term_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_term_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_term_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_59"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_58"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_63"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_57"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_62"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_56"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_55"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_60"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_61"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_49"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_54"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_53"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_47"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_48"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_52"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_46"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_45"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_50"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_51"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_39"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_44"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_38"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_43"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_37"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_36"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_41"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_42"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_35"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_40"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_34"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_33"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_32"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/code_error_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_59"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_63"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_62"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_56"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_61"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_55"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_60"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_54"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_53"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_47"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_52"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_46"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_51"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_45"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_38"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_44"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_43"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_37"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/lane_terminate_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/rx_local_fault"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/usrclk_reset"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/aligned_sticky"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/clear_local_fault_edge"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/usrclk_reset_pipe"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/clear_aligned_edge"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[7].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[6].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[5].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_HIGH[4].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[3].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[2].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[1].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/G_FILTER_LOW[0].filter/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_half_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_half_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_half_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_half_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_31"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_29"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_28"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_27"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_26"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_25"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_23"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_21"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_20"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_19"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_18"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_17"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_15"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_13"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_12"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_11"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_10"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_9"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_half_pipe_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_8"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_62"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_56"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_54"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_48"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_46"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_38"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_40"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_32"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_30"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_24"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_22"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_16"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_TRANSMITTER.transmitter/recoder/txd_out_14"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_1"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_7"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_4"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_3"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_2"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_0"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_6"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_49"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_48"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_50"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_40"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxc_out_5"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_42"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_41"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_33"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_39"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_36"
        BEL
        "xaui_phy_0/xaui_phy_0/use_xilinx_xaui.xaui_inst/BU2/U0/G_RECEIVER.receiver/recoder/rxd_out_35"
        BEL "xaui_phy_0/xaui_phy_0/mgt_rx_reset_stretch_3" BEL
        "xaui_phy_0/xaui_phy_0/mgt_rx_reset_stretch_2" BEL
        "xaui_phy_0/xaui_phy_0/mgt_rx_reset_stretch_1" BEL
        "xaui_phy_0/xaui_phy_0/mgt_rx_reset_stretch_0" BEL
        "xaui_phy_0/xaui_phy_0/reset_state" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_23" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_22" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_21" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_20" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_19" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_18" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_17" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_16" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_15" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_14" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_13" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_12" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_11" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_10" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_9" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_8" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_7" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_6" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_5" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_4" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_3" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_2" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_1" BEL
        "xaui_phy_0/xaui_phy_0/wait_counter_0" PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<23>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM18.TDP_pins<101>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/arp_cache_inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/rx_cpu_enabled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<64>"
        PIN
        "c09f12_01_gbe0/c09f12_01_gbe0/tge_tx_inst/tx_packet_fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_pins<65>";
NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;
NET "c09f12_01_katadc0/c09f12_01_katadc0/adc_clk_buf" PERIOD = 5 ns HIGH 50%;
TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" 100 MHz HIGH 50%;
TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;
TS_mgt_clk_0 = PERIOD TIMEGRP "mgt_clk_0" 156.25 MHz HIGH 50%;
TS_mgt_clk_mult_2_b = PERIOD TIMEGRP "mgt_clk_mult_2_b" 156.25 MHz HIGH 50%;
SCHEMATIC END;

