Analysis & Synthesis report for the_project
Sat Nov 19 01:16:22 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated
 12. Parameter Settings for Inferred Entity Instance: lab4_fetch:ftch|altsyncram:RAM_rtl_0
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "lab4_alu:alu"
 15. Port Connectivity Checks: "lab4_controller:ctrl"
 16. Port Connectivity Checks: "lab4_register:rgstr"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 19 01:16:22 2016     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; the_project                               ;
; Top-level Entity Name              ; lab4_cpu                                  ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 20                                        ;
;     Total combinational functions  ; 20                                        ;
;     Dedicated logic registers      ; 10                                        ;
; Total registers                    ; 10                                        ;
; Total pins                         ; 66                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 32,768                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP4CE115F29C7
Default Value : 

Option        : Top-level entity name
Setting       : lab4_cpu
Default Value : the_project

Option        : Family name
Setting       : Cyclone IV E
Default Value : Cyclone IV GX

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Disable OpenCore Plus hardware evaluation
Setting       : Off
Default Value : Off

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : VHDL Version
Setting       : VHDL_1993
Default Value : VHDL_1993

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Optimization Technique
Setting       : Balanced
Default Value : Balanced

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : Off
Default Value : Off

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto RAM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Auto
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto RAM Block Balancing
Setting       : On
Default Value : On

Option        : Auto RAM to Logic Cell Conversion
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 2
Default Value : 2

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On

Option        : Synthesis Seed
Setting       : 1
Default Value : 1
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : lab4_register.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
Library                          : 

File Name with User-Entered Path : lab4_fetch.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
Library                          : 

File Name with User-Entered Path : lab4_cpu.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
Library                          : 

File Name with User-Entered Path : lab4_controller.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
Library                          : 

File Name with User-Entered Path : lab4_alu.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
Library                          : 

File Name with User-Entered Path : lab4_hexdump_mips.tv
Used in Netlist                  : yes
File Type                        : Auto-Found Unspecified File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/lab4_hexdump_mips.tv
Library                          : 

File Name with User-Entered Path : altsyncram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsyncram.tdf
Library                          : 

File Name with User-Entered Path : stratix_ram_block.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_ram_block.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mux.inc
Library                          : 

File Name with User-Entered Path : lpm_decode.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_decode.inc
Library                          : 

File Name with User-Entered Path : aglobal120.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/aglobal120.inc
Library                          : 

File Name with User-Entered Path : a_rdenreg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_rdenreg.inc
Library                          : 

File Name with User-Entered Path : altrom.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altrom.inc
Library                          : 

File Name with User-Entered Path : altram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altram.inc
Library                          : 

File Name with User-Entered Path : altdpram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altdpram.inc
Library                          : 

File Name with User-Entered Path : db/altsyncram_um71.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/altsyncram_um71.tdf
Library                          : 

File Name with User-Entered Path : db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif
Used in Netlist                  : yes
File Type                        : Auto-Generated Auto-Found Memory Initialization File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif
Library                          : 
+--------------------------------------------------------------------------------+



+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 20        ;
;                                             ;           ;
; Total combinational functions               ; 20        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 0         ;
;     -- <=2 input functions                  ; 20        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 11        ;
;     -- arithmetic mode                      ; 9         ;
;                                             ;           ;
; Total registers                             ; 10        ;
;     -- Dedicated logic registers            ; 10        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total memory bits                           ; 32768     ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 42        ;
; Total fan-out                               ; 509       ;
; Average fan-out                             ; 2.62      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                            ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |lab4_cpu
LC Combinationals          : 20 (0)
LC Registers               : 10 (0)
Memory Bits                : 32768
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 66
Virtual Pins               : 0
Full Hierarchy Name        : |lab4_cpu
Library Name               : 

Compilation Hierarchy Node :    |lab4_fetch:ftch|
LC Combinationals          : 20 (20)
LC Registers               : 10 (10)
Memory Bits                : 32768
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4_cpu|lab4_fetch:ftch
Library Name               : 

Compilation Hierarchy Node :       |altsyncram:RAM_rtl_0|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Memory Bits                : 32768
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4_cpu|lab4_fetch:ftch|altsyncram:RAM_rtl_0
Library Name               : 

Compilation Hierarchy Node :          |altsyncram_um71:auto_generated|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Memory Bits                : 32768
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4_cpu|lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated
Library Name               : 
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                               ;
+--------------------------------------------------------------------------------+
Name         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ALTSYNCRAM
Type         : AUTO
Mode         : ROM
Port A Depth : 1024
Port A Width : 32
Port B Depth : --
Port B Width : --
Size         : 32768
MIF          : db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif
+--------------------------------------------------------------------------------+



+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                   ;
+--------------------------------------------------------------------------------+
Register Name : lab4_fetch:ftch|word[0..31]
Megafunction  : lab4_fetch:ftch|RAM_rtl_0
Type          : RAM
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab4_fetch:ftch|altsyncram:RAM_rtl_0 ;
+--------------------------------------------------------------------------------+
Parameter Name : BYTE_SIZE_BLOCK
Value          : 8
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : OPERATION_MODE
Value          : ROM
Type           : Untyped

Parameter Name : WIDTH_A
Value          : 32
Type           : Untyped

Parameter Name : WIDTHAD_A
Value          : 10
Type           : Untyped

Parameter Name : NUMWORDS_A
Value          : 1024
Type           : Untyped

Parameter Name : OUTDATA_REG_A
Value          : UNREGISTERED
Type           : Untyped

Parameter Name : ADDRESS_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : INDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_B
Value          : 1
Type           : Untyped

Parameter Name : WIDTHAD_B
Value          : 1
Type           : Untyped

Parameter Name : NUMWORDS_B
Value          : 1
Type           : Untyped

Parameter Name : INDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : WRCONTROL_WRADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : RDCONTROL_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : ADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : OUTDATA_REG_B
Value          : UNREGISTERED
Type           : Untyped

Parameter Name : BYTEENA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : INDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : ADDRESS_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : RDCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_A
Value          : 1
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_B
Value          : 1
Type           : Untyped

Parameter Name : RAM_BLOCK_TYPE
Value          : AUTO
Type           : Untyped

Parameter Name : BYTE_SIZE
Value          : 8
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_MIXED_PORTS
Value          : DONT_CARE
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_A
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_B
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : INIT_FILE
Value          : db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif
Type           : Untyped

Parameter Name : INIT_FILE_LAYOUT
Value          : PORT_A
Type           : Untyped

Parameter Name : MAXIMUM_DEPTH
Value          : 0
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_A
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_B
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : ENABLE_ECC
Value          : FALSE
Type           : Untyped

Parameter Name : ECC_PIPELINE_STAGE_ENABLED
Value          : FALSE
Type           : Untyped

Parameter Name : WIDTH_ECCSTATUS
Value          : 3
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone IV E
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : altsyncram_um71
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 1                                    ;
; Entity Instance                           ; lab4_fetch:ftch|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                  ;
;     -- WIDTH_A                            ; 32                                   ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 1                                    ;
;     -- NUMWORDS_B                         ; 1                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_alu:alu"                                       ;
+--------------------------------------------------------------------------------+
Port     : hi
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : zero
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_controller:ctrl"                               ;
+--------------------------------------------------------------------------------+
Port     : enhilo
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : regwrite
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab4_register:rgstr"                                ;
+--------------------------------------------------------------------------------+
Port     : r30out
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Nov 19 01:16:20 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab4_register.v
    Info (12023): Found entity 1: lab4_register
Info (12021): Found 1 design units, including 1 entities, in source file lab4_fetch.v
    Info (12023): Found entity 1: lab4_fetch
Info (12021): Found 1 design units, including 1 entities, in source file lab4_cpu.v
    Info (12023): Found entity 1: lab4_cpu
Info (12021): Found 1 design units, including 1 entities, in source file lab4_controller.v
    Info (12023): Found entity 1: lab4_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab4_alu.v
    Info (12023): Found entity 1: lab4_alu
Info (12127): Elaborating entity "lab4_cpu" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at lab4_cpu.v(86): truncated value with size 64 to match size of target (32)
Warning (10034): Output port "d2out" at lab4_cpu.v(5) has no driver
Info (12128): Elaborating entity "lab4_fetch" for hierarchy "lab4_fetch:ftch"
Warning (10850): Verilog HDL warning at lab4_fetch.v(11): number of words (20) in memory file does not match the number of elements in the address range [0:1023]
Warning (10230): Verilog HDL assignment warning at lab4_fetch.v(18): truncated value with size 32 to match size of target (10)
Warning (10030): Net "RAM.data_a" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "lab4_register" for hierarchy "lab4_register:rgstr"
Warning (10855): Verilog HDL warning at lab4_register.v(13): initial value for variable rgstr should be constant
Info (12128): Elaborating entity "lab4_controller" for hierarchy "lab4_controller:ctrl"
Warning (10240): Verilog HDL Always Construct warning at lab4_controller.v(16): inferring latch(es) for variable "alu_op", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "alu_op[0]" at lab4_controller.v(26)
Info (10041): Inferred latch for "alu_op[1]" at lab4_controller.v(26)
Info (10041): Inferred latch for "alu_op[2]" at lab4_controller.v(26)
Info (10041): Inferred latch for "alu_op[3]" at lab4_controller.v(26)
Info (12128): Elaborating entity "lab4_alu" for hierarchy "lab4_alu:alu"
Warning (10935): Verilog HDL Casex/Casez warning at lab4_alu.v(52): casex/casez item expression overlaps with a previous casex/casez item expression
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab4_fetch:ftch|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif
Info (12130): Elaborated megafunction instantiation "lab4_fetch:ftch|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "lab4_fetch:ftch|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_um71.tdf
    Info (12023): Found entity 1: altsyncram_um71
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "d2out[0]" is stuck at GND
    Warning (13410): Pin "d2out[1]" is stuck at GND
    Warning (13410): Pin "d2out[2]" is stuck at GND
    Warning (13410): Pin "d2out[3]" is stuck at GND
    Warning (13410): Pin "d2out[4]" is stuck at GND
    Warning (13410): Pin "d2out[5]" is stuck at GND
    Warning (13410): Pin "d2out[6]" is stuck at GND
    Warning (13410): Pin "d2out[7]" is stuck at GND
    Warning (13410): Pin "d2out[8]" is stuck at GND
    Warning (13410): Pin "d2out[9]" is stuck at GND
    Warning (13410): Pin "d2out[10]" is stuck at GND
    Warning (13410): Pin "d2out[11]" is stuck at GND
    Warning (13410): Pin "d2out[12]" is stuck at GND
    Warning (13410): Pin "d2out[13]" is stuck at GND
    Warning (13410): Pin "d2out[14]" is stuck at GND
    Warning (13410): Pin "d2out[15]" is stuck at GND
    Warning (13410): Pin "d2out[16]" is stuck at GND
    Warning (13410): Pin "d2out[17]" is stuck at GND
    Warning (13410): Pin "d2out[18]" is stuck at GND
    Warning (13410): Pin "d2out[19]" is stuck at GND
    Warning (13410): Pin "d2out[20]" is stuck at GND
    Warning (13410): Pin "d2out[21]" is stuck at GND
    Warning (13410): Pin "d2out[22]" is stuck at GND
    Warning (13410): Pin "d2out[23]" is stuck at GND
    Warning (13410): Pin "d2out[24]" is stuck at GND
    Warning (13410): Pin "d2out[25]" is stuck at GND
    Warning (13410): Pin "d2out[26]" is stuck at GND
    Warning (13410): Pin "d2out[27]" is stuck at GND
    Warning (13410): Pin "d2out[28]" is stuck at GND
    Warning (13410): Pin "d2out[29]" is stuck at GND
    Warning (13410): Pin "d2out[30]" is stuck at GND
    Warning (13410): Pin "d2out[31]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 30 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 379 megabytes
    Info: Processing ended: Sat Nov 19 01:16:22 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


