- ğŸ‘‹ Hi, Iâ€™m Chengjia (Daniel) Liu @chengjialiu
- ğŸ‘€ Iâ€™m currently interested in fixing the design verification coverage holes by leveraging machine learning techniques and the applications of large language models (LLMs) in hardware design verification.
<!---
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
--->
- ğŸ“« Email: liuchengjia0809@gmail.com

<!---
ChengjiaLiu/ChengjiaLiu is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
