// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _PLRUCache_HH_
#define _PLRUCache_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ReadMiss.h"
#include "WriteMiss.h"
#include "ReadHit.h"
#include "WriteHit.h"
#include "PLRUCache_validArray_V.h"
#include "PLRUCache_tagArray_V_0.h"
#include "PLRUCache_dataArray_V_0.h"
#include "PLRUCache_dram_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DRAM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DRAM_ID_WIDTH = 1,
         unsigned int C_M_AXI_DRAM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DRAM_DATA_WIDTH = 512,
         unsigned int C_M_AXI_DRAM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DRAM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DRAM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DRAM_BUSER_WIDTH = 1>
struct PLRUCache : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_dram_AWVALID;
    sc_in< sc_logic > m_axi_dram_AWREADY;
    sc_out< sc_uint<C_M_AXI_DRAM_ADDR_WIDTH> > m_axi_dram_AWADDR;
    sc_out< sc_uint<C_M_AXI_DRAM_ID_WIDTH> > m_axi_dram_AWID;
    sc_out< sc_lv<8> > m_axi_dram_AWLEN;
    sc_out< sc_lv<3> > m_axi_dram_AWSIZE;
    sc_out< sc_lv<2> > m_axi_dram_AWBURST;
    sc_out< sc_lv<2> > m_axi_dram_AWLOCK;
    sc_out< sc_lv<4> > m_axi_dram_AWCACHE;
    sc_out< sc_lv<3> > m_axi_dram_AWPROT;
    sc_out< sc_lv<4> > m_axi_dram_AWQOS;
    sc_out< sc_lv<4> > m_axi_dram_AWREGION;
    sc_out< sc_uint<C_M_AXI_DRAM_AWUSER_WIDTH> > m_axi_dram_AWUSER;
    sc_out< sc_logic > m_axi_dram_WVALID;
    sc_in< sc_logic > m_axi_dram_WREADY;
    sc_out< sc_uint<C_M_AXI_DRAM_DATA_WIDTH> > m_axi_dram_WDATA;
    sc_out< sc_uint<C_M_AXI_DRAM_DATA_WIDTH/8> > m_axi_dram_WSTRB;
    sc_out< sc_logic > m_axi_dram_WLAST;
    sc_out< sc_uint<C_M_AXI_DRAM_ID_WIDTH> > m_axi_dram_WID;
    sc_out< sc_uint<C_M_AXI_DRAM_WUSER_WIDTH> > m_axi_dram_WUSER;
    sc_out< sc_logic > m_axi_dram_ARVALID;
    sc_in< sc_logic > m_axi_dram_ARREADY;
    sc_out< sc_uint<C_M_AXI_DRAM_ADDR_WIDTH> > m_axi_dram_ARADDR;
    sc_out< sc_uint<C_M_AXI_DRAM_ID_WIDTH> > m_axi_dram_ARID;
    sc_out< sc_lv<8> > m_axi_dram_ARLEN;
    sc_out< sc_lv<3> > m_axi_dram_ARSIZE;
    sc_out< sc_lv<2> > m_axi_dram_ARBURST;
    sc_out< sc_lv<2> > m_axi_dram_ARLOCK;
    sc_out< sc_lv<4> > m_axi_dram_ARCACHE;
    sc_out< sc_lv<3> > m_axi_dram_ARPROT;
    sc_out< sc_lv<4> > m_axi_dram_ARQOS;
    sc_out< sc_lv<4> > m_axi_dram_ARREGION;
    sc_out< sc_uint<C_M_AXI_DRAM_ARUSER_WIDTH> > m_axi_dram_ARUSER;
    sc_in< sc_logic > m_axi_dram_RVALID;
    sc_out< sc_logic > m_axi_dram_RREADY;
    sc_in< sc_uint<C_M_AXI_DRAM_DATA_WIDTH> > m_axi_dram_RDATA;
    sc_in< sc_logic > m_axi_dram_RLAST;
    sc_in< sc_uint<C_M_AXI_DRAM_ID_WIDTH> > m_axi_dram_RID;
    sc_in< sc_uint<C_M_AXI_DRAM_RUSER_WIDTH> > m_axi_dram_RUSER;
    sc_in< sc_lv<2> > m_axi_dram_RRESP;
    sc_in< sc_logic > m_axi_dram_BVALID;
    sc_out< sc_logic > m_axi_dram_BREADY;
    sc_in< sc_lv<2> > m_axi_dram_BRESP;
    sc_in< sc_uint<C_M_AXI_DRAM_ID_WIDTH> > m_axi_dram_BID;
    sc_in< sc_uint<C_M_AXI_DRAM_BUSER_WIDTH> > m_axi_dram_BUSER;
    sc_in< sc_lv<32> > i_addr_V;
    sc_in< sc_lv<512> > i_wdata_V;
    sc_in< sc_logic > i_op;
    sc_in< sc_lv<32> > dram_V;
    sc_out< sc_lv<512> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<512> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const4;


    // Module declarations
    PLRUCache(sc_module_name name);
    SC_HAS_PROCESS(PLRUCache);

    ~PLRUCache();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    PLRUCache_validArray_V* validArray_V_U;
    PLRUCache_tagArray_V_0* tagArray_V_0_U;
    PLRUCache_tagArray_V_0* tagArray_V_1_U;
    PLRUCache_tagArray_V_0* tagArray_V_2_U;
    PLRUCache_tagArray_V_0* tagArray_V_3_U;
    PLRUCache_tagArray_V_0* tagArray_V_4_U;
    PLRUCache_tagArray_V_0* tagArray_V_5_U;
    PLRUCache_tagArray_V_0* tagArray_V_6_U;
    PLRUCache_tagArray_V_0* tagArray_V_7_U;
    PLRUCache_dataArray_V_0* dataArray_V_0_U;
    PLRUCache_dataArray_V_0* dataArray_V_1_U;
    PLRUCache_dataArray_V_0* dataArray_V_2_U;
    PLRUCache_dataArray_V_0* dataArray_V_3_U;
    PLRUCache_dataArray_V_0* dataArray_V_4_U;
    PLRUCache_dataArray_V_0* dataArray_V_5_U;
    PLRUCache_dataArray_V_0* dataArray_V_6_U;
    PLRUCache_dataArray_V_0* dataArray_V_7_U;
    PLRUCache_validArray_V* mruArray_V_U;
    PLRUCache_dram_m_axi<0,512,32,5,16,16,16,16,C_M_AXI_DRAM_ID_WIDTH,C_M_AXI_DRAM_ADDR_WIDTH,C_M_AXI_DRAM_DATA_WIDTH,C_M_AXI_DRAM_AWUSER_WIDTH,C_M_AXI_DRAM_ARUSER_WIDTH,C_M_AXI_DRAM_WUSER_WIDTH,C_M_AXI_DRAM_RUSER_WIDTH,C_M_AXI_DRAM_BUSER_WIDTH,C_M_AXI_DRAM_USER_VALUE,C_M_AXI_DRAM_PROT_VALUE,C_M_AXI_DRAM_CACHE_VALUE>* PLRUCache_dram_m_axi_U;
    ReadMiss* grp_ReadMiss_fu_274;
    WriteMiss* grp_WriteMiss_fu_328;
    ReadHit* grp_ReadHit_fu_382;
    WriteHit* grp_WriteHit_fu_415;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > validArray_V_address0;
    sc_signal< sc_logic > validArray_V_ce0;
    sc_signal< sc_logic > validArray_V_we0;
    sc_signal< sc_lv<8> > validArray_V_d0;
    sc_signal< sc_lv<8> > validArray_V_q0;
    sc_signal< sc_lv<8> > tagArray_V_0_address0;
    sc_signal< sc_logic > tagArray_V_0_ce0;
    sc_signal< sc_logic > tagArray_V_0_we0;
    sc_signal< sc_lv<24> > tagArray_V_0_d0;
    sc_signal< sc_lv<24> > tagArray_V_0_q0;
    sc_signal< sc_lv<8> > tagArray_V_1_address0;
    sc_signal< sc_logic > tagArray_V_1_ce0;
    sc_signal< sc_logic > tagArray_V_1_we0;
    sc_signal< sc_lv<24> > tagArray_V_1_d0;
    sc_signal< sc_lv<24> > tagArray_V_1_q0;
    sc_signal< sc_lv<8> > tagArray_V_2_address0;
    sc_signal< sc_logic > tagArray_V_2_ce0;
    sc_signal< sc_logic > tagArray_V_2_we0;
    sc_signal< sc_lv<24> > tagArray_V_2_d0;
    sc_signal< sc_lv<24> > tagArray_V_2_q0;
    sc_signal< sc_lv<8> > tagArray_V_3_address0;
    sc_signal< sc_logic > tagArray_V_3_ce0;
    sc_signal< sc_logic > tagArray_V_3_we0;
    sc_signal< sc_lv<24> > tagArray_V_3_d0;
    sc_signal< sc_lv<24> > tagArray_V_3_q0;
    sc_signal< sc_lv<8> > tagArray_V_4_address0;
    sc_signal< sc_logic > tagArray_V_4_ce0;
    sc_signal< sc_logic > tagArray_V_4_we0;
    sc_signal< sc_lv<24> > tagArray_V_4_d0;
    sc_signal< sc_lv<24> > tagArray_V_4_q0;
    sc_signal< sc_lv<8> > tagArray_V_5_address0;
    sc_signal< sc_logic > tagArray_V_5_ce0;
    sc_signal< sc_logic > tagArray_V_5_we0;
    sc_signal< sc_lv<24> > tagArray_V_5_d0;
    sc_signal< sc_lv<24> > tagArray_V_5_q0;
    sc_signal< sc_lv<8> > tagArray_V_6_address0;
    sc_signal< sc_logic > tagArray_V_6_ce0;
    sc_signal< sc_logic > tagArray_V_6_we0;
    sc_signal< sc_lv<24> > tagArray_V_6_d0;
    sc_signal< sc_lv<24> > tagArray_V_6_q0;
    sc_signal< sc_lv<8> > tagArray_V_7_address0;
    sc_signal< sc_logic > tagArray_V_7_ce0;
    sc_signal< sc_logic > tagArray_V_7_we0;
    sc_signal< sc_lv<24> > tagArray_V_7_d0;
    sc_signal< sc_lv<24> > tagArray_V_7_q0;
    sc_signal< sc_lv<8> > dataArray_V_0_address0;
    sc_signal< sc_logic > dataArray_V_0_ce0;
    sc_signal< sc_logic > dataArray_V_0_we0;
    sc_signal< sc_lv<512> > dataArray_V_0_d0;
    sc_signal< sc_lv<512> > dataArray_V_0_q0;
    sc_signal< sc_lv<8> > dataArray_V_1_address0;
    sc_signal< sc_logic > dataArray_V_1_ce0;
    sc_signal< sc_logic > dataArray_V_1_we0;
    sc_signal< sc_lv<512> > dataArray_V_1_d0;
    sc_signal< sc_lv<512> > dataArray_V_1_q0;
    sc_signal< sc_lv<8> > dataArray_V_2_address0;
    sc_signal< sc_logic > dataArray_V_2_ce0;
    sc_signal< sc_logic > dataArray_V_2_we0;
    sc_signal< sc_lv<512> > dataArray_V_2_d0;
    sc_signal< sc_lv<512> > dataArray_V_2_q0;
    sc_signal< sc_lv<8> > dataArray_V_3_address0;
    sc_signal< sc_logic > dataArray_V_3_ce0;
    sc_signal< sc_logic > dataArray_V_3_we0;
    sc_signal< sc_lv<512> > dataArray_V_3_d0;
    sc_signal< sc_lv<512> > dataArray_V_3_q0;
    sc_signal< sc_lv<8> > dataArray_V_4_address0;
    sc_signal< sc_logic > dataArray_V_4_ce0;
    sc_signal< sc_logic > dataArray_V_4_we0;
    sc_signal< sc_lv<512> > dataArray_V_4_d0;
    sc_signal< sc_lv<512> > dataArray_V_4_q0;
    sc_signal< sc_lv<8> > dataArray_V_5_address0;
    sc_signal< sc_logic > dataArray_V_5_ce0;
    sc_signal< sc_logic > dataArray_V_5_we0;
    sc_signal< sc_lv<512> > dataArray_V_5_d0;
    sc_signal< sc_lv<512> > dataArray_V_5_q0;
    sc_signal< sc_lv<8> > dataArray_V_6_address0;
    sc_signal< sc_logic > dataArray_V_6_ce0;
    sc_signal< sc_logic > dataArray_V_6_we0;
    sc_signal< sc_lv<512> > dataArray_V_6_d0;
    sc_signal< sc_lv<512> > dataArray_V_6_q0;
    sc_signal< sc_lv<8> > dataArray_V_7_address0;
    sc_signal< sc_logic > dataArray_V_7_ce0;
    sc_signal< sc_logic > dataArray_V_7_we0;
    sc_signal< sc_lv<512> > dataArray_V_7_d0;
    sc_signal< sc_lv<512> > dataArray_V_7_q0;
    sc_signal< sc_lv<8> > mruArray_V_address0;
    sc_signal< sc_logic > mruArray_V_ce0;
    sc_signal< sc_logic > mruArray_V_we0;
    sc_signal< sc_lv<8> > mruArray_V_d0;
    sc_signal< sc_lv<8> > mruArray_V_q0;
    sc_signal< sc_logic > dram_AWVALID;
    sc_signal< sc_logic > dram_AWREADY;
    sc_signal< sc_lv<32> > dram_AWADDR;
    sc_signal< sc_lv<1> > dram_AWID;
    sc_signal< sc_lv<32> > dram_AWLEN;
    sc_signal< sc_lv<3> > dram_AWSIZE;
    sc_signal< sc_lv<2> > dram_AWBURST;
    sc_signal< sc_lv<2> > dram_AWLOCK;
    sc_signal< sc_lv<4> > dram_AWCACHE;
    sc_signal< sc_lv<3> > dram_AWPROT;
    sc_signal< sc_lv<4> > dram_AWQOS;
    sc_signal< sc_lv<4> > dram_AWREGION;
    sc_signal< sc_lv<1> > dram_AWUSER;
    sc_signal< sc_logic > dram_WVALID;
    sc_signal< sc_logic > dram_WREADY;
    sc_signal< sc_lv<512> > dram_WDATA;
    sc_signal< sc_lv<64> > dram_WSTRB;
    sc_signal< sc_logic > dram_WLAST;
    sc_signal< sc_lv<1> > dram_WID;
    sc_signal< sc_lv<1> > dram_WUSER;
    sc_signal< sc_logic > dram_ARVALID;
    sc_signal< sc_logic > dram_ARREADY;
    sc_signal< sc_logic > dram_RVALID;
    sc_signal< sc_logic > dram_RREADY;
    sc_signal< sc_lv<512> > dram_RDATA;
    sc_signal< sc_logic > dram_RLAST;
    sc_signal< sc_lv<1> > dram_RID;
    sc_signal< sc_lv<1> > dram_RUSER;
    sc_signal< sc_lv<2> > dram_RRESP;
    sc_signal< sc_logic > dram_BVALID;
    sc_signal< sc_logic > dram_BREADY;
    sc_signal< sc_lv<2> > dram_BRESP;
    sc_signal< sc_lv<1> > dram_BID;
    sc_signal< sc_lv<1> > dram_BUSER;
    sc_signal< sc_lv<64> > tmp_3_fu_458_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_682;
    sc_signal< sc_lv<24> > p_Result_2_fu_470_p4;
    sc_signal< sc_lv<24> > p_Result_2_reg_727;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<24> > tag_0_V_reg_744;
    sc_signal< sc_lv<24> > tag_1_V_reg_752;
    sc_signal< sc_lv<24> > tag_2_V_reg_760;
    sc_signal< sc_lv<24> > tag_3_V_reg_768;
    sc_signal< sc_lv<24> > tag_4_V_reg_776;
    sc_signal< sc_lv<24> > tag_5_V_reg_784;
    sc_signal< sc_lv<24> > tag_6_V_reg_792;
    sc_signal< sc_lv<24> > tag_7_V_reg_800;
    sc_signal< sc_lv<1> > tmp_4_fu_480_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_808;
    sc_signal< sc_lv<1> > tmp_38_1_fu_485_p2;
    sc_signal< sc_lv<1> > tmp_38_1_reg_813;
    sc_signal< sc_lv<1> > tmp_38_2_fu_490_p2;
    sc_signal< sc_lv<1> > tmp_38_2_reg_818;
    sc_signal< sc_lv<1> > tmp_38_3_fu_495_p2;
    sc_signal< sc_lv<1> > tmp_38_3_reg_823;
    sc_signal< sc_lv<1> > tmp_38_4_fu_500_p2;
    sc_signal< sc_lv<1> > tmp_38_4_reg_828;
    sc_signal< sc_lv<1> > tmp_38_5_fu_505_p2;
    sc_signal< sc_lv<1> > tmp_38_5_reg_833;
    sc_signal< sc_lv<1> > tmp_38_6_fu_510_p2;
    sc_signal< sc_lv<1> > tmp_38_6_reg_838;
    sc_signal< sc_lv<1> > tmp_38_7_fu_515_p2;
    sc_signal< sc_lv<1> > tmp_38_7_reg_843;
    sc_signal< sc_lv<1> > i_op_read_read_fu_130_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<26> > dram_V1_reg_858;
    sc_signal< sc_lv<8> > validArray_V_load_reg_864;
    sc_signal< sc_lv<1> > brmerge_fu_656_p2;
    sc_signal< sc_lv<1> > brmerge_reg_872;
    sc_signal< sc_lv<1> > brmerge1_fu_668_p2;
    sc_signal< sc_lv<1> > brmerge1_reg_876;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_ap_start;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_ap_done;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_ap_idle;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_ap_ready;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_AWVALID;
    sc_signal< sc_lv<32> > grp_ReadMiss_fu_274_m_axi_dram_V_AWADDR;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_AWID;
    sc_signal< sc_lv<32> > grp_ReadMiss_fu_274_m_axi_dram_V_AWLEN;
    sc_signal< sc_lv<3> > grp_ReadMiss_fu_274_m_axi_dram_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_ReadMiss_fu_274_m_axi_dram_V_AWBURST;
    sc_signal< sc_lv<2> > grp_ReadMiss_fu_274_m_axi_dram_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_ReadMiss_fu_274_m_axi_dram_V_AWPROT;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_AWQOS;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_AWREGION;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_AWUSER;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_WVALID;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_m_axi_dram_V_WDATA;
    sc_signal< sc_lv<64> > grp_ReadMiss_fu_274_m_axi_dram_V_WSTRB;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_WLAST;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_WID;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_WUSER;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_ARVALID;
    sc_signal< sc_lv<32> > grp_ReadMiss_fu_274_m_axi_dram_V_ARADDR;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_ARID;
    sc_signal< sc_lv<32> > grp_ReadMiss_fu_274_m_axi_dram_V_ARLEN;
    sc_signal< sc_lv<3> > grp_ReadMiss_fu_274_m_axi_dram_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_ReadMiss_fu_274_m_axi_dram_V_ARBURST;
    sc_signal< sc_lv<2> > grp_ReadMiss_fu_274_m_axi_dram_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_ReadMiss_fu_274_m_axi_dram_V_ARPROT;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_ARQOS;
    sc_signal< sc_lv<4> > grp_ReadMiss_fu_274_m_axi_dram_V_ARREGION;
    sc_signal< sc_lv<1> > grp_ReadMiss_fu_274_m_axi_dram_V_ARUSER;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_RREADY;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_m_axi_dram_V_BREADY;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_validArray_V_4_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_validArray_V_4_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_validArray_V_4_we0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_validArray_V_4_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_0_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_0_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_0_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_0_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_1_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_1_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_1_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_1_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_2_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_2_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_2_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_2_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_3_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_3_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_3_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_3_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_4_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_4_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_4_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_4_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_5_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_5_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_5_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_5_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_6_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_6_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_6_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_6_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_tagArray_7_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_7_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_tagArray_7_V_we0;
    sc_signal< sc_lv<24> > grp_ReadMiss_fu_274_tagArray_7_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_0_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_0_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_0_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_0_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_1_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_1_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_1_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_1_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_2_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_2_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_2_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_2_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_3_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_3_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_3_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_3_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_4_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_4_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_4_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_4_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_5_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_5_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_5_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_5_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_6_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_6_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_6_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_6_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_dataArray_7_V_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_7_V_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_dataArray_7_V_we0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_dataArray_7_V_d0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_mruArray_V_4_address0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_mruArray_V_4_ce0;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_mruArray_V_4_we0;
    sc_signal< sc_lv<8> > grp_ReadMiss_fu_274_mruArray_V_4_d0;
    sc_signal< sc_lv<512> > grp_ReadMiss_fu_274_ap_return;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_ap_start;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_ap_done;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_ap_idle;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_ap_ready;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_AWVALID;
    sc_signal< sc_lv<32> > grp_WriteMiss_fu_328_m_axi_dram_V_AWADDR;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_AWID;
    sc_signal< sc_lv<32> > grp_WriteMiss_fu_328_m_axi_dram_V_AWLEN;
    sc_signal< sc_lv<3> > grp_WriteMiss_fu_328_m_axi_dram_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_WriteMiss_fu_328_m_axi_dram_V_AWBURST;
    sc_signal< sc_lv<2> > grp_WriteMiss_fu_328_m_axi_dram_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_WriteMiss_fu_328_m_axi_dram_V_AWPROT;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_AWQOS;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_AWREGION;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_AWUSER;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_WVALID;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_m_axi_dram_V_WDATA;
    sc_signal< sc_lv<64> > grp_WriteMiss_fu_328_m_axi_dram_V_WSTRB;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_WLAST;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_WID;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_WUSER;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_ARVALID;
    sc_signal< sc_lv<32> > grp_WriteMiss_fu_328_m_axi_dram_V_ARADDR;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_ARID;
    sc_signal< sc_lv<32> > grp_WriteMiss_fu_328_m_axi_dram_V_ARLEN;
    sc_signal< sc_lv<3> > grp_WriteMiss_fu_328_m_axi_dram_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_WriteMiss_fu_328_m_axi_dram_V_ARBURST;
    sc_signal< sc_lv<2> > grp_WriteMiss_fu_328_m_axi_dram_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_WriteMiss_fu_328_m_axi_dram_V_ARPROT;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_ARQOS;
    sc_signal< sc_lv<4> > grp_WriteMiss_fu_328_m_axi_dram_V_ARREGION;
    sc_signal< sc_lv<1> > grp_WriteMiss_fu_328_m_axi_dram_V_ARUSER;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_RREADY;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_m_axi_dram_V_BREADY;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_validArray_V_2_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_validArray_V_2_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_validArray_V_2_we0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_validArray_V_2_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_0_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_0_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_0_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_0_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_1_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_1_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_1_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_1_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_2_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_2_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_2_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_2_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_3_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_3_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_3_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_3_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_4_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_4_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_4_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_4_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_5_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_5_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_5_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_5_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_6_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_6_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_6_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_6_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_tagArray_7_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_7_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_tagArray_7_V_we0;
    sc_signal< sc_lv<24> > grp_WriteMiss_fu_328_tagArray_7_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_mruArray_V_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_mruArray_V_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_mruArray_V_we0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_mruArray_V_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_0_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_0_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_0_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_0_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_1_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_1_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_1_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_1_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_2_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_2_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_2_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_2_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_3_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_3_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_3_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_3_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_4_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_4_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_4_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_4_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_5_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_5_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_5_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_5_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_6_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_6_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_6_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_6_d0;
    sc_signal< sc_lv<8> > grp_WriteMiss_fu_328_dataArray_V_7_address0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_7_ce0;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_dataArray_V_7_we0;
    sc_signal< sc_lv<512> > grp_WriteMiss_fu_328_dataArray_V_7_d0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_ap_start;
    sc_signal< sc_logic > grp_ReadHit_fu_382_ap_done;
    sc_signal< sc_logic > grp_ReadHit_fu_382_ap_idle;
    sc_signal< sc_logic > grp_ReadHit_fu_382_ap_ready;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_0_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_0_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_1_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_1_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_2_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_2_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_3_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_3_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_4_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_4_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_5_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_5_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_6_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_6_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_dataArray_7_V_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_dataArray_7_V_ce0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_mruArray_V_6_address0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_mruArray_V_6_ce0;
    sc_signal< sc_logic > grp_ReadHit_fu_382_mruArray_V_6_we0;
    sc_signal< sc_lv<8> > grp_ReadHit_fu_382_mruArray_V_6_d0;
    sc_signal< sc_lv<512> > grp_ReadHit_fu_382_ap_return;
    sc_signal< sc_logic > grp_WriteHit_fu_415_ap_start;
    sc_signal< sc_logic > grp_WriteHit_fu_415_ap_done;
    sc_signal< sc_logic > grp_WriteHit_fu_415_ap_idle;
    sc_signal< sc_logic > grp_WriteHit_fu_415_ap_ready;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_0_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_0_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_0_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_0_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_1_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_1_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_1_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_1_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_2_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_2_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_2_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_2_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_3_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_3_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_3_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_3_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_4_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_4_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_4_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_4_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_5_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_5_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_5_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_5_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_6_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_6_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_6_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_6_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_dataArray_7_V_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_7_V_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_dataArray_7_V_we0;
    sc_signal< sc_lv<512> > grp_WriteHit_fu_415_dataArray_7_V_d0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_mruArray_V_2_address0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_mruArray_V_2_ce0;
    sc_signal< sc_logic > grp_WriteHit_fu_415_mruArray_V_2_we0;
    sc_signal< sc_lv<8> > grp_WriteHit_fu_415_mruArray_V_2_d0;
    sc_signal< sc_lv<512> > ap_phi_mux_agg_result_V_2_phi_fu_262_p8;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_predicate_op86_call_state5;
    sc_signal< bool > ap_predicate_op88_call_state5;
    sc_signal< bool > ap_predicate_op90_call_state5;
    sc_signal< bool > ap_block_state5_on_subcall_done;
    sc_signal< sc_logic > grp_ReadMiss_fu_274_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_WriteMiss_fu_328_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_ReadHit_fu_382_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_WriteHit_fu_415_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > p_Result_s_fu_448_p4;
    sc_signal< sc_lv<1> > tmp_fu_530_p1;
    sc_signal< sc_lv<1> > tmp_62_fu_539_p3;
    sc_signal< sc_lv<1> > tmp_63_fu_552_p3;
    sc_signal< sc_lv<1> > tmp_64_fu_565_p3;
    sc_signal< sc_lv<1> > tmp_65_fu_578_p3;
    sc_signal< sc_lv<1> > tmp_66_fu_591_p3;
    sc_signal< sc_lv<1> > tmp_67_fu_604_p3;
    sc_signal< sc_lv<1> > tmp_68_fu_617_p3;
    sc_signal< sc_lv<1> > val_assign_7_fu_625_p2;
    sc_signal< sc_lv<1> > val_assign_6_fu_612_p2;
    sc_signal< sc_lv<1> > val_assign_5_fu_599_p2;
    sc_signal< sc_lv<1> > val_assign_4_fu_586_p2;
    sc_signal< sc_lv<1> > val_assign_3_fu_573_p2;
    sc_signal< sc_lv<1> > val_assign_2_fu_560_p2;
    sc_signal< sc_lv<1> > val_assign_1_fu_547_p2;
    sc_signal< sc_lv<1> > val_assign_fu_534_p2;
    sc_signal< sc_lv<8> > p_Result_32_7_fu_630_p9;
    sc_signal< sc_lv<1> > tmp_s_fu_650_p2;
    sc_signal< sc_lv<1> > brmerge_fu_656_p1;
    sc_signal< sc_lv<1> > i_op_not_fu_662_p0;
    sc_signal< sc_lv<1> > i_op_not_fu_662_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_M_AXI_DRAM_USER_VALUE;
    static const int C_M_AXI_DRAM_PROT_VALUE;
    static const int C_M_AXI_DRAM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_state5_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_agg_result_V_2_phi_fu_262_p8();
    void thread_ap_predicate_op86_call_state5();
    void thread_ap_predicate_op88_call_state5();
    void thread_ap_predicate_op90_call_state5();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_brmerge1_fu_668_p2();
    void thread_brmerge_fu_656_p1();
    void thread_brmerge_fu_656_p2();
    void thread_dataArray_V_0_address0();
    void thread_dataArray_V_0_ce0();
    void thread_dataArray_V_0_d0();
    void thread_dataArray_V_0_we0();
    void thread_dataArray_V_1_address0();
    void thread_dataArray_V_1_ce0();
    void thread_dataArray_V_1_d0();
    void thread_dataArray_V_1_we0();
    void thread_dataArray_V_2_address0();
    void thread_dataArray_V_2_ce0();
    void thread_dataArray_V_2_d0();
    void thread_dataArray_V_2_we0();
    void thread_dataArray_V_3_address0();
    void thread_dataArray_V_3_ce0();
    void thread_dataArray_V_3_d0();
    void thread_dataArray_V_3_we0();
    void thread_dataArray_V_4_address0();
    void thread_dataArray_V_4_ce0();
    void thread_dataArray_V_4_d0();
    void thread_dataArray_V_4_we0();
    void thread_dataArray_V_5_address0();
    void thread_dataArray_V_5_ce0();
    void thread_dataArray_V_5_d0();
    void thread_dataArray_V_5_we0();
    void thread_dataArray_V_6_address0();
    void thread_dataArray_V_6_ce0();
    void thread_dataArray_V_6_d0();
    void thread_dataArray_V_6_we0();
    void thread_dataArray_V_7_address0();
    void thread_dataArray_V_7_ce0();
    void thread_dataArray_V_7_d0();
    void thread_dataArray_V_7_we0();
    void thread_dram_ARVALID();
    void thread_dram_AWADDR();
    void thread_dram_AWBURST();
    void thread_dram_AWCACHE();
    void thread_dram_AWID();
    void thread_dram_AWLEN();
    void thread_dram_AWLOCK();
    void thread_dram_AWPROT();
    void thread_dram_AWQOS();
    void thread_dram_AWREGION();
    void thread_dram_AWSIZE();
    void thread_dram_AWUSER();
    void thread_dram_AWVALID();
    void thread_dram_BREADY();
    void thread_dram_RREADY();
    void thread_dram_WDATA();
    void thread_dram_WID();
    void thread_dram_WLAST();
    void thread_dram_WSTRB();
    void thread_dram_WUSER();
    void thread_dram_WVALID();
    void thread_grp_ReadHit_fu_382_ap_start();
    void thread_grp_ReadMiss_fu_274_ap_start();
    void thread_grp_WriteHit_fu_415_ap_start();
    void thread_grp_WriteMiss_fu_328_ap_start();
    void thread_i_op_not_fu_662_p0();
    void thread_i_op_not_fu_662_p2();
    void thread_i_op_read_read_fu_130_p2();
    void thread_mruArray_V_address0();
    void thread_mruArray_V_ce0();
    void thread_mruArray_V_d0();
    void thread_mruArray_V_we0();
    void thread_p_Result_2_fu_470_p4();
    void thread_p_Result_32_7_fu_630_p9();
    void thread_p_Result_s_fu_448_p4();
    void thread_tagArray_V_0_address0();
    void thread_tagArray_V_0_ce0();
    void thread_tagArray_V_0_d0();
    void thread_tagArray_V_0_we0();
    void thread_tagArray_V_1_address0();
    void thread_tagArray_V_1_ce0();
    void thread_tagArray_V_1_d0();
    void thread_tagArray_V_1_we0();
    void thread_tagArray_V_2_address0();
    void thread_tagArray_V_2_ce0();
    void thread_tagArray_V_2_d0();
    void thread_tagArray_V_2_we0();
    void thread_tagArray_V_3_address0();
    void thread_tagArray_V_3_ce0();
    void thread_tagArray_V_3_d0();
    void thread_tagArray_V_3_we0();
    void thread_tagArray_V_4_address0();
    void thread_tagArray_V_4_ce0();
    void thread_tagArray_V_4_d0();
    void thread_tagArray_V_4_we0();
    void thread_tagArray_V_5_address0();
    void thread_tagArray_V_5_ce0();
    void thread_tagArray_V_5_d0();
    void thread_tagArray_V_5_we0();
    void thread_tagArray_V_6_address0();
    void thread_tagArray_V_6_ce0();
    void thread_tagArray_V_6_d0();
    void thread_tagArray_V_6_we0();
    void thread_tagArray_V_7_address0();
    void thread_tagArray_V_7_ce0();
    void thread_tagArray_V_7_d0();
    void thread_tagArray_V_7_we0();
    void thread_tmp_38_1_fu_485_p2();
    void thread_tmp_38_2_fu_490_p2();
    void thread_tmp_38_3_fu_495_p2();
    void thread_tmp_38_4_fu_500_p2();
    void thread_tmp_38_5_fu_505_p2();
    void thread_tmp_38_6_fu_510_p2();
    void thread_tmp_38_7_fu_515_p2();
    void thread_tmp_3_fu_458_p1();
    void thread_tmp_4_fu_480_p2();
    void thread_tmp_62_fu_539_p3();
    void thread_tmp_63_fu_552_p3();
    void thread_tmp_64_fu_565_p3();
    void thread_tmp_65_fu_578_p3();
    void thread_tmp_66_fu_591_p3();
    void thread_tmp_67_fu_604_p3();
    void thread_tmp_68_fu_617_p3();
    void thread_tmp_fu_530_p1();
    void thread_tmp_s_fu_650_p2();
    void thread_val_assign_1_fu_547_p2();
    void thread_val_assign_2_fu_560_p2();
    void thread_val_assign_3_fu_573_p2();
    void thread_val_assign_4_fu_586_p2();
    void thread_val_assign_5_fu_599_p2();
    void thread_val_assign_6_fu_612_p2();
    void thread_val_assign_7_fu_625_p2();
    void thread_val_assign_fu_534_p2();
    void thread_validArray_V_address0();
    void thread_validArray_V_ce0();
    void thread_validArray_V_d0();
    void thread_validArray_V_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
