Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e5ec2bf88ad84a1b8a14dc74ebb39da9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mmu_TB_behav xil_defaultlib.mmu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port fault_address_register [C:/Users/vamsi/Desktop/MMU/Memory_Management_Unit/Memory_Management_Unit.srcs/sim_1/new/mmu_TB.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port fault_status_register [C:/Users/vamsi/Desktop/MMU/Memory_Management_Unit/Memory_Management_Unit.srcs/sim_1/new/mmu_TB.v:49]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 24 for port physical_address_input [C:/Users/vamsi/Desktop/MMU/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/mmu.v:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.AXI_Slave_RAM_default
Compiling module xil_defaultlib.Translation_Buffer
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.mmu_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mmu_TB_behav
