$date
	Fri Aug 11 12:34:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipe_test $end
$var wire 10 ! f [9:0] $end
$var parameter 32 " N $end
$var reg 10 # a [9:0] $end
$var reg 10 $ b [9:0] $end
$var reg 10 % c [9:0] $end
$var reg 1 & clk $end
$var reg 10 ' d [9:0] $end
$scope module callpipe $end
$var wire 10 ( a [9:0] $end
$var wire 10 ) b [9:0] $end
$var wire 10 * c [9:0] $end
$var wire 1 & clk $end
$var wire 10 + d [9:0] $end
$var wire 10 , f [9:0] $end
$var parameter 32 - N $end
$var reg 10 . l12_d [9:0] $end
$var reg 10 / l12_x1 [9:0] $end
$var reg 10 0 l12_x2 [9:0] $end
$var reg 10 1 l23_d [9:0] $end
$var reg 10 2 l23_x3 [9:0] $end
$var reg 10 3 l34_f [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 -
b1010 "
$end
#0
$dumpvars
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx ,
bx +
bx *
bx )
bx (
bx '
0&
bx %
bx $
bx #
bx !
$end
#5
b10 '
b10 +
b110 %
b110 *
b1100 $
b1100 )
b1010 #
b1010 (
#10
b10 .
1&
#14
b100 0
b10110 /
#20
0&
#25
b11 '
b11 +
b101 %
b101 *
b1010 $
b1010 )
#30
b10 1
b11 .
1&
#34
b11010 2
b10 0
b10100 /
#40
0&
#45
b100 '
b100 +
b1 %
b1 *
b1011 $
b1011 )
b10100 #
b10100 (
#50
b100 .
b11 1
1&
#54
b1111111101 0
b11111 /
b10110 2
#56
b110100 !
b110100 ,
b110100 3
#60
0&
#65
b10 '
b10 +
b100 %
b100 *
b1111 $
b1111 )
b1100 #
b1100 (
#70
b100 1
b10 .
1&
#74
b11100 2
b10 0
b11011 /
#76
b1000010 !
b1000010 ,
b1000010 3
#80
0&
#90
b10 1
1&
#94
b11101 2
#96
b1110000 !
b1110000 ,
b1110000 3
#100
0&
#110
1&
#116
b111010 !
b111010 ,
b111010 3
#120
0&
#130
1&
#140
0&
#150
1&
#160
0&
#170
1&
#180
0&
#190
1&
#200
0&
#210
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
