#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Apr  3 04:05:22 2024
# Process ID: 2340
# Current directory: C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1
# Command line: vivado.exe -log design_1_Pmod_OLED_Controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Pmod_OLED_Controller_0_0.tcl
# Log file: C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/design_1_Pmod_OLED_Controller_0_0.vds
# Journal file: C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Pmod_OLED_Controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/fengbin3/ECE532_Project/vivado_library/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fengbin3/ECE532_Project/vivado_library/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fengbin3/Packaged_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fengbin3/another_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_Pmod_OLED_Controller_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 528.008 ; gain = 102.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Pmod_OLED_Controller_0_0' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ip/design_1_Pmod_OLED_Controller_0_0/synth/design_1_Pmod_OLED_Controller_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Pmod_OLED_Controller' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:20]
	Parameter MAXPOOLSIZE bound to: 4 - type: integer 
	Parameter Idle bound to: 0 - type: integer 
	Parameter PowerOn bound to: 1 - type: integer 
	Parameter Active bound to: 2 - type: integer 
	Parameter RawFFTSpectrum bound to: 3 - type: integer 
	Parameter ModFFTSpectrum bound to: 4 - type: integer 
	Parameter DisplaySpectrumWait bound to: 5 - type: integer 
	Parameter ClearScreenStart bound to: 6 - type: integer 
	Parameter ClearScreenEnd bound to: 7 - type: integer 
	Parameter Done bound to: 8 - type: integer 
	Parameter PowerOff bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OLEDCtrl' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/OLEDCtrl.V:20]
	Parameter Idle bound to: 8'b00000000 
	Parameter Startup bound to: 8'b00010000 
	Parameter StartupFetch bound to: 8'b00010001 
	Parameter ClearScreen bound to: 8'b00100000 
	Parameter DrawLine bound to: 8'b00100001 
	Parameter BringdownDispOff bound to: 8'b00110000 
	Parameter BringdownVCCENOff bound to: 8'b00110001 
	Parameter BringdownDelay bound to: 8'b00110010 
	Parameter BringdownPMODENOff bound to: 8'b00110011 
	Parameter UtilitySpiWait bound to: 8'b01000001 
	Parameter UtilityDelayWait bound to: 8'b01000010 
INFO: [Synth 8-3876] $readmem data file 'init_sequence.mem' is read successfully [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/OLEDCtrl.V:104]
INFO: [Synth 8-6157] synthesizing module 'SpiCtrl' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/SpiCtrl.v:18]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Send bound to: 1 - type: integer 
	Parameter HoldCS bound to: 2 - type: integer 
	Parameter Hold bound to: 3 - type: integer 
	Parameter COUNTER_MID bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
	Parameter SCLK_DUTY bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/SpiCtrl.v:47]
INFO: [Synth 8-6155] done synthesizing module 'SpiCtrl' (1#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/SpiCtrl.v:18]
INFO: [Synth 8-6157] synthesizing module 'delay_ms' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/delay_ms.v:19]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Hold bound to: 1 - type: integer 
	Parameter Done bound to: 2 - type: integer 
	Parameter MAX bound to: 17'b11000011010011111 
INFO: [Synth 8-6155] done synthesizing module 'delay_ms' (2#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/delay_ms.v:19]
INFO: [Synth 8-6157] synthesizing module 'delay_us' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/delay_us.v:23]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Hold bound to: 1 - type: integer 
	Parameter Done bound to: 2 - type: integer 
	Parameter MAX bound to: 7'b1100011 
INFO: [Synth 8-6155] done synthesizing module 'delay_us' (3#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/delay_us.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'init_operation_reg' and it is trimmed from '16' to '15' bits. [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/OLEDCtrl.V:155]
INFO: [Synth 8-6155] done synthesizing module 'OLEDCtrl' (4#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/OLEDCtrl.V:20]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/debouncer.v:18]
	Parameter COUNT_MAX bound to: 65535 - type: integer 
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter Idle bound to: 2'b00 
	Parameter Tran bound to: 2'b01 
	Parameter Off bound to: 2'b00 
	Parameter On bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/debouncer.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Pmod_OLED_Controller' (6#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Pmod_OLED_Controller_0_0' (7#1) [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ip/design_1_Pmod_OLED_Controller_0_0/synth/design_1_Pmod_OLED_Controller_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 597.980 ; gain = 172.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 597.980 ; gain = 172.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 597.980 ; gain = 172.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ip/design_1_Pmod_OLED_Controller_0_0/src/NexysVideo_Master.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ip/design_1_Pmod_OLED_Controller_0_0/src/NexysVideo_Master.xdc] for cell 'inst'
Parsing XDC File [C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 938.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 938.496 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 938.852 ; gain = 0.355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 938.852 ; gain = 512.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 938.852 ; gain = 512.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 938.852 ; gain = 512.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "shift_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SDO0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_ms'
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stop_time" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_us'
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stop_time" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "startup_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_off_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_dc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pmoden0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_vccen0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_spi_data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_delay_us_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_sequence_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "startup_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_off_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_dc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_pmoden0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled_vccen0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_spi_data0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_delay_us_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_sequence_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "active_state_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "active_state_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_delay_ms_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_spi_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_spi_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_delay_us_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'draw_line_row_end_reg[5:0]' into 'draw_line_row_start_reg[5:0]' [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:120]
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_old_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "raw_fft_maxpool_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mod_fft_maxpool_idx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disp_on_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_screen_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "draw_line_start" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "draw_line_col_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "draw_line_red_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_green_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_blue_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "draw_line_start" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "draw_line_red_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_green_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_blue_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_red_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_green_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "draw_line_blue_color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element row_pointer_reg_rep was removed.  [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:363]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Send |                              001 |                              001
                  HoldCS |                              010 |                              010
                    Hold |                              011 |                              011
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_ms'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_us'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 938.852 ; gain = 512.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 132   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Multipliers : 
	                33x33  Multipliers := 4     
+---RAMs : 
	              320 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	  68 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	  14 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	  11 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 260   
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 21    
	  14 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 137   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module delay_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module delay_us 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module OLEDCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  68 Input     16 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 25    
	  14 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 7     
Module debouncer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Pmod_OLED_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 131   
	                1 Bit    Registers := 14    
+---Multipliers : 
	                33x33  Multipliers := 4     
+---RAMs : 
	              320 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	  11 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 208   
	  10 Input      1 Bit        Muxes := 130   
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:182]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:181]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:176]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/fengbin3/TFT_keyboard/TFT.srcs/sources_1/bd/design_1/ipshared/de55/src/top.v:175]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mod_fft_magnitude_reg[3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: register A is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: register mod_fft_magnitude_reg[3] is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mod_fft_magnitude_reg[3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: register A is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: register mod_fft_magnitude_reg[3] is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mod_fft_magnitude_reg[2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: register A is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: register mod_fft_magnitude_reg[2] is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP mod_fft_magnitude_reg[2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: register A is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: register mod_fft_magnitude_reg[2] is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mod_fft_magnitude_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP raw_fft_magnitude_reg[3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: register A is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: register raw_fft_magnitude_reg[3] is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP raw_fft_magnitude_reg[3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: register A is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: register raw_fft_magnitude_reg[3] is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP raw_fft_magnitude_reg[2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: register A is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: register raw_fft_magnitude_reg[2] is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP p_0_out.
DSP Report: register A is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP raw_fft_magnitude_reg[2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: register A is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: register raw_fft_magnitude_reg[2] is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[2].
DSP Report: operator p_0_out is absorbed into DSP raw_fft_magnitude_reg[2].
INFO: [Synth 8-3886] merging instance 'inst/draw_line_green_color_reg[0]' (FDE) to 'inst/draw_line_green_color_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_blue_color_reg[0]' (FDE) to 'inst/draw_line_green_color_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_green_color_reg[1]' (FDE) to 'inst/draw_line_green_color_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_red_color_reg[0]' (FDE) to 'inst/draw_line_red_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_blue_color_reg[1]' (FDE) to 'inst/draw_line_green_color_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_green_color_reg[2]' (FDE) to 'inst/draw_line_green_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_red_color_reg[1]' (FDE) to 'inst/draw_line_red_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_blue_color_reg[2]' (FDE) to 'inst/draw_line_green_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_green_color_reg[3]' (FDE) to 'inst/draw_line_blue_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_red_color_reg[2]' (FDE) to 'inst/draw_line_red_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[5]' (FDE) to 'inst/row_pointer_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[4]' (FDE) to 'inst/row_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[3]' (FDE) to 'inst/row_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[2]' (FDE) to 'inst/row_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[1]' (FDE) to 'inst/row_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/row_pointer_reg_rep[0]' (FDE) to 'inst/row_pointer_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\draw_line_blue_color_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/draw_line_green_color_reg[4]' (FDE) to 'inst/draw_line_green_color_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/draw_line_red_color_reg[3]' (FDE) to 'inst/draw_line_red_color_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[0]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[1]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_82/draw_line_col_end_reg[5]' (FDE) to 'inst/i_82/draw_line_col_start_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_82/\draw_line_col_start_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/next_state_reg[3]' (FDRE) to 'inst/next_state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\next_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_ms_reg[9]' (FDRE) to 'inst/uut/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_ms_reg[10]' (FDRE) to 'inst/uut/temp_delay_ms_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/temp_delay_ms_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[0]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[1]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[3]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[4]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[5]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[6]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[7]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[8]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[9]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/temp_delay_us_reg[10]' (FDE) to 'inst/uut/temp_delay_us_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/temp_delay_us_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/i_82/draw_line_col_end_reg[6]' (FDE) to 'inst/i_82/draw_line_col_start_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/uut/MS_DELAY/stop_time_reg[9]' (FDE) to 'inst/uut/MS_DELAY/stop_time_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/uut/MS_DELAY/stop_time_reg[10]' (FDE) to 'inst/uut/MS_DELAY/stop_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[3]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[4]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[5]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[6]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[7]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[8]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[9]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/uut/US_DELAY/stop_time_reg[10]' (FDE) to 'inst/uut/US_DELAY/stop_time_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/init_operation_reg[10]' (FD) to 'inst/uut/init_operation_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/uut/after_state_reg[7]' (FDE) to 'inst/uut/after_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/uut/after_state_reg[6]' (FDE) to 'inst/uut/after_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/uut/after_state_reg[3]' (FDE) to 'inst/uut/after_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/after_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/uut/iop_PMODEN_val_reg' (FDE) to 'inst/uut/iop_PMODEN_set_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/MS_DELAY/stop_time_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/US_DELAY/stop_time_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/uut/state_reg[7]' (FDE) to 'inst/uut/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/uut/state_reg[3]' (FDE) to 'inst/uut/state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\uut/state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uut/MS_DELAY/FSM_onehot_state_reg[3]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (uut/US_DELAY/FSM_onehot_state_reg[3]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][47]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][46]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][45]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][44]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][43]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][42]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][41]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][40]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][39]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][38]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][37]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][36]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][35]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][34]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][33]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][32]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][31]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][30]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][29]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][28]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][27]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][26]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][25]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][24]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][23]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][22]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][21]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][20]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][19]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][18]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][17]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][16]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][47]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][46]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][45]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][44]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][43]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][42]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][41]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][40]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][39]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][38]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][37]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][36]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][35]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][34]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][33]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][32]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][31]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][30]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][29]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][28]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][27]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][26]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][25]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][24]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][23]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][22]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][21]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][20]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][19]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][18]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[3][17]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][47]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][46]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][45]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][44]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][43]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][42]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][41]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][40]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][39]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][38]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][37]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][36]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][35]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][34]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][33]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][32]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][31]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][30]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][29]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][28]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][27]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][26]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][25]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][24]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][23]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][22]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][21]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][20]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][19]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][18]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][17]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][16]) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][47]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][46]__0) is unused and will be removed from module Pmod_OLED_Controller.
WARNING: [Synth 8-3332] Sequential element (mod_fft_magnitude_reg[2][45]__0) is unused and will be removed from module Pmod_OLED_Controller.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/draw_line_blue_color_reg[4]' (FDE) to 'inst/draw_line_green_color_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 938.852 ; gain = 512.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|inst        | mod_fft_maxpool_reg | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | mod_fft_reg         | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | raw_fft_maxpool_reg | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | raw_fft_reg         | Implied   | 64 x 5               | RAM64X1D x 5   | 
+------------+---------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pmod_OLED_Controller | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Pmod_OLED_Controller | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Pmod_OLED_Controller | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 973.344 ; gain = 547.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 975.602 ; gain = 549.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------+-----------+----------------------+----------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------+-----------+----------------------+----------------+
|inst        | mod_fft_maxpool_reg | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | mod_fft_reg         | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | raw_fft_maxpool_reg | Implied   | 64 x 5               | RAM64X1D x 5   | 
|inst        | raw_fft_reg         | Implied   | 64 x 5               | RAM64X1D x 5   | 
+------------+---------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pmod_OLED_Controller | mod_fft_vld_delay_reg[3] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|Pmod_OLED_Controller | raw_fft_vld_delay_reg[3] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+---------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    78|
|2     |DSP48E1   |     8|
|3     |DSP48E1_1 |     4|
|4     |LUT1      |    85|
|5     |LUT2      |   209|
|6     |LUT3      |   101|
|7     |LUT4      |    69|
|8     |LUT5      |   194|
|9     |LUT6      |   418|
|10    |MUXF7     |    96|
|11    |MUXF8     |    40|
|12    |RAM64X1D  |    20|
|13    |SRL16E    |     2|
|14    |FDRE      |  1086|
|15    |FDSE      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |  2418|
|2     |  inst         |Pmod_OLED_Controller |  2418|
|3     |    get_dBtnC  |debouncer            |    32|
|4     |    get_dBtnD  |debouncer_0          |    34|
|5     |    get_dBtnU  |debouncer_1          |    31|
|6     |    uut        |OLEDCtrl             |   436|
|7     |      MS_DELAY |delay_ms             |    94|
|8     |      SPI_CTRL |SpiCtrl              |    55|
|9     |      US_DELAY |delay_us             |    56|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 255 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1002.984 ; gain = 236.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1002.984 ; gain = 577.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 103 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1002.984 ; gain = 588.629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/design_1_Pmod_OLED_Controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Pmod_OLED_Controller_0_0, cache-ID = 0c0e335569f28ff8
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fengbin3/TFT_keyboard/TFT.runs/design_1_Pmod_OLED_Controller_0_0_synth_1/design_1_Pmod_OLED_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Pmod_OLED_Controller_0_0_utilization_synth.rpt -pb design_1_Pmod_OLED_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 04:06:04 2024...
