<h1>DIGITAL DESIGN</h1>
<h2>CS F215 (2019-20)</h2>

<h3>Verilog Assignment</h3>

____________________________________________________________________________________________________

<h3>INSTRUCTIONS:-</h3>

1. To compile any particular solution, go to the directory and run the command in terminal.<br>
`iverilog Qx_testbench.v`
2. To view the results after compilation, run the command in terminal.<br>
`vvp a.out`

