 <table style="width:100%">

  <tr>
    <td>#331</td>
    <td>Fill(0, ...) fails with a java exception</td>
  </tr>

  <tr>
    <td>#321</td>
    <td>Support poking large numbers - extension of #318</td>
  </tr>

  <tr>
    <td>#319</td>
    <td>--parallelMakeJobs doesn't understand --targetDir</td>
  </tr>

  <tr>
    <td>#300</td>
    <td>Generated cpp files lack Config substring (C++ backend)</td>
  </tr>

  <tr>
    <td>#298</td>
    <td>Printf() doesn't since the switch to the new Tester</td>
  </tr>

  <tr>
    <td>#295</td>
    <td>Bundle.calcElements calculates too many</td>
  </tr>

  <tr>
    <td>#292</td>
    <td>Vcd varName,stripComponent code emits invalid variable IDs</td>
  </tr>

  <tr>
    <td>#290</td>
    <td>Register with custom clock for a bundle generate wrong verilog</td>
  </tr>

  <tr>
    <td>#286</td>
    <td>Width Inference Issue (width of operations on literals)</td>
  </tr>

  <tr>
    <td>#209</td>
    <td>enerated Verilog repeated wire names (Verilog backend)</td>
  </tr>

  <tr>
    <td>#196</td>
    <td>README Instructions don't let to a working HelloWorld </td>
  </tr>

  <tr>
    <td>#168</td>
    <td>lit as port breaks chisel - flag it as a ChiselError</td>
  </tr>

  <tr>
    <td>#153</td>
    <td>nameIt is way too eager, needs to chill out</td>
  </tr>

  <tr>
    <td>#94</td>
    <td>printf being discarded during elaboration</td>
  </tr>

  <tr>
    <td></td>
    <td>Vtests: fix step</td>
  </tr>

  <tr>
    <td></td>
    <td>Deleted unused ModularCpp backend before more bitrot sets in.</td>
  </tr>

  <tr>
    <td></td>
    <td>Cosmetic/scalastyle fixes - no functional changes.</td>
  </tr>

  <tr>
    <td></td>
    <td>Add support for a constant pool (C++ backend)</td>
  </tr>

  <tr>
    <td></td>
    <td>Add hasSRAM & sramMaxSize for custom transforms</td>
  </tr>

  <tr>
    <td></td>
    <td>Fix naming problems when adding modules in custom transforms</td>
  </tr>

  <tr>
    <td></td>
    <td>Parametrization in custom transforms</td>
  </tr>

  <tr>
    <td></td>
    <td>Fix a binding problem</td>
  </tr>

  <tr>
    <td></td>
    <td>Fixes to --partitionIslands</td>
  </tr>

  <tr>
    <td></td>
    <td>Small changes in parameterization</td>
  </tr>

  <tr>
    <td></td>
    <td>Added "in" operator that can be used when defining constraints. Currently only works for List[Int], Range, and List[Chisel.IntEx]</td>
  </tr>

  <tr>
    <td></td>
    <td>Significant rewrite of the Bundle and Vec code</td>
  </tr>

  <tr>
    <td></td>
    <td>Significant changes to Verilog test code</td>
  </tr>

 </table>
