// Seed: 4248128453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7;
  reg   id_8;
  logic id_9;
  type_14(
      1, !(1), 1
  );
  logic id_10 (
      id_3,
      1,
      id_7
  );
  type_16(
      1, id_9, id_5
  );
  always @(1) begin
    id_4 <= id_8;
  end
  type_17(
      id_7, 1, 1'b0
  );
endmodule
