Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "E:/Code/Xilinx/UCISW/lab5/lab5_zamek_szyforwy/zamek_szyfrowy_testbench_isim_beh.exe" -prj "E:/Code/Xilinx/UCISW/lab5/lab5_zamek_szyforwy/zamek_szyfrowy_testbench_beh.prj" "work.zamek_szyfrowy_testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab5/lab5_zamek_szyforwy/zamak_szyfrowy_modul.vhd" into library work
Parsing VHDL file "E:/Code/Xilinx/UCISW/lab5/lab5_zamek_szyforwy/zamek_szyfrowy_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity zamak_szyfrowy_modul [zamak_szyfrowy_modul_default]
Compiling architecture behavior of entity zamek_szyfrowy_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable E:/Code/Xilinx/UCISW/lab5/lab5_zamek_szyforwy/zamek_szyfrowy_testbench_isim_beh.exe
Fuse Memory Usage: 29824 KB
Fuse CPU Usage: 312 ms
