0.6
2017.2
Jun 15 2017
18:52:51
C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sim/sim_1/impl/timing/system_wrapper_time_impl.v,1512093964,verilog,,,,ADC_v1_0;ADC_v1_0_S00_AXI;Clk_4_Div;DDS_v1_0;DDS_v1_0_S00_AXI;accum;adc;axi_crossbar_v2_1_14_addr_arbiter_sasd;axi_crossbar_v2_1_14_axi_crossbar;axi_crossbar_v2_1_14_crossbar_sasd;axi_crossbar_v2_1_14_decerr_slave;axi_crossbar_v2_1_14_splitter;axi_crossbar_v2_1_14_splitter__parameterized0;axi_protocol_converter_v2_1_13_axi_protocol_converter;axi_protocol_converter_v2_1_13_b2s;axi_protocol_converter_v2_1_13_b2s_ar_channel;axi_protocol_converter_v2_1_13_b2s_aw_channel;axi_protocol_converter_v2_1_13_b2s_b_channel;axi_protocol_converter_v2_1_13_b2s_cmd_translator;axi_protocol_converter_v2_1_13_b2s_cmd_translator_2;axi_protocol_converter_v2_1_13_b2s_incr_cmd;axi_protocol_converter_v2_1_13_b2s_incr_cmd_3;axi_protocol_converter_v2_1_13_b2s_r_channel;axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm;axi_protocol_converter_v2_1_13_b2s_simple_fifo;axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0;axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1;axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2;axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm;axi_protocol_converter_v2_1_13_b2s_wrap_cmd;axi_protocol_converter_v2_1_13_b2s_wrap_cmd_4;axi_register_slice_v2_1_13_axi_register_slice;axi_register_slice_v2_1_13_axic_register_slice;axi_register_slice_v2_1_13_axic_register_slice_1;axi_register_slice_v2_1_13_axic_register_slice__parameterized1;axi_register_slice_v2_1_13_axic_register_slice__parameterized2;axi_register_slice_v2_1_13_axic_register_slice__parameterized7;cdc_sync_0;dds_compiler_v6_0_13;dds_compiler_v6_0_13_core;dds_compiler_v6_0_13_viv;glbl;lpf;pipe_add;proc_sys_reset;processing_system7_v5_5_processing_system7;s00_couplers_imp_11SE3QO;sequence_psr;sin_cos;spi_master;system;system_ADC_0_0;system_Clk_4_Div_0_0;system_ComplementCalibration_0_0;system_DDS_0_1;system_auto_pc_0;system_clk_wiz_0_0;system_clk_wiz_0_0_clk_wiz;system_dds_compiler_0_1;system_processing_system7_0_0;system_ps7_0_axi_periph_0;system_rst_ps7_0_50M_0;system_wrapper;system_xbar_0;upcnt_n;xbip_pipe_v3_0_3_viv_5;xbip_pipe_v3_0_3_viv__parameterized7,,axi_protocol_checker_v1_1_14;axi_vip_v1_0_1;axi_vip_v1_0_2;smartconnect_v1_0;xil_common_vip_v1_0_0,../../../../RCIMS.srcs/sources_1/bd/system/ipshared/1d61/hdl;../../../../RCIMS.srcs/sources_1/bd/system/ipshared/2ad9/hdl;../../../../RCIMS.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog;../../../../RCIMS.srcs/sources_1/bd/system/ipshared/6eb1/hdl;../../../../RCIMS.srcs/sources_1/bd/system/ipshared/7e3a/hdl;../../../../RCIMS.srcs/sources_1/bd/system/ipshared/9c7f,,,,,
