2022-04-22 19:47:04,588 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-04-22 19:47:04,589 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-04-22 19:47:04,589 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-04-22 19:47:04,590 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-04-22 19:47:04,590 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-04-22 19:47:04,591 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-04-22 19:47:04,592 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-04-22 19:47:04,595 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-04-22 19:47:04,595 DEBUG disassembler __init__ Disassembler object initialized
2022-04-22 19:47:04,596 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-04-22 19:47:04,609 DEBUG disassembler disassemble Disassembler exit status: 0
2022-04-22 19:47:04,610 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-04-22 19:47:04,611 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-04-22 19:47:04,612 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-04-22 19:47:04,613 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-04-22 19:47:04,614 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-04-22 19:47:04,614 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-04-22 19:47:04,617 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-04-22 19:47:04,618 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-04-22 19:47:04,621 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-04-22 19:47:04,621 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-04-22 19:47:04,625 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-04-22 19:47:04,625 DEBUG package_zipper __init__ PackageZipper object initialized
2022-04-22 19:47:04,627 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-04-22 19:47:04,628 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-04-22 19:47:04,628 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-04-22 19:47:04,629 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-04-22 19:47:04,629 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-04-22 19:47:04,630 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-04-22 19:47:04,631 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-04-22 19:47:04,632 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-04-22 19:47:04,634 WARNING package_zipper zip_vhdl Created zip _[1].zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\\generated_vhdl containing 8 files
