I 000051 55 1980          1714123478645 Behavioral
(_unit VHDL(clock 0 6(behavioral 0 27))
	(_version vef)
	(_time 1714123478646 2024.04.26 12:54:38)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 51045552030653475602130b035702570757525703)
	(_coverage d)
	(_ent
		(_time 1714123414575)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_clock -1 0 10(_ent(_in))))
		(_port(_int set_alarm -1 0 11(_ent(_in))))
		(_port(_int stop_alarm -1 0 12(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 13(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 13(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 14(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 14(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 15(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 15(_ent(_in))))
		(_port(_int alarm_signal -1 0 16(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 21(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 22(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 23(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 20(_record(seconds 3)(minutes 4)(hours 5))))
		(_sig(_int current_time 6 0 29(_arch(_uni))))
		(_sig(_int alarm_time 6 0 30(_arch(_uni))))
		(_sig(_int alarm_out -1 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(9(2))(9(1))(9(0))(9)(10)(11)(8))(_sens(0)(1))(_read(9)(10)(2)(3)(4)(5)(6)(7)))))
			(line__77(_arch 1 0 77(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1980          1714123740441 Behavioral
(_unit VHDL(clock 0 6(behavioral 0 27))
	(_version vef)
	(_time 1714123740442 2024.04.26 12:59:00)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code f5a0f3a5a3a2f7e3f2a6b7afa7f3a6f3a3f3f6f3a7)
	(_coverage d)
	(_ent
		(_time 1714123414575)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_clock -1 0 10(_ent(_in))))
		(_port(_int set_alarm -1 0 11(_ent(_in))))
		(_port(_int stop_alarm -1 0 12(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 13(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 13(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 14(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 14(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 15(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 15(_ent(_in))))
		(_port(_int alarm_signal -1 0 16(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 21(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 22(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 23(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 20(_record(seconds 3)(minutes 4)(hours 5))))
		(_sig(_int current_time 6 0 29(_arch(_uni))))
		(_sig(_int alarm_time 6 0 30(_arch(_uni))))
		(_sig(_int alarm_out -1 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(9(2))(9(1))(9(0))(9)(10)(11)(8))(_sens(0)(1))(_read(9)(10)(2)(3)(4)(5)(6)(7)))))
			(line__77(_arch 1 0 77(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1980          1714123761858 Behavioral
(_unit VHDL(clock 0 6(behavioral 0 27))
	(_version vef)
	(_time 1714123761859 2024.04.26 12:59:21)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code a3a4a9f4f3f4a1b5a4f0e1f9f1a5f0a5f5a5a0a5f1)
	(_coverage d)
	(_ent
		(_time 1714123414575)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int set_clock -1 0 10(_ent(_in))))
		(_port(_int set_alarm -1 0 11(_ent(_in))))
		(_port(_int stop_alarm -1 0 12(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 13(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 13(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 14(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 14(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 15(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 15(_ent(_in))))
		(_port(_int alarm_signal -1 0 16(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 21(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 22(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 23(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 20(_record(seconds 3)(minutes 4)(hours 5))))
		(_sig(_int current_time 6 0 29(_arch(_uni))))
		(_sig(_int alarm_time 6 0 30(_arch(_uni))))
		(_sig(_int alarm_out -1 0 33(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(9(2))(9(1))(9(0))(9)(10)(11)(8))(_sens(0)(1))(_read(9)(10)(2)(3)(4)(5)(6)(7)))))
			(line__77(_arch 1 0 77(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 2 -1)
)
I 000043 55 2297          1714123761893 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714123761894 2024.04.26 12:59:21)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code d2d4df80d286d0c4d5819188d5d4d1d480d5d6d4d0)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714123761907 2024.04.26 12:59:21)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code d2d5d880d68581c784d1c68881d784d4d1d481d484)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000043 55 2297          1714124547721 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714124547722 2024.04.26 13:12:27)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 67616467623365716034243d606164613560636165)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714124547743 2024.04.26 13:12:27)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 76717277762125632075622c257320707570257020)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000043 55 2692          1714124558923 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714124558924 2024.04.26 13:12:38)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a292d2e797e283c2d7969702d2c292c782d2e2c28)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
			(_port
				((clk)(clk))
				((reset)(reset))
				((set_clock)(set_clock))
				((set_alarm)(set_alarm))
				((stop_alarm)(stop_alarm))
				((setting_time_seconds)(setting_time_seconds))
				((setting_time_minutes)(setting_time_minutes))
				((setting_time_hours)(setting_time_hours))
				((alarm_signal)(alarm_signal))
				((clock_minutes)(_open))
				((clock_hours)(_open))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714124558931 2024.04.26 13:12:38)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a282a2e7d7d793f7c293e70792f7c2c292c792c7c)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000043 55 2692          1714124644616 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714124644617 2024.04.26 13:14:04)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code f1fff4a1f2a5f3e7f6a2b2abf6f7f2f7a3f6f5f7f3)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
			(_port
				((clk)(clk))
				((reset)(reset))
				((set_clock)(set_clock))
				((set_alarm)(set_alarm))
				((stop_alarm)(stop_alarm))
				((setting_time_seconds)(setting_time_seconds))
				((setting_time_minutes)(setting_time_minutes))
				((setting_time_hours)(setting_time_hours))
				((alarm_signal)(alarm_signal))
				((clock_minutes)(_open))
				((clock_hours)(_open))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714124644631 2024.04.26 13:14:04)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 010e0007065652145702155b520457070207520757)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000043 55 2692          1714125546100 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714125546101 2024.04.26 13:29:06)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 5d5f5a5e0b095f4b5a0e1e075a5b5e5b0f5a595b5f)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
			(_port
				((clk)(clk))
				((reset)(reset))
				((set_clock)(set_clock))
				((set_alarm)(set_alarm))
				((stop_alarm)(stop_alarm))
				((setting_time_seconds)(setting_time_seconds))
				((setting_time_minutes)(setting_time_minutes))
				((setting_time_hours)(setting_time_hours))
				((alarm_signal)(alarm_signal))
				((clock_minutes)(_open))
				((clock_hours)(_open))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714125546109 2024.04.26 13:29:06)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 5d5e5d5e0f0a0e480b5e49070e580b5b5e5b0e5b0b)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714125580677 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125580678 2024.04.26 13:29:40)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 6f3d3d6f6a386d7969612d353d693c6939696c693d)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__167(_arch 1 0 167(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__173(_arch 3 0 173(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2692          1714125580739 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714125580740 2024.04.26 13:29:40)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code aefdfbf9f9faacb8a9fdedf4a9a8ada8fca9aaa8ac)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
			(_port
				((clk)(clk))
				((reset)(reset))
				((set_clock)(set_clock))
				((set_alarm)(set_alarm))
				((stop_alarm)(stop_alarm))
				((setting_time_seconds)(setting_time_seconds))
				((setting_time_minutes)(setting_time_minutes))
				((setting_time_hours)(setting_time_hours))
				((alarm_signal)(alarm_signal))
				((clock_minutes)(_open))
				((clock_hours)(_open))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 83 (tb_clock))
	(_version vef)
	(_time 1714125580743 2024.04.26 13:29:40)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code aefcfcf9fdf9fdbbf8adbaf4fdabf8a8ada8fda8f8)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714125583338 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125583339 2024.04.26 13:29:43)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code d083d7828387d2c6d6de928a82d683d686d6d3d682)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__167(_arch 1 0 167(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__173(_arch 3 0 173(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2692          1714125583389 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714125583390 2024.04.26 13:29:43)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code ffadffafababfde9f8acbca5f8f9fcf9adf8fbf9fd)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst dut 0 37(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
		)
		(_use(_ent . clock)
			(_port
				((clk)(clk))
				((reset)(reset))
				((set_clock)(set_clock))
				((set_alarm)(set_alarm))
				((stop_alarm)(stop_alarm))
				((setting_time_seconds)(setting_time_seconds))
				((setting_time_minutes)(setting_time_minutes))
				((setting_time_hours)(setting_time_hours))
				((alarm_signal)(alarm_signal))
				((clock_minutes)(_open))
				((clock_hours)(_open))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 22(_arch(_uni))))
		(_sig(_int set_clock -1 0 23(_arch(_uni))))
		(_sig(_int set_alarm -1 0 24(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 25(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 26(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 27(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 28(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 29(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 31(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 32(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 33(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(9))(_sens(9)(10)))))
			(line__52(_arch 1 0 52(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(9)))))
			(stimuli(_arch 2 0 54(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 176 (tb_clock))
	(_version vef)
	(_time 1714125645226 2024.04.26 13:30:45)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 83d1868d86d4d096d58097d9d086d5858085d085d5)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000043 55 2768          1714125669582 tb
(_unit VHDL(tb_clock 0 4(tb 0 94))
	(_version vef)
	(_time 1714125669583 2024.04.26 13:31:09)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code aaaeabfdf9fea8bcaca8e9f0adaca9acf8adaeaca8)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int reset -1 0 98(_ent (_in))))
				(_port(_int set_clock -1 0 99(_ent (_in))))
				(_port(_int set_alarm -1 0 100(_ent (_in))))
				(_port(_int stop_alarm -1 0 101(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 102(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 103(_ent (_in))))
				(_port(_int setting_time_hours -2 0 104(_ent (_in))))
				(_port(_int alarm_signal -1 0 105(_ent (_out))))
				(_port(_int clock_minutes 0 0 106(_ent (_out))))
				(_port(_int clock_hours 0 0 107(_ent (_out))))
			)
		)
	)
	(_inst dut 0 128(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 110(_arch(_uni))))
		(_sig(_int reset -1 0 111(_arch(_uni))))
		(_sig(_int set_clock -1 0 112(_arch(_uni))))
		(_sig(_int set_alarm -1 0 113(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 114(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 115(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 116(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 117(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 119(_arch(_uni))))
		(_sig(_int clock_hours 1 0 120(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 122(_arch((ns 4652007308841189376)))))
		(_sig(_int TbClock -1 0 123(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 124(_arch(_uni((i 2))))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__145(_arch 1 0 145(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 147(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 176 (tb_clock))
	(_version vef)
	(_time 1714125669600 2024.04.26 13:31:09)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code babfbceeedede9afecb9aee0e9bfecbcb9bce9bcec)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714125743201 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125743202 2024.04.26 13:32:23)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 4340454113144155454d0119114510451545404511)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__167(_arch 1 0 167(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__173(_arch 3 0 173(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2768          1714125743259 tb
(_unit VHDL(tb_clock 0 4(tb 0 94))
	(_version vef)
	(_time 1714125743260 2024.04.26 13:32:23)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 8280838c82d680948480c1d885848184d085868480)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int reset -1 0 98(_ent (_in))))
				(_port(_int set_clock -1 0 99(_ent (_in))))
				(_port(_int set_alarm -1 0 100(_ent (_in))))
				(_port(_int stop_alarm -1 0 101(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 102(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 103(_ent (_in))))
				(_port(_int setting_time_hours -2 0 104(_ent (_in))))
				(_port(_int alarm_signal -1 0 105(_ent (_out))))
				(_port(_int clock_minutes 0 0 106(_ent (_out))))
				(_port(_int clock_hours 0 0 107(_ent (_out))))
			)
		)
	)
	(_inst dut 0 128(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 110(_arch(_uni))))
		(_sig(_int reset -1 0 111(_arch(_uni))))
		(_sig(_int set_clock -1 0 112(_arch(_uni))))
		(_sig(_int set_alarm -1 0 113(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 114(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 115(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 116(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 117(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 119(_arch(_uni))))
		(_sig(_int clock_hours 1 0 120(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 122(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 123(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 124(_arch(_uni((i 2))))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__145(_arch 1 0 145(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 147(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 176 (tb_clock))
	(_version vef)
	(_time 1714125743272 2024.04.26 13:32:23)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 8281848c86d5d197d48196d8d187d4848184d184d4)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714125746023 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125746024 2024.04.26 13:32:26)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 4040434213174256464e021a124613461646434612)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__167(_arch 1 0 167(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__173(_arch 3 0 173(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2768          1714125746074 tb
(_unit VHDL(tb_clock 0 4(tb 0 94))
	(_version vef)
	(_time 1714125746075 2024.04.26 13:32:26)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 7e7f7a7f292a7c68787c3d2479787d782c797a787c)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 97(_ent (_in))))
				(_port(_int reset -1 0 98(_ent (_in))))
				(_port(_int set_clock -1 0 99(_ent (_in))))
				(_port(_int set_alarm -1 0 100(_ent (_in))))
				(_port(_int stop_alarm -1 0 101(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 102(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 103(_ent (_in))))
				(_port(_int setting_time_hours -2 0 104(_ent (_in))))
				(_port(_int alarm_signal -1 0 105(_ent (_out))))
				(_port(_int clock_minutes 0 0 106(_ent (_out))))
				(_port(_int clock_hours 0 0 107(_ent (_out))))
			)
		)
	)
	(_inst dut 0 128(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 110(_arch(_uni))))
		(_sig(_int reset -1 0 111(_arch(_uni))))
		(_sig(_int set_clock -1 0 112(_arch(_uni))))
		(_sig(_int set_alarm -1 0 113(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 114(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 115(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 116(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 117(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 119(_arch(_uni))))
		(_sig(_int clock_hours 1 0 120(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 122(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 123(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 124(_arch(_uni((i 2))))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__145(_arch 1 0 145(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 147(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 176 (tb_clock))
	(_version vef)
	(_time 1714125746079 2024.04.26 13:32:26)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 7e7e7d7f2d292d6b287d6a242d7b28787d782d7828)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714125943243 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125943244 2024.04.26 13:35:43)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code a2a2a3f5f3f5a0b4a4ade0f8f0a4f1a4f4a4a1a4f0)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__168(_arch 1 0 168(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__171(_arch 2 0 171(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2504          1714125945236 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714125945237 2024.04.26 13:35:45)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 7272207323257064747d3028207421742474717420)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__168(_arch 1 0 168(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__171(_arch 2 0 171(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714125945282 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714125945283 2024.04.26 13:35:45)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code a1a0f4f6a2f5a3b7a7a3e2fba6a7a2a7f3a6a5a7a3)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 301 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 89 (tb_clock))
	(_version vef)
	(_time 1714125945296 2024.04.26 13:35:45)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code b1b1e3e5b6e6e2a4e7b2a5ebe2b4e7b7b2b7e2b7e7)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2504          1714126154001 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 117))
	(_version vef)
	(_time 1714126154002 2024.04.26 13:39:13)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code f0fffaa0a3a7f2e6f6ffb2aaa2f6a3f6a6f6f3f6a2)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 119(_arch(_uni))))
		(_sig(_int alarm_time 7 0 120(_arch(_uni))))
		(_sig(_int alarm_out -1 0 123(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__168(_arch 1 0 168(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__171(_arch 2 0 171(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126154050 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126154051 2024.04.26 13:39:14)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 1f114a184b4b1d091a115c4518191c194d181b191d)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126154066 2024.04.26 13:39:14)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 2e217c2a7d797d3b782d3a747d2b78282d287d2878)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2492          1714126320699 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126320700 2024.04.26 13:42:00)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 1f1b19181a481d0919105d454d194c1949191c194d)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126320763 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126320764 2024.04.26 13:42:00)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 5e5b5f5d090a5c485b501d0459585d580c595a585c)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126320768 2024.04.26 13:42:00)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 5e5a585d0d090d4b085d4a040d5b08585d580d5808)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2492          1714126321590 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126321591 2024.04.26 13:42:01)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 9a9e919598cd988c9c95d8c0c89cc99ccc9c999cc8)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13)(8))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126321643 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126321644 2024.04.26 13:42:01)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code c9ccc59cc29dcbdfccc78a93cecfcacf9bcecdcfcb)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126321647 2024.04.26 13:42:01)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code c9cdc29cc69e9adc9fcadd939acc9fcfcacf9acf9f)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126411841 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126411842 2024.04.26 13:43:31)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 242a2e2073732632222b667e762277227222272276)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126411900 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126411901 2024.04.26 13:43:31)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 626d6f6262366074676c2138656461643065666460)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126411904 2024.04.26 13:43:31)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 626c68626635317734617638316734646164316434)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126413877 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126413878 2024.04.26 13:43:33)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 131c111443441105151c5149411540154515101541)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(0 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126413928 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126413929 2024.04.26 13:43:33)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 424c474042164054474c0118454441441045464440)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126413933 2024.04.26 13:43:33)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 515e5352560602440752450b025407575257025707)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126539402 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126539403 2024.04.26 13:45:39)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 6e6f3f6e68396c7868612c343c683d6838686d683c)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126539455 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126539456 2024.04.26 13:45:39)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 9d9dcb92cbc99f8b9893dec79a9b9e9bcf9a999b9f)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 109 (tb_clock))
	(_version vef)
	(_time 1714126539460 2024.04.26 13:45:39)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code adacfcfafffafeb8fbaeb9f7fea8fbabaeabfeabfb)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126664881 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126664882 2024.04.26 13:47:44)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 8b8b8d858adc899d8d84c9d1d98dd88ddd8d888dd9)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126664933 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126664934 2024.04.26 13:47:44)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code c9c8c89cc29dcbdfccc68a93cecfcacf9bcecdcfcb)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 110 (tb_clock))
	(_version vef)
	(_time 1714126664946 2024.04.26 13:47:44)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code c9c9cf9cc69e9adc9fcadd939acc9fcfcacf9acf9f)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126666165 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126666166 2024.04.26 13:47:46)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 8c8cde828cdb8e9a8a83ced6de8adf8ada8a8f8ade)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126666217 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126666218 2024.04.26 13:47:46)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code cbca9e9e9b9fc9ddcec48891cccdc8cd99cccfcdc9)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 110 (tb_clock))
	(_version vef)
	(_time 1714126666221 2024.04.26 13:47:46)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code cbcb999e9f9c98de9dc8df9198ce9dcdc8cd98cd9d)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126669191 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126669192 2024.04.26 13:47:49)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 6362666333346175656c2139316530653565606531)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126669239 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126669240 2024.04.26 13:47:49)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 9292909d92c69084979dd1c895949194c095969490)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 110 (tb_clock))
	(_version vef)
	(_time 1714126669244 2024.04.26 13:47:49)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 9293979d96c5c187c49186c8c197c4949194c194c4)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 2489          1714126745711 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126745712 2024.04.26 13:49:05)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code 57005554030055415158150d055104510151545105)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(2)(3)(4)(5)(6)(7)(11)(12)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
I 000043 55 2737          1714126745764 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126745765 2024.04.26 13:49:05)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 86d0838882d284908389c5dc81808580d481828084)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
I 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 110 (tb_clock))
	(_version vef)
	(_time 1714126745777 2024.04.26 13:49:05)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code 95c2979a96c2c680c39681cfc690c3939693c693c3)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000051 55 2489          1714126811327 Behavioral
(_unit VHDL(clock 0 94(behavioral 0 31))
	(_version vef)
	(_time 1714126811328 2024.04.26 13:50:11)
	(_source(\../src/clock_with_alarm.vhd\))
	(_parameters dbg tan)
	(_code a0f7a2f7f3f7a2b6a6afe2faf2a6f3a6f6a6a3a6f2)
	(_coverage d)
	(_ent
		(_time 1714125513467)
	)
	(_object
		(_port(_int clk -1 0 96(_ent(_in)(_event))))
		(_port(_int reset -1 0 97(_ent(_in))))
		(_port(_int set_clock -1 0 98(_ent(_in))))
		(_port(_int set_alarm -1 0 99(_ent(_in))))
		(_port(_int stop_alarm -1 0 100(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~12 0 101(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_seconds 0 0 101(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~59~121 0 102(_scalar (_to i 0 i 59))))
		(_port(_int setting_time_minutes 1 0 102(_ent(_in))))
		(_type(_int ~NATURAL~range~0~to~23~12 0 103(_scalar (_to i 0 i 23))))
		(_port(_int setting_time_hours 2 0 103(_ent(_in))))
		(_port(_int alarm_signal -1 0 104(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 105(_array -1((_dto i 7 i 0)))))
		(_port(_int clock_minutes 3 0 105(_ent(_out))))
		(_port(_int clock_hours 3 0 106(_ent(_out))))
		(_type(_int ~NATURAL~range~0~to~59~122 0 111(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~59~123 0 112(_scalar (_to i 0 i 59))))
		(_type(_int ~NATURAL~range~0~to~23~124 0 113(_scalar (_to i 0 i 23))))
		(_type(_int time_type 0 110(_record(seconds 4)(minutes 5)(hours 6))))
		(_sig(_int current_time 7 0 33(_arch(_uni))))
		(_sig(_int alarm_time 7 0 34(_arch(_uni))))
		(_sig(_int alarm_out -1 0 37(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_simple)(_trgt(11(2))(11(1))(11(0))(11)(12)(13))(_sens(0)(1))(_read(11)(12)(2)(3)(4)(5)(6)(7)))))
			(line__82(_arch 1 0 82(_assignment(_alias((alarm_signal)(alarm_out)))(_simpleassign BUF)(_trgt(8))(_sens(13)))))
			(line__85(_arch 2 0 85(_assignment(_trgt(9))(_sens(11(1)))(_mon)(_read(11)))))
			(line__88(_arch 3 0 88(_assignment(_trgt(10))(_sens(11(2)))(_mon)(_read(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(1 0 0)
		(0 0 0)
	)
	(_model . Behavioral 4 -1)
)
V 000043 55 2737          1714126811385 tb
(_unit VHDL(tb_clock 0 4(tb 0 7))
	(_version vef)
	(_time 1714126811386 2024.04.26 13:50:11)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code cf99ca9a9b9bcdd9ca9b8c95c8c9ccc99dc8cbc9cd)
	(_coverage d)
	(_ent
		(_time 1714123740476)
	)
	(_comp
		(clock
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
				(_port(_int set_clock -1 0 12(_ent (_in))))
				(_port(_int set_alarm -1 0 13(_ent (_in))))
				(_port(_int stop_alarm -1 0 14(_ent (_in))))
				(_port(_int setting_time_seconds -2 0 15(_ent (_in))))
				(_port(_int setting_time_minutes -2 0 16(_ent (_in))))
				(_port(_int setting_time_hours -2 0 17(_ent (_in))))
				(_port(_int alarm_signal -1 0 18(_ent (_out))))
				(_port(_int clock_minutes 0 0 19(_ent (_out))))
				(_port(_int clock_hours 0 0 20(_ent (_out))))
			)
		)
	)
	(_inst dut 0 41(_comp clock)
		(_port
			((clk)(clk))
			((reset)(reset))
			((set_clock)(set_clock))
			((set_alarm)(set_alarm))
			((stop_alarm)(stop_alarm))
			((setting_time_seconds)(setting_time_seconds))
			((setting_time_minutes)(setting_time_minutes))
			((setting_time_hours)(setting_time_hours))
			((alarm_signal)(alarm_signal))
			((clock_minutes)(clock_minutes))
			((clock_hours)(clock_hours))
		)
		(_use(_ent . clock)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int set_clock -1 0 25(_arch(_uni))))
		(_sig(_int set_alarm -1 0 26(_arch(_uni))))
		(_sig(_int stop_alarm -1 0 27(_arch(_uni))))
		(_sig(_int setting_time_seconds -2 0 28(_arch(_uni))))
		(_sig(_int setting_time_minutes -2 0 29(_arch(_uni))))
		(_sig(_int setting_time_hours -2 0 30(_arch(_uni))))
		(_sig(_int alarm_signal -1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int clock_minutes 1 0 32(_arch(_uni))))
		(_sig(_int clock_hours 1 0 33(_arch(_uni))))
		(_cnst(_int TbPeriod -3 0 35(_arch((ns 4621819117588971520)))))
		(_sig(_int TbClock -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int TbSimEnded -1 0 37(_arch(_uni((i 2))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_trgt(11))(_sens(11)(12)))))
			(line__58(_arch 1 0 58(_assignment(_alias((clk)(TbClock)))(_simpleassign BUF)(_trgt(0))(_sens(11)))))
			(stimuli(_arch 2 0 60(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6)(7)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . tb 3 -1)
)
V 000031 55 302 0 cfg_tb_clock
(_configuration VHDL (cfg_tb_clock 0 112 (tb_clock))
	(_version vef)
	(_time 1714126811397 2024.04.26 13:50:11)
	(_source(\../src/TestBench/clock_TB.vhd\))
	(_parameters dbg tan)
	(_code df88dd8d8f888cca89dccb858cda89d9dcd98cd989)
	(_arch tb
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
