{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575056538184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575056538184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:42:17 2019 " "Processing started: Fri Nov 29 16:42:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575056538184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056538184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056538185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575056538559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575056538560 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "first_nios2_system.qsys " "Elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056549482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:34 Progress: Loading nios2_quartus2_project_restored/first_nios2_system.qsys " "2019.11.29.17:42:34 Progress: Loading nios2_quartus2_project_restored/first_nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056554213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:34 Progress: Reading input file " "2019.11.29.17:42:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056554695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:34 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.11.29.17:42:34 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056554813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:35 Progress: Parameterizing module clk_0 " "2019.11.29.17:42:35 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056555702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:35 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2019.11.29.17:42:35 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056555703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module cpu " "2019.11.29.17:42:36 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.11.29.17:42:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module jtag_uart " "2019.11.29.17:42:36 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2019.11.29.17:42:36 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module led_pio " "2019.11.29.17:42:36 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2019.11.29.17:42:36 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module onchip_mem " "2019.11.29.17:42:36 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding sw_pio \[altera_avalon_pio 18.1\] " "2019.11.29.17:42:36 Progress: Adding sw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module sw_pio " "2019.11.29.17:42:36 Progress: Parameterizing module sw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2019.11.29.17:42:36 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module sys_clk_timer " "2019.11.29.17:42:36 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2019.11.29.17:42:36 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing module sysid " "2019.11.29.17:42:36 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Building connections " "2019.11.29.17:42:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Parameterizing connections " "2019.11.29.17:42:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:36 Progress: Validating " "2019.11.29.17:42:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056556780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.29.17:42:37 Progress: Done reading input file " "2019.11.29.17:42:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557216 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "First_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects " "First_nios2_system.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "First_nios2_system.sw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated. " "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056557528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH " "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056558563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'first_nios2_system_cpu' " "Cpu: Starting RTL generation for module 'first_nios2_system_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056562778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=/tmp/alt8229_7657813327262691119.dir/0002_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64 --verilog --config=/tmp/alt8229_7657813327262691119.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=/tmp/alt8229_7657813327262691119.dir/0002_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64 --verilog --config=/tmp/alt8229_7657813327262691119.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056562778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:43 (*) Starting Nios II generation " "Cpu: # 2019.11.29 16:42:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:43 (*)   Checking for plaintext license. " "Cpu: # 2019.11.29 16:42:43 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64 " "Cpu: # 2019.11.29 16:42:44 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.29 16:42:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Plaintext license not found. " "Cpu: # 2019.11.29 16:42:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.29 16:42:44 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64 " "Cpu: # 2019.11.29 16:42:44 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA/18.1/quartus/linux64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.29 16:42:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:45 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.11.29 16:42:45 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:45 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.29 16:42:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:45 (*)   Creating all objects for CPU " "Cpu: # 2019.11.29 16:42:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:45 (*)     Pipeline frontend " "Cpu: # 2019.11.29 16:42:45 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:46 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.29 16:42:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:48 (*)   Creating encrypted RTL " "Cpu: # 2019.11.29 16:42:48 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.29 16:42:49 (*) Done Nios II generation " "Cpu: # 2019.11.29 16:42:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'first_nios2_system_cpu' " "Cpu: Done RTL generation for module 'first_nios2_system_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"first_nios2_system\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"first_nios2_system\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=/tmp/alt8229_7657813327262691119.dir/0003_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0003_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=/tmp/alt8229_7657813327262691119.dir/0003_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0003_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=/tmp/alt8229_7657813327262691119.dir/0004_led_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=/tmp/alt8229_7657813327262691119.dir/0004_led_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0004_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=/tmp/alt8229_7657813327262691119.dir/0005_onchip_mem_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0005_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=/tmp/alt8229_7657813327262691119.dir/0005_onchip_mem_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0005_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Starting RTL generation for module 'first_nios2_system_sw_pio' " "Sw_pio: Starting RTL generation for module 'first_nios2_system_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_sw_pio --dir=/tmp/alt8229_7657813327262691119.dir/0006_sw_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0006_sw_pio_gen//first_nios2_system_sw_pio_component_configuration.pl  --do_build_sim=0  \] " "Sw_pio:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_sw_pio --dir=/tmp/alt8229_7657813327262691119.dir/0006_sw_pio_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0006_sw_pio_gen//first_nios2_system_sw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: Done RTL generation for module 'first_nios2_system_sw_pio' " "Sw_pio: Done RTL generation for module 'first_nios2_system_sw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"sw_pio\" " "Sw_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"sw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=/tmp/alt8229_7657813327262691119.dir/0007_sys_clk_timer_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0007_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=/tmp/alt8229_7657813327262691119.dir/0007_sys_clk_timer_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8229_7657813327262691119.dir/0007_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056569990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056570665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056570736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056570797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056570880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056570947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Done \"first_nios2_system\" with 31 modules, 49 files " "First_nios2_system: Done \"first_nios2_system\" with 31 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056571911 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "first_nios2_system.qsys " "Finished elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056572992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_quartus2_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_quartus2_project-bdf_type " "Found design unit 1: nios2_quartus2_project-bdf_type" {  } { { "nios2_quartus2_project.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573551 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/first_nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/first_nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573576 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573580 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056573586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056573586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574380 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574380 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574380 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574380 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0 " "Found entity 1: first_nios2_system_mm_interconnect_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574393 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router " "Found entity 2: first_nios2_system_mm_interconnect_0_router" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574394 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_001 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574395 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_002 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575056574396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574396 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_004 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_004" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sw_pio " "Found entity 1: first_nios2_system_sw_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056574403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056574403 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1812) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575056574416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1814) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575056574416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1972) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575056574416 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2802) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1575056574419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575056574545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:u0 " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:u0\"" {  } { { "nios2_quartus2_project.vhd" "u0" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056574641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:u0\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "cpu" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056574726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_test_bench first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_test_bench\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_test_bench" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056574975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_data_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_ic_data_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_data" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 5779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575455 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056575455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkf1 " "Found entity 1: altsyncram_rkf1" {  } { { "db/altsyncram_rkf1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_rkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056575515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056575515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkf1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated " "Elaborating entity \"altsyncram_rkf1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_tag_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_tag" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 5845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575804 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056575804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28k1 " "Found entity 1: altsyncram_28k1" {  } { { "db/altsyncram_28k1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_28k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056575840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056575840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28k1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_28k1:auto_generated " "Elaborating entity \"altsyncram_28k1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_28k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_a_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_a" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056575959 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056575959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71k1 " "Found entity 1: altsyncram_71k1" {  } { { "db/altsyncram_71k1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_71k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056575996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056575996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71k1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_71k1:auto_generated " "Elaborating entity \"altsyncram_71k1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_71k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056575996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_b_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_b" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576126 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056576126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81k1 " "Found entity 1: altsyncram_81k1" {  } { { "db/altsyncram_81k1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_81k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056576164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056576164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81k1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated " "Elaborating entity \"altsyncram_81k1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_nios2_oci\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 7081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_debug first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_debug" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576378 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056576378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_ocimem first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_ocimem" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ociram_sp_ram_module first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ociram_sp_ram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056576590 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056576590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7nb1 " "Found entity 1: altsyncram_7nb1" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_7nb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056576626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056576626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7nb1 first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7nb1:auto_generated " "Elaborating entity \"altsyncram_7nb1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_7nb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_avalon_reg first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_avalon_reg" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_break first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_break" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_xbrk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_xbrk" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dbrk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dbrk" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056576981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_itrace first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dtrace first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dtrace" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_td_mode first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo_cnt_inc first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_oci_test_bench first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench " "Elaborating entity \"first_nios2_system_cpu_oci_test_bench\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577614 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "first_nios2_system_cpu_oci_test_bench " "Entity \"first_nios2_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1575056577615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_pib first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_pib" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_im first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_im" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_wrapper first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_jtag_debug_module_wrapper" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_tck first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_tck" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_sysclk first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_sysclk" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "first_nios2_system_cpu_jtag_debug_module_phy" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056577881 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056577881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577882 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056577885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"first_nios2_system_jtag_uart\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "jtag_uart" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_w first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_w\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_w" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "wfifo" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056578686 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056578686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056578845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056578845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_r first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_r\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_r" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056578853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "first_nios2_system_jtag_uart_alt_jtag_atlantic" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579169 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056579169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio first_nios2_system:u0\|first_nios2_system_led_pio:led_pio " "Elaborating entity \"first_nios2_system_led_pio\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_led_pio:led_pio\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "led_pio" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"first_nios2_system_onchip_mem\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "onchip_mem" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "the_altsyncram" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575056579282 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575056579282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vj1 " "Found entity 1: altsyncram_3vj1" {  } { { "db/altsyncram_3vj1.tdf" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/altsyncram_3vj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056579318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056579318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vj1 first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3vj1:auto_generated " "Elaborating entity \"altsyncram_3vj1\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3vj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sw_pio first_nios2_system:u0\|first_nios2_system_sw_pio:sw_pio " "Elaborating entity \"first_nios2_system_sw_pio\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sw_pio:sw_pio\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sw_pio" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer first_nios2_system:u0\|first_nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_nios2_system_sys_clk_timer\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sys_clk_timer" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid first_nios2_system:u0\|first_nios2_system_sysid:sysid " "Elaborating entity \"first_nios2_system_sysid\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_sysid:sysid\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sysid" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "mm_interconnect_0" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_default_decode first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_001" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001_default_decode first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_002" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002_default_decode first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_004" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004_default_decode first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux_001 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux_002 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux_002 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056579996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux_001 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:u0\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:u0\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "irq_mapper" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "rst_controller" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/first_nios2_system.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056580083 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_first_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_first_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1575056581004 "|nios2_quartus2_project|first_nios2_system:u0|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575056581465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.29.17:43:06 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl " "2019.11.29.17:43:06 Progress: Loading slde92cdb6f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056586314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056588961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056589163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056590921 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575056591584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde92cdb6f/alt_sld_fab.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056591972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056591972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056592120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056592121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056592247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592392 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056592392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/slde92cdb6f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575056592522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056592522 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575056597216 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4826 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 352 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4544 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4835 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4571 -1 0 } } { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 398 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 762 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 4867 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 6293 -1 0 } } { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575056597352 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575056597352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056598848 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575056600834 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575056600947 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575056600947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056601138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056602156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575056603732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575056603732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3087 " "Implemented 3087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575056604556 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575056604556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2875 " "Implemented 2875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575056604556 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575056604556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575056604556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575056604592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:43:24 2019 " "Processing ended: Fri Nov 29 16:43:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575056604592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575056604592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575056604592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575056604592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575056606526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575056606526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:43:25 2019 " "Processing started: Fri Nov 29 16:43:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575056606526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575056606526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575056606526 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575056606906 ""}
{ "Info" "0" "" "Project  = nios2_quartus2_project" {  } {  } 0 0 "Project  = nios2_quartus2_project" 0 0 "Fitter" 0 0 1575056606907 ""}
{ "Info" "0" "" "Revision = nios2_quartus2_project" {  } {  } 0 0 "Revision = nios2_quartus2_project" 0 0 "Fitter" 0 0 1575056606907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575056607101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575056607101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_quartus2_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"nios2_quartus2_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575056607201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575056607322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575056607322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575056607943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575056608426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575056608426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 9192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575056608457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 9194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575056608457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 9196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575056608457 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 9198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575056608457 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575056608457 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575056608457 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575056608470 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575056609127 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056610723 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575056610723 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575056610760 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1575056610761 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575056610762 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc " "Reading SDC File: '/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575056610770 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056610859 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056610859 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056610859 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056610859 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056610859 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1575056610859 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575056610860 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575056610871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575056610871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575056610871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575056610871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575056610871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575056611360 ""}  } { { "nios2_quartus2_project.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 9176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575056611360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575056611360 ""}  } { { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 8724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575056611360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "first_nios2_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node first_nios2_system:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575056611360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "first_nios2_system:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node first_nios2_system:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575056611360 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:u0\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575056611360 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575056611360 ""}  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575056611360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575056612112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575056612118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575056612119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575056612127 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575056612136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575056612145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575056612145 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575056612151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575056612404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575056612410 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575056612410 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575056613182 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575056613262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575056616039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575056616921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575056617002 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575056619587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575056619588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575056620494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575056626284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575056626284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575056627140 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575056627140 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575056627140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575056627142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.29 " "Total time spent on timing analysis during the Fitter is 2.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575056627391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575056627433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575056628045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575056628047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575056628573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575056630013 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575056631019 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "nios2_quartus2_project.vhd" "" { Text "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Downloads/nios2_quartus2_project_restored/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575056631047 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575056631047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/nios2_quartus2_project_restored/nios2_quartus2_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575056631321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1767 " "Peak virtual memory: 1767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575056632136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:43:52 2019 " "Processing ended: Fri Nov 29 16:43:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575056632136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575056632136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575056632136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575056632136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575056634103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575056634104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:43:53 2019 " "Processing started: Fri Nov 29 16:43:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575056634104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575056634104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575056634104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575056634408 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575056637860 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575056637981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575056639827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:43:59 2019 " "Processing ended: Fri Nov 29 16:43:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575056639827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575056639827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575056639827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575056639827 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575056640161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575056640999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575056641000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 16:44:00 2019 " "Processing started: Fri Nov 29 16:44:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575056641000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575056641000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_sta nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575056641000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575056641045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575056641192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575056641192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056641290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056641290 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1575056641923 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1575056641923 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575056641950 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575056641950 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575056641952 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc " "Reading SDC File: '/home/aluno/Downloads/nios2_quartus2_project_restored/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1575056641959 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056642004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056642004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056642004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056642004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056642004 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575056642004 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575056642005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575056642015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.819 " "Worst-case setup slack is 6.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.819               0.000 sopc_clk  " "    6.819               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.796               0.000 altera_reserved_tck  " "   14.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056642117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 sopc_clk  " "    0.333               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056642135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.646 " "Worst-case recovery slack is 14.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.646               0.000 sopc_clk  " "   14.646               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.372               0.000 altera_reserved_tck  " "   47.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056642142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.403 " "Worst-case removal slack is 1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.403               0.000 altera_reserved_tck  " "    1.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.537               0.000 sopc_clk  " "    4.537               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056642149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.551 " "Worst-case minimum pulse width slack is 9.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 sopc_clk  " "    9.551               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.623               0.000 altera_reserved_tck  " "   49.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056642151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056642151 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1575056642243 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.122 ns " "Worst Case Available Settling Time: 38.122 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056642273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575056642273 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575056642277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575056642314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575056642956 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643135 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575056643135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.948 " "Worst-case setup slack is 7.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.948               0.000 sopc_clk  " "    7.948               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.116               0.000 altera_reserved_tck  " "   16.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 sopc_clk  " "    0.339               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.170 " "Worst-case recovery slack is 15.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.170               0.000 sopc_clk  " "   15.170               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.710               0.000 altera_reserved_tck  " "   47.710               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.289 " "Worst-case removal slack is 1.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 altera_reserved_tck  " "    1.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.118               0.000 sopc_clk  " "    4.118               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.556 " "Worst-case minimum pulse width slack is 9.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.556               0.000 sopc_clk  " "    9.556               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643254 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1575056643356 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.315 ns " "Worst Case Available Settling Time: 38.315 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643377 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575056643377 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575056643383 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643526 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575056643526 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1575056643526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.311 " "Worst-case setup slack is 13.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.311               0.000 sopc_clk  " "   13.311               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.732               0.000 altera_reserved_tck  " "   21.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 sopc_clk  " "    0.133               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.099 " "Worst-case recovery slack is 17.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.099               0.000 sopc_clk  " "   17.099               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.813               0.000 altera_reserved_tck  " "   48.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 altera_reserved_tck  " "    0.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.346               0.000 sopc_clk  " "    2.346               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.200 " "Worst-case minimum pulse width slack is 9.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 sopc_clk  " "    9.200               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575056643595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575056643595 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1575056643714 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.615" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.104 ns " "Worst Case Available Settling Time: 39.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575056643734 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575056643734 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575056644075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575056644076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575056644166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 16:44:04 2019 " "Processing ended: Fri Nov 29 16:44:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575056644166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575056644166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575056644166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575056644166 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575056644407 ""}
