"C:/Efinity/2024.1/bin/efx_map" --project "T20Module" --write-efx-verilog "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.map.v" --write-premap-module "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.elab.vdb" --binary-db "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.vdb" --device "T20Q100F3" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/Chris/Documents/TrionT20Prj/T20Module/work_syn" --output-dir "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow" --project-xml "C:/Users/Chris/Documents/TrionT20Prj/T20Module/T20ModuleTopLevel.xml" --I "C:/Users/Chris/Documents/TrionT20Prj/T20Module"