# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/control_unit.v" \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/debouncer.v" \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/fnd_controller.v" \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/stop_watch.v" \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/time_counter.v" \
"../../../../stopwatch_clock_project_1.srcs/sources_1/imports/new/top_module.v" \
"../../../../stopwatch_clock_project_1.srcs/sim_1/imports/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
