

================================================================
== Vitis HLS Report for 'computeTempFPGA'
================================================================
* Date:           Sun Nov 19 17:37:13 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        3D.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       90|  9227469143|  0.450 us|  46.137 sec|   91|  9227469144|     none|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+
        |                                                    |   Latency (cycles)   |   Iteration   |  Initiation Interval  |     Trip    |          |
        |                      Loop Name                     |   min   |     max    |    Latency    |  achieved |   target  |    Count    | Pipelined|
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_28_1                                   |       46|  9227469099|  47 ~ 92274691|          -|          -|      1 ~ 100|        no|
        | + VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4  |       44|    92274688|             44|         44|          1|  1 ~ 2097152|       yes|
        +----------------------------------------------------+---------+------------+---------------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 44, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 1
  Pipeline-0 : II = 44, D = 44, States = { 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 90 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 46 
90 --> 45 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt" [3D.cpp:12]   --->   Operation 91 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap" [3D.cpp:12]   --->   Operation 92 'read' 'Cap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [10/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 93 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 94 [9/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 94 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 95 [8/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 95 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 96 [7/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 96 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 97 [6/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 97 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 98 [5/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 98 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 99 [4/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 99 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 100 [3/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 100 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 101 [2/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 101 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 102 [1/10] (2.98ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3D.cpp:17]   --->   Operation 102 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.98>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%Ry_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ry" [3D.cpp:12]   --->   Operation 103 'read' 'Ry_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%Rx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rx" [3D.cpp:12]   --->   Operation 104 'read' 'Rx_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [10/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 105 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [10/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 106 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 107 [9/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 107 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [9/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 108 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 109 [8/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 109 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [8/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 110 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.98>
ST_14 : Operation 111 [7/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 111 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [7/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 112 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.98>
ST_15 : Operation 113 [6/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 113 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [6/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 114 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%Rz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rz" [3D.cpp:12]   --->   Operation 115 'read' 'Rz_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [5/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 116 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [5/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 117 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [10/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 118 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 119 [4/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 119 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [4/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 120 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [9/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 121 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.98>
ST_18 : Operation 122 [3/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 122 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [3/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 123 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [8/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 124 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.98>
ST_19 : Operation 125 [2/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 125 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [2/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 126 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [7/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 127 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.98>
ST_20 : Operation 128 [1/10] (2.98ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3D.cpp:19]   --->   Operation 128 'fdiv' 'cw' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/10] (2.98ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3D.cpp:20]   --->   Operation 129 'fdiv' 'cs' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 130 [6/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 130 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.98>
ST_21 : Operation 131 [5/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 131 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [2/2] (1.54ns)   --->   "%conv = fpext i32 %cw" [3D.cpp:23]   --->   Operation 132 'fpext' 'conv' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 133 [2/2] (1.54ns)   --->   "%conv4 = fpext i32 %cs" [3D.cpp:23]   --->   Operation 133 'fpext' 'conv4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.98>
ST_22 : Operation 134 [4/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 134 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/2] (1.54ns)   --->   "%conv = fpext i32 %cw" [3D.cpp:23]   --->   Operation 135 'fpext' 'conv' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 136 [1/2] (1.54ns)   --->   "%conv4 = fpext i32 %cs" [3D.cpp:23]   --->   Operation 136 'fpext' 'conv4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 137 [3/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 137 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [5/5] (3.33ns)   --->   "%mul = dmul i64 %conv, i64 2" [3D.cpp:23]   --->   Operation 138 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 139 [5/5] (3.33ns)   --->   "%mul5 = dmul i64 %conv4, i64 2" [3D.cpp:23]   --->   Operation 139 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 140 [2/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 140 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 141 [4/5] (3.33ns)   --->   "%mul = dmul i64 %conv, i64 2" [3D.cpp:23]   --->   Operation 141 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 142 [4/5] (3.33ns)   --->   "%mul5 = dmul i64 %conv4, i64 2" [3D.cpp:23]   --->   Operation 142 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 143 [1/10] (2.98ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3D.cpp:21]   --->   Operation 143 'fdiv' 'cb' <Predicate = true> <Delay = 2.98> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 144 [3/5] (3.33ns)   --->   "%mul = dmul i64 %conv, i64 2" [3D.cpp:23]   --->   Operation 144 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [3/5] (3.33ns)   --->   "%mul5 = dmul i64 %conv4, i64 2" [3D.cpp:23]   --->   Operation 145 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 146 [2/5] (3.33ns)   --->   "%mul = dmul i64 %conv, i64 2" [3D.cpp:23]   --->   Operation 146 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 147 [2/5] (3.33ns)   --->   "%mul5 = dmul i64 %conv4, i64 2" [3D.cpp:23]   --->   Operation 147 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [2/2] (1.54ns)   --->   "%conv6 = fpext i32 %cb" [3D.cpp:23]   --->   Operation 148 'fpext' 'conv6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 149 [1/5] (3.33ns)   --->   "%mul = dmul i64 %conv, i64 2" [3D.cpp:23]   --->   Operation 149 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/5] (3.33ns)   --->   "%mul5 = dmul i64 %conv4, i64 2" [3D.cpp:23]   --->   Operation 150 'dmul' 'mul5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/2] (1.54ns)   --->   "%conv6 = fpext i32 %cb" [3D.cpp:23]   --->   Operation 151 'fpext' 'conv6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 152 [5/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul5" [3D.cpp:23]   --->   Operation 152 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [5/5] (3.33ns)   --->   "%mul7 = dmul i64 %conv6, i64 3" [3D.cpp:23]   --->   Operation 153 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.33>
ST_29 : Operation 154 [4/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul5" [3D.cpp:23]   --->   Operation 154 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [4/5] (3.33ns)   --->   "%mul7 = dmul i64 %conv6, i64 3" [3D.cpp:23]   --->   Operation 155 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.33>
ST_30 : Operation 156 [3/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul5" [3D.cpp:23]   --->   Operation 156 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [3/5] (3.33ns)   --->   "%mul7 = dmul i64 %conv6, i64 3" [3D.cpp:23]   --->   Operation 157 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.33>
ST_31 : Operation 158 [2/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul5" [3D.cpp:23]   --->   Operation 158 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [2/5] (3.33ns)   --->   "%mul7 = dmul i64 %conv6, i64 3" [3D.cpp:23]   --->   Operation 159 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.33>
ST_32 : Operation 160 [1/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul5" [3D.cpp:23]   --->   Operation 160 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [1/5] (3.33ns)   --->   "%mul7 = dmul i64 %conv6, i64 3" [3D.cpp:23]   --->   Operation 161 'dmul' 'mul7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.89>
ST_33 : Operation 162 [5/5] (2.89ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [3D.cpp:23]   --->   Operation 162 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.89>
ST_34 : Operation 163 [4/5] (2.89ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [3D.cpp:23]   --->   Operation 163 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.89>
ST_35 : Operation 164 [3/5] (2.89ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [3D.cpp:23]   --->   Operation 164 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.89>
ST_36 : Operation 165 [2/5] (2.89ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [3D.cpp:23]   --->   Operation 165 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.89>
ST_37 : Operation 166 [1/5] (2.89ns)   --->   "%add8 = dadd i64 %add, i64 %mul7" [3D.cpp:23]   --->   Operation 166 'dadd' 'add8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.89>
ST_38 : Operation 167 [5/5] (2.89ns)   --->   "%sub = dsub i64 1, i64 %add8" [3D.cpp:23]   --->   Operation 167 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 168 [4/5] (2.89ns)   --->   "%sub = dsub i64 1, i64 %add8" [3D.cpp:23]   --->   Operation 168 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 169 [3/5] (2.89ns)   --->   "%sub = dsub i64 1, i64 %add8" [3D.cpp:23]   --->   Operation 169 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 170 [2/5] (2.89ns)   --->   "%sub = dsub i64 1, i64 %add8" [3D.cpp:23]   --->   Operation 170 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 171 [4/4] (2.63ns)   --->   "%mul1 = fmul i32 %cb, i32 80" [3D.cpp:21]   --->   Operation 171 'fmul' 'mul1' <Predicate = true> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 172 [1/1] (0.00ns)   --->   "%pIn_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %pIn" [3D.cpp:47]   --->   Operation 172 'read' 'pIn_read' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %pIn_read" [3D.cpp:47]   --->   Operation 173 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 174 [4/4] (2.61ns)   --->   "%mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47" [3D.cpp:47]   --->   Operation 174 'fmul' 'mul2' <Predicate = true> <Delay = 2.61> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.17>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%ny_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ny" [3D.cpp:12]   --->   Operation 175 'read' 'ny_read' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (0.00ns)   --->   "%nx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nx" [3D.cpp:12]   --->   Operation 176 'read' 'nx_read' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 177 [1/5] (2.89ns)   --->   "%sub = dsub i64 1, i64 %add8" [3D.cpp:23]   --->   Operation 177 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 178 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %cb, i32 80" [3D.cpp:21]   --->   Operation 178 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 179 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47" [3D.cpp:47]   --->   Operation 179 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 180 [1/1] (0.00ns)   --->   "%cast = zext i32 %ny_read" [3D.cpp:12]   --->   Operation 180 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %nx_read" [3D.cpp:12]   --->   Operation 181 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 182 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1" [3D.cpp:12]   --->   Operation 182 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.61>
ST_43 : Operation 183 [1/1] (0.00ns)   --->   "%nz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nz" [3D.cpp:12]   --->   Operation 183 'read' 'nz_read' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 184 [2/2] (1.82ns)   --->   "%cc = fptrunc i64 %sub" [3D.cpp:23]   --->   Operation 184 'fptrunc' 'cc' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 185 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %cb, i32 80" [3D.cpp:21]   --->   Operation 185 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 186 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47" [3D.cpp:47]   --->   Operation 186 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %nz_read" [3D.cpp:12]   --->   Operation 187 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound" [3D.cpp:12]   --->   Operation 188 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 189 [2/2] (3.61ns)   --->   "%bound4 = mul i96 %cast2, i96 %cast3" [3D.cpp:12]   --->   Operation 189 'mul' 'bound4' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.61>
ST_44 : Operation 190 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 190 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pIn"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tIn"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tOut"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tOut, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nx"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ny"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ny, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nz"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nz, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cap"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rx"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ry"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ry, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rz"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rz, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dt"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numiter"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numiter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%numiter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numiter" [3D.cpp:12]   --->   Operation 215 'read' 'numiter_read' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/2] (1.82ns)   --->   "%cc = fptrunc i64 %sub" [3D.cpp:23]   --->   Operation 216 'fptrunc' 'cc' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 217 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %cb, i32 80" [3D.cpp:21]   --->   Operation 217 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 218 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %stepDivCap, i32 %bitcast_ln47" [3D.cpp:47]   --->   Operation 218 'fmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 219 [1/2] (3.61ns)   --->   "%bound4 = mul i96 %cast2, i96 %cast3" [3D.cpp:12]   --->   Operation 219 'mul' 'bound4' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln28 = br void %.lr.ph11" [3D.cpp:28]   --->   Operation 220 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>

State 45 <SV = 44> <Delay = 0.87>
ST_45 : Operation 221 [1/1] (0.00ns)   --->   "%tOut_addr_034 = phi i1 0, void, i1 %tIn_addr_035, void %._crit_edge12.loopexit"   --->   Operation 221 'phi' 'tOut_addr_034' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 222 [1/1] (0.00ns)   --->   "%tIn_addr_035 = phi i1 1, void, i1 %tOut_addr_034, void %._crit_edge12.loopexit"   --->   Operation 222 'phi' 'tIn_addr_035' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 223 [1/1] (0.00ns)   --->   "%i = phi i31 0, void, i31 %i_1, void %._crit_edge12.loopexit"   --->   Operation 223 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 224 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31 1" [3D.cpp:52]   --->   Operation 224 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50" [3D.cpp:27]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [3D.cpp:27]   --->   Operation 226 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [3D.cpp:30]   --->   Operation 227 'br' 'br_ln30' <Predicate = true> <Delay = 0.38>

State 46 <SV = 45> <Delay = 2.63>
ST_46 : Operation 228 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i96 0, void %.lr.ph11, i96 %add_ln30, void" [3D.cpp:30]   --->   Operation 228 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 229 [1/1] (1.31ns)   --->   "%add_ln30 = add i96 %indvar_flatten11, i96 1" [3D.cpp:30]   --->   Operation 229 'add' 'add_ln30' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 230 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 231 [1/1] (1.16ns)   --->   "%icmp_ln30 = icmp_eq  i96 %indvar_flatten11, i96 %bound4" [3D.cpp:30]   --->   Operation 231 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [3D.cpp:30]   --->   Operation 232 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 233 [1/1] (0.00ns)   --->   "%tIn_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tIn" [3D.cpp:47]   --->   Operation 233 'read' 'tIn_read' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_46 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %tIn_read" [3D.cpp:47]   --->   Operation 234 'bitcast' 'bitcast_ln47_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_46 : Operation 235 [4/4] (2.63ns)   --->   "%mul3 = fmul i32 %bitcast_ln47_1, i32 %cc" [3D.cpp:47]   --->   Operation 235 'fmul' 'mul3' <Predicate = (!icmp_ln30 & tIn_addr_035)> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 236 [4/4] (2.61ns)   --->   "%mul4 = fmul i32 %bitcast_ln47_1, i32 %cs" [3D.cpp:47]   --->   Operation 236 'fmul' 'mul4' <Predicate = (!icmp_ln30 & tIn_addr_035)> <Delay = 2.61> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%tOut_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tOut" [3D.cpp:47]   --->   Operation 237 'read' 'tOut_read' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %tOut_read" [3D.cpp:47]   --->   Operation 238 'bitcast' 'bitcast_ln47_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_46 : Operation 239 [4/4] (2.63ns)   --->   "%mul9 = fmul i32 %bitcast_ln47_2, i32 %cc" [3D.cpp:47]   --->   Operation 239 'fmul' 'mul9' <Predicate = (!icmp_ln30 & !tIn_addr_035)> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 240 [4/4] (2.61ns)   --->   "%mul10 = fmul i32 %bitcast_ln47_2, i32 %cs" [3D.cpp:47]   --->   Operation 240 'fmul' 'mul10' <Predicate = (!icmp_ln30 & !tIn_addr_035)> <Delay = 2.61> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.63>
ST_47 : Operation 241 [3/4] (2.32ns)   --->   "%mul3 = fmul i32 %bitcast_ln47_1, i32 %cc" [3D.cpp:47]   --->   Operation 241 'fmul' 'mul3' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [3/4] (2.32ns)   --->   "%mul4 = fmul i32 %bitcast_ln47_1, i32 %cs" [3D.cpp:47]   --->   Operation 242 'fmul' 'mul4' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 243 [4/4] (2.63ns)   --->   "%mul6 = fmul i32 %bitcast_ln47_1, i32 %cw" [3D.cpp:47]   --->   Operation 243 'fmul' 'mul6' <Predicate = (tIn_addr_035)> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 244 [4/4] (2.61ns)   --->   "%mul8 = fmul i32 %bitcast_ln47_1, i32 %cb" [3D.cpp:47]   --->   Operation 244 'fmul' 'mul8' <Predicate = (tIn_addr_035)> <Delay = 2.61> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 245 [3/4] (2.32ns)   --->   "%mul9 = fmul i32 %bitcast_ln47_2, i32 %cc" [3D.cpp:47]   --->   Operation 245 'fmul' 'mul9' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 246 [3/4] (2.32ns)   --->   "%mul10 = fmul i32 %bitcast_ln47_2, i32 %cs" [3D.cpp:47]   --->   Operation 246 'fmul' 'mul10' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 247 [4/4] (2.63ns)   --->   "%mul11 = fmul i32 %bitcast_ln47_2, i32 %cw" [3D.cpp:47]   --->   Operation 247 'fmul' 'mul11' <Predicate = (!tIn_addr_035)> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 248 [4/4] (2.61ns)   --->   "%mul12 = fmul i32 %bitcast_ln47_2, i32 %cb" [3D.cpp:47]   --->   Operation 248 'fmul' 'mul12' <Predicate = (!tIn_addr_035)> <Delay = 2.61> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 249 [1/1] (0.22ns)   --->   "%empty = select i1 %tIn_addr_035, i32 %bitcast_ln47_1, i32 %bitcast_ln47_2" [3D.cpp:47]   --->   Operation 249 'select' 'empty' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.63>
ST_48 : Operation 250 [2/4] (2.32ns)   --->   "%mul3 = fmul i32 %bitcast_ln47_1, i32 %cc" [3D.cpp:47]   --->   Operation 250 'fmul' 'mul3' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 251 [2/4] (2.32ns)   --->   "%mul4 = fmul i32 %bitcast_ln47_1, i32 %cs" [3D.cpp:47]   --->   Operation 251 'fmul' 'mul4' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 252 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %bitcast_ln47_1, i32 %cw" [3D.cpp:47]   --->   Operation 252 'fmul' 'mul6' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 253 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln47_1, i32 %cb" [3D.cpp:47]   --->   Operation 253 'fmul' 'mul8' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 254 [2/4] (2.32ns)   --->   "%mul9 = fmul i32 %bitcast_ln47_2, i32 %cc" [3D.cpp:47]   --->   Operation 254 'fmul' 'mul9' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 255 [2/4] (2.32ns)   --->   "%mul10 = fmul i32 %bitcast_ln47_2, i32 %cs" [3D.cpp:47]   --->   Operation 255 'fmul' 'mul10' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 256 [3/4] (2.32ns)   --->   "%mul11 = fmul i32 %bitcast_ln47_2, i32 %cw" [3D.cpp:47]   --->   Operation 256 'fmul' 'mul11' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 257 [3/4] (2.32ns)   --->   "%mul12 = fmul i32 %bitcast_ln47_2, i32 %cb" [3D.cpp:47]   --->   Operation 257 'fmul' 'mul12' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 258 [4/4] (2.63ns)   --->   "%mul13 = fmul i32 %empty, i32 %cb" [3D.cpp:47]   --->   Operation 258 'fmul' 'mul13' <Predicate = true> <Delay = 2.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.32>
ST_49 : Operation 259 [1/4] (2.32ns)   --->   "%mul3 = fmul i32 %bitcast_ln47_1, i32 %cc" [3D.cpp:47]   --->   Operation 259 'fmul' 'mul3' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/4] (2.32ns)   --->   "%mul4 = fmul i32 %bitcast_ln47_1, i32 %cs" [3D.cpp:47]   --->   Operation 260 'fmul' 'mul4' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 261 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %bitcast_ln47_1, i32 %cw" [3D.cpp:47]   --->   Operation 261 'fmul' 'mul6' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 262 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln47_1, i32 %cb" [3D.cpp:47]   --->   Operation 262 'fmul' 'mul8' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 263 [1/4] (2.32ns)   --->   "%mul9 = fmul i32 %bitcast_ln47_2, i32 %cc" [3D.cpp:47]   --->   Operation 263 'fmul' 'mul9' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 264 [1/4] (2.32ns)   --->   "%mul10 = fmul i32 %bitcast_ln47_2, i32 %cs" [3D.cpp:47]   --->   Operation 264 'fmul' 'mul10' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 265 [2/4] (2.32ns)   --->   "%mul11 = fmul i32 %bitcast_ln47_2, i32 %cw" [3D.cpp:47]   --->   Operation 265 'fmul' 'mul11' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 266 [2/4] (2.32ns)   --->   "%mul12 = fmul i32 %bitcast_ln47_2, i32 %cb" [3D.cpp:47]   --->   Operation 266 'fmul' 'mul12' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 267 [3/4] (2.32ns)   --->   "%mul13 = fmul i32 %empty, i32 %cb" [3D.cpp:47]   --->   Operation 267 'fmul' 'mul13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.26>
ST_50 : Operation 268 [5/5] (3.26ns)   --->   "%add1 = fadd i32 %mul3, i32 %mul4" [3D.cpp:47]   --->   Operation 268 'fadd' 'add1' <Predicate = (tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 269 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %bitcast_ln47_1, i32 %cw" [3D.cpp:47]   --->   Operation 269 'fmul' 'mul6' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 270 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln47_1, i32 %cb" [3D.cpp:47]   --->   Operation 270 'fmul' 'mul8' <Predicate = (tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 271 [5/5] (3.26ns)   --->   "%add6 = fadd i32 %mul9, i32 %mul10" [3D.cpp:47]   --->   Operation 271 'fadd' 'add6' <Predicate = (!tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 272 [1/4] (2.32ns)   --->   "%mul11 = fmul i32 %bitcast_ln47_2, i32 %cw" [3D.cpp:47]   --->   Operation 272 'fmul' 'mul11' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 273 [1/4] (2.32ns)   --->   "%mul12 = fmul i32 %bitcast_ln47_2, i32 %cb" [3D.cpp:47]   --->   Operation 273 'fmul' 'mul12' <Predicate = (!tIn_addr_035)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [2/4] (2.32ns)   --->   "%mul13 = fmul i32 %empty, i32 %cb" [3D.cpp:47]   --->   Operation 274 'fmul' 'mul13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.97>
ST_51 : Operation 275 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %mul3, i32 %mul4" [3D.cpp:47]   --->   Operation 275 'fadd' 'add1' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 276 [4/5] (2.97ns)   --->   "%add6 = fadd i32 %mul9, i32 %mul10" [3D.cpp:47]   --->   Operation 276 'fadd' 'add6' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 277 [1/4] (2.32ns)   --->   "%mul13 = fmul i32 %empty, i32 %cb" [3D.cpp:47]   --->   Operation 277 'fmul' 'mul13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.97>
ST_52 : Operation 278 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %mul3, i32 %mul4" [3D.cpp:47]   --->   Operation 278 'fadd' 'add1' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 279 [3/5] (2.97ns)   --->   "%add6 = fadd i32 %mul9, i32 %mul10" [3D.cpp:47]   --->   Operation 279 'fadd' 'add6' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.97>
ST_53 : Operation 280 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %mul3, i32 %mul4" [3D.cpp:47]   --->   Operation 280 'fadd' 'add1' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 281 [2/5] (2.97ns)   --->   "%add6 = fadd i32 %mul9, i32 %mul10" [3D.cpp:47]   --->   Operation 281 'fadd' 'add6' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.97>
ST_54 : Operation 282 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %mul3, i32 %mul4" [3D.cpp:47]   --->   Operation 282 'fadd' 'add1' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 283 [1/5] (2.97ns)   --->   "%add6 = fadd i32 %mul9, i32 %mul10" [3D.cpp:47]   --->   Operation 283 'fadd' 'add6' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.26>
ST_55 : Operation 284 [5/5] (3.26ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3D.cpp:47]   --->   Operation 284 'fadd' 'add2' <Predicate = (tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 285 [5/5] (3.26ns)   --->   "%add7 = fadd i32 %add6, i32 %mul10" [3D.cpp:47]   --->   Operation 285 'fadd' 'add7' <Predicate = (!tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.97>
ST_56 : Operation 286 [4/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3D.cpp:47]   --->   Operation 286 'fadd' 'add2' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 287 [4/5] (2.97ns)   --->   "%add7 = fadd i32 %add6, i32 %mul10" [3D.cpp:47]   --->   Operation 287 'fadd' 'add7' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.97>
ST_57 : Operation 288 [3/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3D.cpp:47]   --->   Operation 288 'fadd' 'add2' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 289 [3/5] (2.97ns)   --->   "%add7 = fadd i32 %add6, i32 %mul10" [3D.cpp:47]   --->   Operation 289 'fadd' 'add7' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.97>
ST_58 : Operation 290 [2/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3D.cpp:47]   --->   Operation 290 'fadd' 'add2' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 291 [2/5] (2.97ns)   --->   "%add7 = fadd i32 %add6, i32 %mul10" [3D.cpp:47]   --->   Operation 291 'fadd' 'add7' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.97>
ST_59 : Operation 292 [1/5] (2.97ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3D.cpp:47]   --->   Operation 292 'fadd' 'add2' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 293 [1/5] (2.97ns)   --->   "%add7 = fadd i32 %add6, i32 %mul10" [3D.cpp:47]   --->   Operation 293 'fadd' 'add7' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.26>
ST_60 : Operation 294 [5/5] (3.26ns)   --->   "%add3 = fadd i32 %add2, i32 %mul6" [3D.cpp:47]   --->   Operation 294 'fadd' 'add3' <Predicate = (tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 295 [5/5] (3.26ns)   --->   "%add9 = fadd i32 %add7, i32 %mul11" [3D.cpp:47]   --->   Operation 295 'fadd' 'add9' <Predicate = (!tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.97>
ST_61 : Operation 296 [4/5] (2.97ns)   --->   "%add3 = fadd i32 %add2, i32 %mul6" [3D.cpp:47]   --->   Operation 296 'fadd' 'add3' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 297 [4/5] (2.97ns)   --->   "%add9 = fadd i32 %add7, i32 %mul11" [3D.cpp:47]   --->   Operation 297 'fadd' 'add9' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.97>
ST_62 : Operation 298 [3/5] (2.97ns)   --->   "%add3 = fadd i32 %add2, i32 %mul6" [3D.cpp:47]   --->   Operation 298 'fadd' 'add3' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 299 [3/5] (2.97ns)   --->   "%add9 = fadd i32 %add7, i32 %mul11" [3D.cpp:47]   --->   Operation 299 'fadd' 'add9' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.97>
ST_63 : Operation 300 [2/5] (2.97ns)   --->   "%add3 = fadd i32 %add2, i32 %mul6" [3D.cpp:47]   --->   Operation 300 'fadd' 'add3' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 301 [2/5] (2.97ns)   --->   "%add9 = fadd i32 %add7, i32 %mul11" [3D.cpp:47]   --->   Operation 301 'fadd' 'add9' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.97>
ST_64 : Operation 302 [1/5] (2.97ns)   --->   "%add3 = fadd i32 %add2, i32 %mul6" [3D.cpp:47]   --->   Operation 302 'fadd' 'add3' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 303 [1/5] (2.97ns)   --->   "%add9 = fadd i32 %add7, i32 %mul11" [3D.cpp:47]   --->   Operation 303 'fadd' 'add9' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.26>
ST_65 : Operation 304 [5/5] (3.26ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3D.cpp:47]   --->   Operation 304 'fadd' 'add4' <Predicate = (tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 305 [5/5] (3.26ns)   --->   "%add10 = fadd i32 %add9, i32 %mul11" [3D.cpp:47]   --->   Operation 305 'fadd' 'add10' <Predicate = (!tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.97>
ST_66 : Operation 306 [4/5] (2.97ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3D.cpp:47]   --->   Operation 306 'fadd' 'add4' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 307 [4/5] (2.97ns)   --->   "%add10 = fadd i32 %add9, i32 %mul11" [3D.cpp:47]   --->   Operation 307 'fadd' 'add10' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.97>
ST_67 : Operation 308 [3/5] (2.97ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3D.cpp:47]   --->   Operation 308 'fadd' 'add4' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 309 [3/5] (2.97ns)   --->   "%add10 = fadd i32 %add9, i32 %mul11" [3D.cpp:47]   --->   Operation 309 'fadd' 'add10' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.97>
ST_68 : Operation 310 [2/5] (2.97ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3D.cpp:47]   --->   Operation 310 'fadd' 'add4' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 311 [2/5] (2.97ns)   --->   "%add10 = fadd i32 %add9, i32 %mul11" [3D.cpp:47]   --->   Operation 311 'fadd' 'add10' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.97>
ST_69 : Operation 312 [1/5] (2.97ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3D.cpp:47]   --->   Operation 312 'fadd' 'add4' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 313 [1/5] (2.97ns)   --->   "%add10 = fadd i32 %add9, i32 %mul11" [3D.cpp:47]   --->   Operation 313 'fadd' 'add10' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.26>
ST_70 : Operation 314 [5/5] (3.26ns)   --->   "%add5 = fadd i32 %add4, i32 %mul8" [3D.cpp:47]   --->   Operation 314 'fadd' 'add5' <Predicate = (tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 315 [5/5] (3.26ns)   --->   "%add11 = fadd i32 %add10, i32 %mul12" [3D.cpp:47]   --->   Operation 315 'fadd' 'add11' <Predicate = (!tIn_addr_035)> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.97>
ST_71 : Operation 316 [4/5] (2.97ns)   --->   "%add5 = fadd i32 %add4, i32 %mul8" [3D.cpp:47]   --->   Operation 316 'fadd' 'add5' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 317 [4/5] (2.97ns)   --->   "%add11 = fadd i32 %add10, i32 %mul12" [3D.cpp:47]   --->   Operation 317 'fadd' 'add11' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.97>
ST_72 : Operation 318 [3/5] (2.97ns)   --->   "%add5 = fadd i32 %add4, i32 %mul8" [3D.cpp:47]   --->   Operation 318 'fadd' 'add5' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 319 [3/5] (2.97ns)   --->   "%add11 = fadd i32 %add10, i32 %mul12" [3D.cpp:47]   --->   Operation 319 'fadd' 'add11' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.97>
ST_73 : Operation 320 [2/5] (2.97ns)   --->   "%add5 = fadd i32 %add4, i32 %mul8" [3D.cpp:47]   --->   Operation 320 'fadd' 'add5' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 321 [2/5] (2.97ns)   --->   "%add11 = fadd i32 %add10, i32 %mul12" [3D.cpp:47]   --->   Operation 321 'fadd' 'add11' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.20>
ST_74 : Operation 322 [1/5] (2.97ns)   --->   "%add5 = fadd i32 %add4, i32 %mul8" [3D.cpp:47]   --->   Operation 322 'fadd' 'add5' <Predicate = (tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 323 [1/5] (2.97ns)   --->   "%add11 = fadd i32 %add10, i32 %mul12" [3D.cpp:47]   --->   Operation 323 'fadd' 'add11' <Predicate = (!tIn_addr_035)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 324 [1/1] (0.22ns)   --->   "%add5927 = select i1 %tIn_addr_035, i32 %add5, i32 %add11" [3D.cpp:47]   --->   Operation 324 'select' 'add5927' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.26>
ST_75 : Operation 325 [5/5] (3.26ns)   --->   "%add12 = fadd i32 %add5927, i32 %mul13" [3D.cpp:47]   --->   Operation 325 'fadd' 'add12' <Predicate = true> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.97>
ST_76 : Operation 326 [4/5] (2.97ns)   --->   "%add12 = fadd i32 %add5927, i32 %mul13" [3D.cpp:47]   --->   Operation 326 'fadd' 'add12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.97>
ST_77 : Operation 327 [3/5] (2.97ns)   --->   "%add12 = fadd i32 %add5927, i32 %mul13" [3D.cpp:47]   --->   Operation 327 'fadd' 'add12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.97>
ST_78 : Operation 328 [2/5] (2.97ns)   --->   "%add12 = fadd i32 %add5927, i32 %mul13" [3D.cpp:47]   --->   Operation 328 'fadd' 'add12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.97>
ST_79 : Operation 329 [1/5] (2.97ns)   --->   "%add12 = fadd i32 %add5927, i32 %mul13" [3D.cpp:47]   --->   Operation 329 'fadd' 'add12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.26>
ST_80 : Operation 330 [5/5] (3.26ns)   --->   "%add13 = fadd i32 %add12, i32 %mul2" [3D.cpp:47]   --->   Operation 330 'fadd' 'add13' <Predicate = true> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.97>
ST_81 : Operation 331 [4/5] (2.97ns)   --->   "%add13 = fadd i32 %add12, i32 %mul2" [3D.cpp:47]   --->   Operation 331 'fadd' 'add13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.97>
ST_82 : Operation 332 [3/5] (2.97ns)   --->   "%add13 = fadd i32 %add12, i32 %mul2" [3D.cpp:47]   --->   Operation 332 'fadd' 'add13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.97>
ST_83 : Operation 333 [2/5] (2.97ns)   --->   "%add13 = fadd i32 %add12, i32 %mul2" [3D.cpp:47]   --->   Operation 333 'fadd' 'add13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.97>
ST_84 : Operation 334 [1/5] (2.97ns)   --->   "%add13 = fadd i32 %add12, i32 %mul2" [3D.cpp:47]   --->   Operation 334 'fadd' 'add13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.26>
ST_85 : Operation 335 [5/5] (3.26ns)   --->   "%add14 = fadd i32 %add13, i32 %mul1" [3D.cpp:47]   --->   Operation 335 'fadd' 'add14' <Predicate = true> <Delay = 3.26> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.97>
ST_86 : Operation 336 [4/5] (2.97ns)   --->   "%add14 = fadd i32 %add13, i32 %mul1" [3D.cpp:47]   --->   Operation 336 'fadd' 'add14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.97>
ST_87 : Operation 337 [3/5] (2.97ns)   --->   "%add14 = fadd i32 %add13, i32 %mul1" [3D.cpp:47]   --->   Operation 337 'fadd' 'add14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.97>
ST_88 : Operation 338 [2/5] (2.97ns)   --->   "%add14 = fadd i32 %add13, i32 %mul1" [3D.cpp:47]   --->   Operation 338 'fadd' 'add14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.97>
ST_89 : Operation 339 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4_str"   --->   Operation 339 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 340 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2097152, i64 262144"   --->   Operation 340 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 341 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 341 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_3_VITIS_LOOP_34_4_str"   --->   Operation 342 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 343 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 343 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [3D.cpp:26]   --->   Operation 344 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 345 [1/5] (2.97ns)   --->   "%add14 = fadd i32 %add13, i32 %mul1" [3D.cpp:47]   --->   Operation 345 'fadd' 'add14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln47_3 = bitcast i32 %add14" [3D.cpp:47]   --->   Operation 346 'bitcast' 'bitcast_ln47_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tOut_addr_034, void, void" [3D.cpp:47]   --->   Operation 347 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tOut, i32 %bitcast_ln47_3" [3D.cpp:47]   --->   Operation 348 'write' 'write_ln47' <Predicate = (!tOut_addr_034)> <Delay = 0.00>
ST_89 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [3D.cpp:47]   --->   Operation 349 'br' 'br_ln47' <Predicate = (!tOut_addr_034)> <Delay = 0.00>
ST_89 : Operation 350 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tIn, i32 %bitcast_ln47_3" [3D.cpp:47]   --->   Operation 350 'write' 'write_ln47' <Predicate = (tOut_addr_034)> <Delay = 0.00>
ST_89 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [3D.cpp:47]   --->   Operation 351 'br' 'br_ln47' <Predicate = (tOut_addr_034)> <Delay = 0.00>
ST_89 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 352 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 90 <SV = 46> <Delay = 0.85>
ST_90 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %i_1" [3D.cpp:27]   --->   Operation 353 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 354 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_slt  i32 %zext_ln27, i32 %numiter_read" [3D.cpp:54]   --->   Operation 354 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln54, void, void %.lr.ph11" [3D.cpp:53]   --->   Operation 355 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 356 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [3D.cpp:56]   --->   Operation 356 'ret' 'ret_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ny]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Cap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Rx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ry]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Rz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numiter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dt_read                (read             ) [ 0011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
Cap_read               (read             ) [ 0011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
stepDivCap             (fdiv             ) [ 0000000000011111111111111111111111111111111110000000000000000000000000000000000000000000000]
Ry_read                (read             ) [ 0000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000]
Rx_read                (read             ) [ 0000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000]
Rz_read                (read             ) [ 0000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
cw                     (fdiv             ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
cs                     (fdiv             ) [ 0000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111]
conv                   (fpext            ) [ 0000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
conv4                  (fpext            ) [ 0000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
cb                     (fdiv             ) [ 0000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111]
mul                    (dmul             ) [ 0000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
mul5                   (dmul             ) [ 0000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
conv6                  (fpext            ) [ 0000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
add                    (dadd             ) [ 0000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
mul7                   (dmul             ) [ 0000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
add8                   (dadd             ) [ 0000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
pIn_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln47           (bitcast          ) [ 0000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
ny_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
nx_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub                    (dsub             ) [ 0000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000]
cast                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast1                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound                  (mul              ) [ 0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
nz_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast2                  (zext             ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
cast3                  (zext             ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
numiter_read           (read             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
cc                     (fptrunc          ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
mul1                   (fmul             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
mul2                   (fmul             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
bound4                 (mul              ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
br_ln28                (br               ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111]
tOut_addr_034          (phi              ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111]
tIn_addr_035           (phi              ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
i_1                    (add              ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111]
speclooptripcount_ln27 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln27      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
indvar_flatten11       (phi              ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
add_ln30               (add              ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln30              (icmp             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
br_ln30                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tIn_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln47_1         (bitcast          ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
tOut_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln47_2         (bitcast          ) [ 0000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000]
empty                  (select           ) [ 0000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000]
mul3                   (fmul             ) [ 0000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
mul4                   (fmul             ) [ 0000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000]
mul9                   (fmul             ) [ 0000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
mul10                  (fmul             ) [ 0000000000000000000000000000000000000000000000000011111111110000000000000000000000000000000]
mul6                   (fmul             ) [ 0000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000]
mul8                   (fmul             ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000]
mul11                  (fmul             ) [ 0000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000]
mul12                  (fmul             ) [ 0000000000000000000000000000000000000000000000000001111111111111111111111110000000000000000]
mul13                  (fmul             ) [ 0000000000000000000000000000000000000000000000000000111111111111111111111111111100000000000]
add1                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
add6                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
add2                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
add7                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
add3                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
add9                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
add4                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
add10                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
add5                   (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add11                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add5927                (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000]
add12                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000]
add13                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln26      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add14                  (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln47_3         (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln47             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln47             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
zext_ln27              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54              (icmp             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111]
br_ln53                (br               ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111]
ret_ln56               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tIn">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tIn"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tOut"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ny">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ny"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Cap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Rx">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rx"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Ry">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ry"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Rz">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rz"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dt">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dt"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="numiter">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numiter"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_3_VITIS_LOOP_34_4_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="dt_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dt_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Cap_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cap_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Ry_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ry_read/11 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Rx_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Rx_read/11 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Rz_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Rz_read/16 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pIn_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pIn_read/41 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ny_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ny_read/42 "/>
</bind>
</comp>

<comp id="138" class="1004" name="nx_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nx_read/42 "/>
</bind>
</comp>

<comp id="144" class="1004" name="nz_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nz_read/43 "/>
</bind>
</comp>

<comp id="150" class="1004" name="numiter_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numiter_read/44 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tIn_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tIn_read/46 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tOut_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tOut_read/46 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln47_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/89 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln47_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln47/89 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tOut_addr_034_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tOut_addr_034 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="tOut_addr_034_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tOut_addr_034/45 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tIn_addr_035_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tIn_addr_035 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="tIn_addr_035_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tIn_addr_035/45 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/45 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten11_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="96" slack="1"/>
<pin id="221" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten11_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="96" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/46 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/50 add6/50 add2/55 add7/55 add3/60 add9/60 add4/65 add10/65 add5/70 add11/70 add12/75 add13/80 add14/85 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/41 mul3/46 mul9/46 mul6/47 mul11/47 mul13/48 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/41 mul4/46 mul10/46 mul8/47 mul12/47 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="stepDivCap/1 cw/11 cb/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="cs/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="cc/43 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/21 conv6/26 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv4/21 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="1"/>
<pin id="268" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add/28 add8/33 sub/38 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/23 mul7/28 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="1"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul5/23 "/>
</bind>
</comp>

<comp id="281" class="1005" name="reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv conv6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add add8 sub "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul9 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 mul10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="10"/>
<pin id="311" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mul6 mul11 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="20"/>
<pin id="316" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="mul8 mul12 "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add6 add2 add7 add3 add9 add4 add10 add12 add13 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln47_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/41 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/42 "/>
</bind>
</comp>

<comp id="333" class="1004" name="cast1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/42 "/>
</bind>
</comp>

<comp id="337" class="1004" name="bound_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/42 "/>
</bind>
</comp>

<comp id="343" class="1004" name="cast2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/43 "/>
</bind>
</comp>

<comp id="347" class="1004" name="cast3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/43 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/43 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="31" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/45 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln30_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="96" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/46 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln30_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="96" slack="0"/>
<pin id="370" dir="0" index="1" bw="96" slack="2"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/46 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bitcast_ln47_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/46 "/>
</bind>
</comp>

<comp id="379" class="1004" name="bitcast_ln47_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_2/46 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="2"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="0" index="2" bw="32" slack="1"/>
<pin id="389" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/47 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add5927_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="29"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="add5927/74 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln47_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_3/89 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln27_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="2"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/90 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln54_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="3"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/90 "/>
</bind>
</comp>

<comp id="413" class="1005" name="dt_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dt_read "/>
</bind>
</comp>

<comp id="418" class="1005" name="Cap_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Cap_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="stepDivCap_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stepDivCap "/>
</bind>
</comp>

<comp id="430" class="1005" name="Ry_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ry_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="Rx_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Rx_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="Rz_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Rz_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="cw_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cw "/>
</bind>
</comp>

<comp id="451" class="1005" name="cs_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cs "/>
</bind>
</comp>

<comp id="457" class="1005" name="conv4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="cb_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cb "/>
</bind>
</comp>

<comp id="470" class="1005" name="mul5_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="475" class="1005" name="bitcast_ln47_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47 "/>
</bind>
</comp>

<comp id="480" class="1005" name="bound_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="485" class="1005" name="cast2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="96" slack="1"/>
<pin id="487" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="cast3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="96" slack="1"/>
<pin id="492" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="495" class="1005" name="numiter_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numiter_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="cc_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cc "/>
</bind>
</comp>

<comp id="505" class="1005" name="mul1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="41"/>
<pin id="507" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="mul2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="36"/>
<pin id="512" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="bound4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="96" slack="2"/>
<pin id="517" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="0"/>
<pin id="522" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="add_ln30_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="96" slack="0"/>
<pin id="528" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="534" class="1005" name="bitcast_ln47_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="bitcast_ln47_2_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="empty_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="553" class="1005" name="mul13_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="24"/>
<pin id="555" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="mul13 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add5927_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5927 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="94" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="94" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="194" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="182" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="247"><net_src comp="96" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="102" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="114" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="108" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="255"><net_src comp="120" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="289"><net_src comp="270" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="295"><net_src comp="265" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="302"><net_src comp="234" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="307"><net_src comp="239" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="312"><net_src comp="234" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="317"><net_src comp="239" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="322"><net_src comp="230" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="327"><net_src comp="126" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="332"><net_src comp="132" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="138" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="329" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="144" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="343" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="212" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="223" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="223" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="156" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="382"><net_src comp="162" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="390"><net_src comp="194" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="194" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="230" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="230" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="230" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="96" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="421"><net_src comp="102" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="426"><net_src comp="243" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="433"><net_src comp="108" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="438"><net_src comp="114" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="443"><net_src comp="120" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="448"><net_src comp="243" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="454"><net_src comp="250" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="460"><net_src comp="262" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="465"><net_src comp="243" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="473"><net_src comp="275" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="478"><net_src comp="324" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="483"><net_src comp="337" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="488"><net_src comp="343" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="493"><net_src comp="347" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="498"><net_src comp="150" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="503"><net_src comp="256" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="508"><net_src comp="234" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="513"><net_src comp="239" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="518"><net_src comp="350" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="523"><net_src comp="356" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="529"><net_src comp="362" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="537"><net_src comp="373" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="544"><net_src comp="379" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="551"><net_src comp="385" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="556"><net_src comp="234" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="561"><net_src comp="391" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tIn | {89 }
	Port: tOut | {89 }
 - Input state : 
	Port: computeTempFPGA : pIn | {41 }
	Port: computeTempFPGA : tIn | {46 }
	Port: computeTempFPGA : tOut | {46 }
	Port: computeTempFPGA : nx | {42 }
	Port: computeTempFPGA : ny | {42 }
	Port: computeTempFPGA : nz | {43 }
	Port: computeTempFPGA : Cap | {1 }
	Port: computeTempFPGA : Rx | {11 }
	Port: computeTempFPGA : Ry | {11 }
	Port: computeTempFPGA : Rz | {16 }
	Port: computeTempFPGA : dt | {1 }
	Port: computeTempFPGA : numiter | {44 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		mul2 : 1
	State 42
		bound : 1
	State 43
		bound4 : 1
	State 44
	State 45
		i_1 : 1
	State 46
		add_ln30 : 1
		icmp_ln30 : 1
		br_ln30 : 2
		mul3 : 1
		mul4 : 1
		mul9 : 1
		mul10 : 1
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		add5927 : 1
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
		bitcast_ln47_3 : 1
		write_ln47 : 2
		write_ln47 : 2
	State 90
		icmp_ln54 : 1
		br_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dadd   |        grp_fu_265        |    3    |   457   |   698   |
|----------|--------------------------|---------|---------|---------|
|   dmul   |        grp_fu_270        |    8    |   312   |   109   |
|          |        grp_fu_275        |    8    |   312   |   109   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       bound_fu_337       |    0    |    0    |    20   |
|          |        grp_fu_350        |    2    |   361   |   178   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_234        |    3    |   143   |    78   |
|          |        grp_fu_239        |    3    |   143   |    78   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_230        |    2    |   205   |   220   |
|----------|--------------------------|---------|---------|---------|
|    add   |        i_1_fu_356        |    0    |    0    |    38   |
|          |      add_ln30_fu_362     |    0    |    0    |   107   |
|----------|--------------------------|---------|---------|---------|
|  select  |       empty_fu_385       |    0    |    0    |    32   |
|          |      add5927_fu_391      |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln30_fu_368     |    0    |    0    |    39   |
|          |     icmp_ln54_fu_408     |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |    dt_read_read_fu_96    |    0    |    0    |    0    |
|          |   Cap_read_read_fu_102   |    0    |    0    |    0    |
|          |    Ry_read_read_fu_108   |    0    |    0    |    0    |
|          |    Rx_read_read_fu_114   |    0    |    0    |    0    |
|          |    Rz_read_read_fu_120   |    0    |    0    |    0    |
|   read   |   pIn_read_read_fu_126   |    0    |    0    |    0    |
|          |    ny_read_read_fu_132   |    0    |    0    |    0    |
|          |    nx_read_read_fu_138   |    0    |    0    |    0    |
|          |    nz_read_read_fu_144   |    0    |    0    |    0    |
|          | numiter_read_read_fu_150 |    0    |    0    |    0    |
|          |   tIn_read_read_fu_156   |    0    |    0    |    0    |
|          |   tOut_read_read_fu_162  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln47_write_fu_168 |    0    |    0    |    0    |
|          |  write_ln47_write_fu_175 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_243        |    0    |    0    |    0    |
|          |        grp_fu_250        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  fptrunc |        grp_fu_256        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   fpext  |        grp_fu_259        |    0    |    0    |    0    |
|          |        grp_fu_262        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_329       |    0    |    0    |    0    |
|          |       cast1_fu_333       |    0    |    0    |    0    |
|   zext   |       cast2_fu_343       |    0    |    0    |    0    |
|          |       cast3_fu_347       |    0    |    0    |    0    |
|          |     zext_ln27_fu_405     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    29   |   1933  |   1758  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    Cap_read_reg_418    |   32   |
|     Rx_read_reg_435    |   32   |
|     Ry_read_reg_430    |   32   |
|     Rz_read_reg_440    |   32   |
|     add5927_reg_558    |   32   |
|    add_ln30_reg_526    |   96   |
| bitcast_ln47_1_reg_534 |   32   |
| bitcast_ln47_2_reg_541 |   32   |
|  bitcast_ln47_reg_475  |   32   |
|     bound4_reg_515     |   96   |
|      bound_reg_480     |   64   |
|      cast2_reg_485     |   96   |
|      cast3_reg_490     |   96   |
|       cb_reg_462       |   32   |
|       cc_reg_500       |   32   |
|      conv4_reg_457     |   64   |
|       cs_reg_451       |   32   |
|       cw_reg_445       |   32   |
|     dt_read_reg_413    |   32   |
|      empty_reg_548     |   32   |
|       i_1_reg_520      |   31   |
|        i_reg_208       |   31   |
|indvar_flatten11_reg_219|   96   |
|      mul13_reg_553     |   32   |
|      mul1_reg_505      |   32   |
|      mul2_reg_510      |   32   |
|      mul5_reg_470      |   64   |
|  numiter_read_reg_495  |   32   |
|         reg_281        |   64   |
|         reg_286        |   64   |
|         reg_292        |   64   |
|         reg_299        |   32   |
|         reg_304        |   32   |
|         reg_309        |   32   |
|         reg_314        |   32   |
|         reg_319        |   32   |
|   stepDivCap_reg_423   |   32   |
|  tIn_addr_035_reg_194  |    1   |
|  tOut_addr_034_reg_182 |    1   |
+------------------------+--------+
|          Total         |  1696  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| tOut_addr_034_reg_182 |  p0  |   2  |   1  |    2   ||    9    |
|  tIn_addr_035_reg_194 |  p0  |   2  |   1  |    2   ||    9    |
|       grp_fu_230      |  p0  |   3  |  32  |   96   ||    14   |
|       grp_fu_230      |  p1  |   6  |  32  |   192  ||    31   |
|       grp_fu_234      |  p0  |   6  |  32  |   192  ||    31   |
|       grp_fu_234      |  p1  |   4  |  32  |   128  ||    20   |
|       grp_fu_239      |  p0  |   5  |  32  |   160  ||    26   |
|       grp_fu_239      |  p1  |   4  |  32  |   128  ||    20   |
|       grp_fu_243      |  p0  |   3  |  32  |   96   ||    14   |
|       grp_fu_243      |  p1  |   6  |  32  |   192  ||    31   |
|       grp_fu_250      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_259      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_265      |  p0  |   3  |  64  |   192  ||    14   |
|       grp_fu_265      |  p1  |   3  |  64  |   192  ||    14   |
|       grp_fu_270      |  p1  |   2  |  64  |   128  |
|       grp_fu_350      |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_350      |  p1  |   2  |  64  |   128  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  2020  || 7.33471 ||   269   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1933  |  1758  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   269  |
|  Register |    -   |    -   |  1696  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    7   |  3629  |  2027  |
+-----------+--------+--------+--------+--------+
