# Module
### Solution
```Verilog
module top_module ( input a, input b, output out );
    mod_a instance1(a, b, out);
endmodule
```
[code](20.v)

### Timing diagrams for selected test cases
![result](https://github.com/Offliners/HDLBits-writeup/blob/main/Verilog%20Language/20/result.PNG)
