set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property PACKAGE_PIN G16 [get_ports hdmi_clk]

# B0
set_property PACKAGE_PIN H22 [get_ports {hdmi_d[8]}]
# B1
set_property PACKAGE_PIN G22 [get_ports {hdmi_d[9]}]
# B2
set_property PACKAGE_PIN G17 [get_ports {hdmi_d[10]}]
# B3
set_property PACKAGE_PIN F17 [get_ports {hdmi_d[11]}]
# B4
set_property PACKAGE_PIN G15 [get_ports {hdmi_d[12]}]
# B5
set_property PACKAGE_PIN D15 [get_ports {hdmi_d[13]}]
# B6
set_property PACKAGE_PIN E15 [get_ports {hdmi_d[14]}]
# B7
set_property PACKAGE_PIN F18 [get_ports {hdmi_d[15]}]
# G0
set_property PACKAGE_PIN E18 [get_ports {hdmi_d[0]}]
# G1
set_property PACKAGE_PIN H17 [get_ports {hdmi_d[1]}]
# G2
set_property PACKAGE_PIN H18 [get_ports {hdmi_d[2]}]
# G3
set_property PACKAGE_PIN H19 [get_ports {hdmi_d[3]}]
# G4
set_property PACKAGE_PIN H20 [get_ports {hdmi_d[4]}]
# G5
set_property PACKAGE_PIN G19 [get_ports {hdmi_d[5]}]
# G6
set_property PACKAGE_PIN F19 [get_ports {hdmi_d[6]}]
# G7
set_property PACKAGE_PIN G20 [get_ports {hdmi_d[7]}]
# R0
set_property PACKAGE_PIN G21 [get_ports {hdmi_d[16]}]
# R1
set_property PACKAGE_PIN F21 [get_ports {hdmi_d[17]}]
# R2
set_property PACKAGE_PIN F22 [get_ports {hdmi_d[18]}]
# R3
set_property PACKAGE_PIN E21 [get_ports {hdmi_d[19]}]
# R4
set_property PACKAGE_PIN D21 [get_ports {hdmi_d[20]}]
# R5
set_property PACKAGE_PIN D22 [get_ports {hdmi_d[21]}]
# R6
set_property PACKAGE_PIN C22 [get_ports {hdmi_d[22]}]
# R7
set_property PACKAGE_PIN B21 [get_ports {hdmi_d[23]}]

# Y0
#set_property PACKAGE_PIN E18 [get_ports {hdmi_d[0]}]
# Y1
#set_property PACKAGE_PIN H17 [get_ports {hdmi_d[1]}]
# Y2
#set_property PACKAGE_PIN H18 [get_ports {hdmi_d[2]}]
# Y3
#set_property PACKAGE_PIN H19 [get_ports {hdmi_d[3]}]
# Y4
#set_property PACKAGE_PIN H20 [get_ports {hdmi_d[4]}]
# Y5
#set_property PACKAGE_PIN G19 [get_ports {hdmi_d[5]}]
# Y6
#set_property PACKAGE_PIN F19 [get_ports {hdmi_d[6]}]
# Y7
#set_property PACKAGE_PIN G20 [get_ports {hdmi_d[7]}]
# Cb0/Cr0
#set_property PACKAGE_PIN G21 [get_ports {hdmi_d[8]}]
# Cb1/Cr1
#set_property PACKAGE_PIN F21 [get_ports {hdmi_d[9]}]
# Cb2/Cr2
#set_property PACKAGE_PIN F22 [get_ports {hdmi_d[10]}]
# Cb3/Cr3
#set_property PACKAGE_PIN E21 [get_ports {hdmi_d[11]}]
# Cb4/Cr4
#set_property PACKAGE_PIN D21 [get_ports {hdmi_d[12]}]
# Cb5/Cr5
#set_property PACKAGE_PIN D22 [get_ports {hdmi_d[13]}]
# Cb6/Cr6
#set_property PACKAGE_PIN C22 [get_ports {hdmi_d[14]}]
# Cb7/Cr7
#set_property PACKAGE_PIN B21 [get_ports {hdmi_d[15]}]

# Cb0
#set_property PACKAGE_PIN H22 [get_ports {hdmi_d[8]}]
# Cb1
#set_property PACKAGE_PIN G22 [get_ports {hdmi_d[9]}]
# Cb2
#set_property PACKAGE_PIN G17 [get_ports {hdmi_d[10]}]
# Cb3
#set_property PACKAGE_PIN F17 [get_ports {hdmi_d[11]}]
# Cb4
#set_property PACKAGE_PIN G15 [get_ports {hdmi_d[12]}]
# Cb5
#set_property PACKAGE_PIN D15 [get_ports {hdmi_d[13]}]
# Cb6
#set_property PACKAGE_PIN E15 [get_ports {hdmi_d[14]}]
# Cb7
#set_property PACKAGE_PIN F18 [get_ports {hdmi_d[15]}]
# Y0
#set_property PACKAGE_PIN E18 [get_ports {hdmi_d[0]}]
# Y1
#set_property PACKAGE_PIN H17 [get_ports {hdmi_d[1]}]
# Y2
#set_property PACKAGE_PIN H18 [get_ports {hdmi_d[2]}]
# Y3
#set_property PACKAGE_PIN H19 [get_ports {hdmi_d[3]}]
# Y4
#set_property PACKAGE_PIN H20 [get_ports {hdmi_d[4]}]
# Y5
#set_property PACKAGE_PIN G19 [get_ports {hdmi_d[5]}]
# Y6
#set_property PACKAGE_PIN F19 [get_ports {hdmi_d[6]}]
# Y7
#set_property PACKAGE_PIN G20 [get_ports {hdmi_d[7]}]
# Cr0
#set_property PACKAGE_PIN G21 [get_ports {hdmi_d[16]}]
# Cr1
#set_property PACKAGE_PIN F21 [get_ports {hdmi_d[17]}]
# Cr2
#set_property PACKAGE_PIN F22 [get_ports {hdmi_d[18]}]
# Cr3
#set_property PACKAGE_PIN E21 [get_ports {hdmi_d[19]}]
# Cr4
#set_property PACKAGE_PIN D21 [get_ports {hdmi_d[20]}]
# Cr5
#set_property PACKAGE_PIN D22 [get_ports {hdmi_d[21]}]
# Cr6
#set_property PACKAGE_PIN C22 [get_ports {hdmi_d[22]}]
# Cr7
#set_property PACKAGE_PIN B21 [get_ports {hdmi_d[23]}]

set_property PACKAGE_PIN E20 [get_ports hdmi_de]
set_property PACKAGE_PIN E19 [get_ports hdmi_hs]
set_property PACKAGE_PIN C17 [get_ports {hdmi_nreset[0]}]
set_property PACKAGE_PIN F16 [get_ports hdmi_vs]
set_property PACKAGE_PIN B22 [get_ports hdmi_i2c_scl_io]
set_property PACKAGE_PIN A22 [get_ports hdmi_i2c_sda_io]

set_property IOSTANDARD LVCMOS33 [get_ports hdmi_i2c_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_i2c_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_clk]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_de]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_hs]
set_property IOSTANDARD LVCMOS33 [get_ports {hdmi_d[*]}]
set_property IOSTANDARD LVCMOS33 [get_ports hdmi_vs]

set_property IOSTANDARD LVCMOS33 [get_ports {hdmi_nreset[0]}]

set_property PULLUP true [get_ports hdmi_i2c_scl_io]
set_property PULLUP true [get_ports hdmi_i2c_sda_io]

set_property SLEW FAST [get_ports {hdmi_d[*]}]
set_property DRIVE 8 [get_ports {hdmi_d[*]}]
set_property SLEW FAST [get_ports hdmi_clk]
set_property SLEW FAST [get_ports hdmi_de]
set_property SLEW FAST [get_ports hdmi_hs]
set_property SLEW FAST [get_ports hdmi_vs]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/axis_passthrough_mon_0/inst/col_cnt[0]} {system_i/axis_passthrough_mon_0/inst/col_cnt[1]} {system_i/axis_passthrough_mon_0/inst/col_cnt[2]} {system_i/axis_passthrough_mon_0/inst/col_cnt[3]} {system_i/axis_passthrough_mon_0/inst/col_cnt[4]} {system_i/axis_passthrough_mon_0/inst/col_cnt[5]} {system_i/axis_passthrough_mon_0/inst/col_cnt[6]} {system_i/axis_passthrough_mon_0/inst/col_cnt[7]} {system_i/axis_passthrough_mon_0/inst/col_cnt[8]} {system_i/axis_passthrough_mon_0/inst/col_cnt[9]} {system_i/axis_passthrough_mon_0/inst/col_cnt[10]} {system_i/axis_passthrough_mon_0/inst/col_cnt[11]} {system_i/axis_passthrough_mon_0/inst/col_cnt[12]} {system_i/axis_passthrough_mon_0/inst/col_cnt[13]} {system_i/axis_passthrough_mon_0/inst/col_cnt[14]} {system_i/axis_passthrough_mon_0/inst/col_cnt[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/axis_passthrough_mon_0/inst/line_cnt[0]} {system_i/axis_passthrough_mon_0/inst/line_cnt[1]} {system_i/axis_passthrough_mon_0/inst/line_cnt[2]} {system_i/axis_passthrough_mon_0/inst/line_cnt[3]} {system_i/axis_passthrough_mon_0/inst/line_cnt[4]} {system_i/axis_passthrough_mon_0/inst/line_cnt[5]} {system_i/axis_passthrough_mon_0/inst/line_cnt[6]} {system_i/axis_passthrough_mon_0/inst/line_cnt[7]} {system_i/axis_passthrough_mon_0/inst/line_cnt[8]} {system_i/axis_passthrough_mon_0/inst/line_cnt[9]} {system_i/axis_passthrough_mon_0/inst/line_cnt[10]} {system_i/axis_passthrough_mon_0/inst/line_cnt[11]} {system_i/axis_passthrough_mon_0/inst/line_cnt[12]} {system_i/axis_passthrough_mon_0/inst/line_cnt[13]} {system_i/axis_passthrough_mon_0/inst/line_cnt[14]} {system_i/axis_passthrough_mon_0/inst/line_cnt[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/axis_passthrough_mon_0/inst/s_axis_tuser[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/axis_passthrough_mon_0/inst/fps_cnt[0]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[1]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[2]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[3]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[4]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[5]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[6]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[7]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[8]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[9]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[10]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[11]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[12]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[13]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[14]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[15]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[16]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[17]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[18]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[19]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[20]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[21]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[22]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[23]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[24]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[25]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[26]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[27]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[28]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[29]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[30]} {system_i/axis_passthrough_mon_0/inst/fps_cnt[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[0]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[1]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[2]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[3]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[4]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[5]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[6]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[7]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[8]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[9]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[10]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[11]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[12]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[13]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[14]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[15]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[16]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[17]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[18]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[19]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[20]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[21]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[22]} {system_i/axis_passthrough_mon_0/inst/s_axis_tdata[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list system_i/axis_passthrough_mon_0/inst/s_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list system_i/axis_passthrough_mon_0/inst/s_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list system_i/axis_passthrough_mon_0/inst/s_axis_tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
