<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  9 21:28:54 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>693</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>345</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.761</td>
<td>128.844
<td>0.000</td>
<td>3.881</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.761</td>
<td>128.844
<td>0.000</td>
<td>3.881</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.523</td>
<td>64.422
<td>0.000</td>
<td>7.761</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>64.422(MHz)</td>
<td>76.575(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.464</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>13.016</td>
</tr>
<tr>
<td>2</td>
<td>2.824</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.655</td>
</tr>
<tr>
<td>3</td>
<td>2.874</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.606</td>
</tr>
<tr>
<td>4</td>
<td>2.881</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.599</td>
</tr>
<tr>
<td>5</td>
<td>3.247</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.233</td>
</tr>
<tr>
<td>6</td>
<td>3.660</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_gpo_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>11.819</td>
</tr>
<tr>
<td>7</td>
<td>5.055</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.424</td>
</tr>
<tr>
<td>8</td>
<td>5.055</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.424</td>
</tr>
<tr>
<td>9</td>
<td>5.056</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.423</td>
</tr>
<tr>
<td>10</td>
<td>5.056</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.423</td>
</tr>
<tr>
<td>11</td>
<td>5.056</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.423</td>
</tr>
<tr>
<td>12</td>
<td>5.479</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.001</td>
</tr>
<tr>
<td>13</td>
<td>5.479</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>10.001</td>
</tr>
<tr>
<td>14</td>
<td>5.536</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.943</td>
</tr>
<tr>
<td>15</td>
<td>5.536</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.943</td>
</tr>
<tr>
<td>16</td>
<td>5.875</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.604</td>
</tr>
<tr>
<td>17</td>
<td>5.875</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.604</td>
</tr>
<tr>
<td>18</td>
<td>5.894</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_address_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.585</td>
</tr>
<tr>
<td>19</td>
<td>6.104</td>
<td>u_msxbus/ff_bus_address_4_s0/Q</td>
<td>u_gpio/ff_read_ready_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.019</td>
</tr>
<tr>
<td>20</td>
<td>6.288</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.191</td>
</tr>
<tr>
<td>21</td>
<td>6.288</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>9.191</td>
</tr>
<tr>
<td>22</td>
<td>6.789</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>23</td>
<td>6.789</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_read_data_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>8.690</td>
</tr>
<tr>
<td>24</td>
<td>7.809</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_write_data_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>7.671</td>
</tr>
<tr>
<td>25</td>
<td>7.813</td>
<td>u_msxbus/ff_n_sltsl_0_s0/Q</td>
<td>u_msxbus/ff_bus_write_data_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>7.667</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>ff_state_count_14_s0/Q</td>
<td>ff_state_count_14_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>ff_state_count_15_s0/Q</td>
<td>ff_state_count_15_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>ff_div_count_1_s0/Q</td>
<td>ff_div_count_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>ff_div_count_7_s0/Q</td>
<td>ff_div_count_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>ff_div_count_13_s0/Q</td>
<td>ff_div_count_13_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>ff_div_count_15_s0/Q</td>
<td>ff_div_count_15_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>ff_1mhz_count_2_s0/Q</td>
<td>ff_1mhz_count_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>ff_1mhz_count_6_s0/Q</td>
<td>ff_1mhz_count_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>ff_state_count_4_s0/Q</td>
<td>ff_state_count_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>ff_div_count_10_s0/Q</td>
<td>ff_div_count_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>ff_1mhz_count_4_s0/Q</td>
<td>ff_1mhz_count_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>ff_state_0_s1/Q</td>
<td>ff_state_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>ff_state_count_0_s0/Q</td>
<td>ff_state_count_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>ff_state_count_8_s0/Q</td>
<td>ff_state_count_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.852</td>
<td>u_pwm/ff_integ_9_s0/Q</td>
<td>u_pwm/ff_integ_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>16</td>
<td>0.852</td>
<td>u_pwm/ff_integ_11_s0/Q</td>
<td>u_pwm/ff_integ_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>17</td>
<td>0.852</td>
<td>u_pwm/ff_integ_15_s0/Q</td>
<td>u_pwm/ff_integ_15_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>18</td>
<td>0.892</td>
<td>ff_state_count_9_s0/Q</td>
<td>ff_state_count_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>19</td>
<td>0.892</td>
<td>ff_1mhz_count_5_s0/Q</td>
<td>ff_1mhz_count_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>20</td>
<td>0.893</td>
<td>ff_div_count_0_s0/Q</td>
<td>ff_div_count_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>21</td>
<td>0.893</td>
<td>ff_div_count_9_s0/Q</td>
<td>ff_div_count_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>22</td>
<td>0.893</td>
<td>ff_div_count_14_s0/Q</td>
<td>ff_div_count_14_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>23</td>
<td>0.896</td>
<td>ff_state_1_s0/Q</td>
<td>ff_state_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>24</td>
<td>0.937</td>
<td>ff_sound_level_7_s0/Q</td>
<td>ff_sound_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>25</td>
<td>0.944</td>
<td>ff_state_count_12_s0/Q</td>
<td>ff_state_count_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_reset_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_1mhz_count_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_1mhz_count_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_sound_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_div_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_sound_level_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_div_freq_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>u_gpio/ff_read_ready_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_div_count_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>ff_div_freq_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>15.854</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>u_gpio/ff_gpo_5_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>u_gpio/ff_gpo_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 19.415%; route: 10.030, 77.064%; tC2Q: 0.458, 3.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>15.493</td>
<td>2.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_gpio/ff_gpo_3_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>u_gpio/ff_gpo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 19.968%; route: 9.670, 76.410%; tC2Q: 0.458, 3.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>u_gpio/ff_gpo_2_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>u_gpio/ff_gpo_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 20.047%; route: 9.620, 76.317%; tC2Q: 0.458, 3.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>15.437</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>u_gpio/ff_gpo_4_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>u_gpio/ff_gpo_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 20.058%; route: 9.613, 76.305%; tC2Q: 0.458, 3.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>15.071</td>
<td>1.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_gpio/ff_gpo_1_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_gpio/ff_gpo_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 20.658%; route: 9.247, 75.596%; tC2Q: 0.458, 3.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_gpo_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>12.648</td>
<td>1.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>u_gpio/n11_s0/I0</td>
</tr>
<tr>
<td>13.450</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[0][B]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s0/F</td>
</tr>
<tr>
<td>14.658</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">u_gpio/ff_gpo_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_gpio/ff_gpo_0_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_gpio/ff_gpo_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.527, 21.380%; route: 8.834, 74.742%; tC2Q: 0.458, 3.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>13.263</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_msxbus/ff_bus_address_3_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_msxbus/ff_bus_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 27.907%; route: 7.057, 67.696%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>13.263</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>u_msxbus/ff_bus_address_5_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>u_msxbus/ff_bus_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 27.907%; route: 7.057, 67.696%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>13.261</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>u_msxbus/ff_bus_address_1_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>u_msxbus/ff_bus_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 27.910%; route: 7.056, 67.693%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>13.261</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT42[B]</td>
<td>u_msxbus/ff_bus_address_6_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT42[B]</td>
<td>u_msxbus/ff_bus_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 27.910%; route: 7.056, 67.693%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>13.261</td>
<td>2.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_msxbus/ff_bus_address_7_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_msxbus/ff_bus_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 27.910%; route: 7.056, 67.693%; tC2Q: 0.458, 4.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>12.839</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 29.088%; route: 6.633, 66.329%; tC2Q: 0.458, 4.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>12.839</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB33[B]</td>
<td>u_msxbus/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB33[B]</td>
<td>u_msxbus/ff_bus_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 29.088%; route: 6.633, 66.329%; tC2Q: 0.458, 4.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.782</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>u_msxbus/ff_bus_read_data_0_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[B]</td>
<td>u_msxbus/ff_bus_read_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 29.316%; route: 6.570, 66.075%; tC2Q: 0.458, 4.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.782</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_msxbus/ff_bus_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_msxbus/ff_bus_read_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 29.316%; route: 6.570, 66.075%; tC2Q: 0.458, 4.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.443</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>u_msxbus/ff_bus_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>u_msxbus/ff_bus_read_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 30.351%; route: 6.231, 64.877%; tC2Q: 0.458, 4.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.443</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>u_msxbus/ff_bus_read_data_5_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>u_msxbus/ff_bus_read_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 30.351%; route: 6.231, 64.877%; tC2Q: 0.458, 4.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.901</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>9.324</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>u_msxbus/n47_s0/I2</td>
</tr>
<tr>
<td>10.385</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s0/F</td>
</tr>
<tr>
<td>12.424</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[B]</td>
<td>u_msxbus/ff_bus_address_0_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[B]</td>
<td>u_msxbus/ff_bus_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 30.349%; route: 6.218, 64.870%; tC2Q: 0.458, 4.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.961</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gpio/ff_read_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_msxbus/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_address_4_s0/Q</td>
</tr>
<tr>
<td>6.862</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>u_gpio/n11_s2/I0</td>
</tr>
<tr>
<td>7.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s2/F</td>
</tr>
<tr>
<td>9.926</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_gpio/n11_s1/I2</td>
</tr>
<tr>
<td>11.025</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_gpio/n11_s1/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_gpio/n48_s0/I0</td>
</tr>
<tr>
<td>11.858</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">u_gpio/n48_s0/F</td>
</tr>
<tr>
<td>11.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">u_gpio/ff_read_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_gpio/ff_read_ready_s0/CLK</td>
</tr>
<tr>
<td>17.961</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>u_gpio/ff_read_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 28.240%; route: 6.014, 66.678%; tC2Q: 0.458, 5.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>u_msxbus/ff_bus_read_data_6_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>u_msxbus/ff_bus_read_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 31.716%; route: 5.818, 63.297%; tC2Q: 0.458, 4.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>12.029</td>
<td>2.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>u_msxbus/ff_bus_read_data_7_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>u_msxbus/ff_bus_read_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 31.716%; route: 5.818, 63.297%; tC2Q: 0.458, 4.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>11.529</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_msxbus/ff_bus_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_msxbus/ff_bus_read_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 33.543%; route: 5.317, 61.183%; tC2Q: 0.458, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_read_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>7.875</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][B]</td>
<td>u_msxbus/n47_s1/I2</td>
</tr>
<tr>
<td>8.907</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[1][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n47_s1/F</td>
</tr>
<tr>
<td>8.924</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][A]</td>
<td>u_msxbus/n110_s1/I0</td>
</tr>
<tr>
<td>9.985</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C16[3][A]</td>
<td style=" background: #97FFFF;">u_msxbus/n110_s1/F</td>
</tr>
<tr>
<td>11.529</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_read_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_msxbus/ff_bus_read_data_3_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_msxbus/ff_bus_read_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 33.543%; route: 5.317, 61.183%; tC2Q: 0.458, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_write_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>u_msxbus/n85_s1/I2</td>
</tr>
<tr>
<td>9.299</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n85_s1/F</td>
</tr>
<tr>
<td>10.509</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_write_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>u_msxbus/ff_bus_write_data_2_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>u_msxbus/ff_bus_write_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.447, 18.864%; route: 5.765, 75.160%; tC2Q: 0.458, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_msxbus/ff_n_sltsl_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_msxbus/ff_bus_write_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_msxbus/ff_n_sltsl_0_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_n_sltsl_0_s0/Q</td>
</tr>
<tr>
<td>7.037</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[3][B]</td>
<td>u_msxbus/n143_s2/I1</td>
</tr>
<tr>
<td>7.859</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C16[3][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n143_s2/F</td>
</tr>
<tr>
<td>8.674</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>u_msxbus/n85_s1/I2</td>
</tr>
<tr>
<td>9.299</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">u_msxbus/n85_s1/F</td>
</tr>
<tr>
<td>10.505</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">u_msxbus/ff_bus_write_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.361</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>u_msxbus/ff_bus_write_data_3_s0/CLK</td>
</tr>
<tr>
<td>18.318</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>u_msxbus/ff_bus_write_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.447, 18.874%; route: 5.761, 75.148%; tC2Q: 0.458, 5.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>ff_state_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_14_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n256_s2/I2</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n256_s2/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>ff_state_count_14_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>ff_state_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>ff_state_count_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_15_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>n255_s1/I3</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n255_s1/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>ff_state_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>ff_state_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>ff_div_count_1_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">ff_div_count_1_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>n183_s0/I3</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">n183_s0/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">ff_div_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>ff_div_count_1_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>ff_div_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>ff_div_count_7_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">ff_div_count_7_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>n177_s0/I3</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">n177_s0/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">ff_div_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>ff_div_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>ff_div_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>ff_div_count_13_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_13_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n171_s2/I1</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n171_s2/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>ff_div_count_13_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>ff_div_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>ff_div_count_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_15_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>ff_div_count_15_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>ff_div_count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_1mhz_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_1mhz_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>ff_1mhz_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_2_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n89_s1/I2</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n89_s1/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>ff_1mhz_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>ff_1mhz_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_1mhz_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_1mhz_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>ff_1mhz_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_6_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>n78_s3/I3</td>
</tr>
<tr>
<td>3.487</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">n78_s3/F</td>
</tr>
<tr>
<td>3.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>ff_1mhz_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>ff_1mhz_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>ff_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">ff_state_count_4_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>n266_s2/I3</td>
</tr>
<tr>
<td>3.488</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">n266_s2/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">ff_state_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>ff_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>ff_state_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>ff_div_count_10_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_10_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>n174_s0/I3</td>
</tr>
<tr>
<td>3.488</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">n174_s0/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">ff_div_count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>ff_div_count_10_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>ff_div_count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_1mhz_count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_1mhz_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>ff_1mhz_count_4_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_4_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n87_s1/I1</td>
</tr>
<tr>
<td>3.488</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>ff_1mhz_count_4_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>ff_1mhz_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>ff_state_0_s1/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">ff_state_0_s1/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>n402_s3/I0</td>
</tr>
<tr>
<td>3.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">n402_s3/F</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">ff_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>ff_state_0_s1/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>ff_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>ff_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_0_s0/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>n270_s2/I2</td>
</tr>
<tr>
<td>3.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n270_s2/F</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">ff_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>ff_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>ff_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ff_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">ff_state_count_8_s0/Q</td>
</tr>
<tr>
<td>3.117</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n262_s2/I3</td>
</tr>
<tr>
<td>3.489</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n262_s2/F</td>
</tr>
<tr>
<td>3.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">ff_state_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ff_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ff_state_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pwm/ff_integ_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pwm/ff_integ_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_pwm/ff_integ_9_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_9_s0/Q</td>
</tr>
<tr>
<td>3.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][B]</td>
<td>u_pwm/w_integ_9_s/I0</td>
</tr>
<tr>
<td>3.631</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" background: #97FFFF;">u_pwm/w_integ_9_s/SUM</td>
</tr>
<tr>
<td>3.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_pwm/ff_integ_9_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][B]</td>
<td>u_pwm/ff_integ_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pwm/ff_integ_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pwm/ff_integ_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_pwm/ff_integ_11_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_11_s0/Q</td>
</tr>
<tr>
<td>3.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td>u_pwm/w_integ_11_s/I0</td>
</tr>
<tr>
<td>3.631</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">u_pwm/w_integ_11_s/SUM</td>
</tr>
<tr>
<td>3.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_pwm/ff_integ_11_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>u_pwm/ff_integ_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pwm/ff_integ_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pwm/ff_integ_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>u_pwm/ff_integ_15_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_15_s0/Q</td>
</tr>
<tr>
<td>3.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C18[0][B]</td>
<td>u_pwm/w_integ_15_s/I0</td>
</tr>
<tr>
<td>3.631</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">u_pwm/w_integ_15_s/SUM</td>
</tr>
<tr>
<td>3.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" font-weight:bold;">u_pwm/ff_integ_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>u_pwm/ff_integ_15_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>u_pwm/ff_integ_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>ff_state_count_9_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">ff_state_count_9_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n261_s2/I3</td>
</tr>
<tr>
<td>3.671</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n261_s2/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">ff_state_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>ff_state_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>ff_state_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_1mhz_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_1mhz_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>ff_1mhz_count_5_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_5_s0/Q</td>
</tr>
<tr>
<td>3.115</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>n86_s1/I2</td>
</tr>
<tr>
<td>3.671</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>3.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">ff_1mhz_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>ff_1mhz_count_5_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>ff_1mhz_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>ff_div_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_0_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>n184_s0/I2</td>
</tr>
<tr>
<td>3.672</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">n184_s0/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>ff_div_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>ff_div_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>ff_div_count_9_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_9_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n175_s0/I3</td>
</tr>
<tr>
<td>3.672</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n175_s0/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>ff_div_count_9_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>ff_div_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_div_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_div_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>ff_div_count_14_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_14_s0/Q</td>
</tr>
<tr>
<td>3.116</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>n170_s2/I3</td>
</tr>
<tr>
<td>3.672</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n170_s2/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">ff_div_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>ff_div_count_14_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>ff_div_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>ff_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">ff_state_1_s0/Q</td>
</tr>
<tr>
<td>3.120</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>n328_s0/I0</td>
</tr>
<tr>
<td>3.676</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" background: #97FFFF;">n328_s0/F</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">ff_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>ff_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>ff_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_sound_level_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sound_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>ff_sound_level_7_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">ff_sound_level_7_s0/Q</td>
</tr>
<tr>
<td>3.344</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>n110_s2/I1</td>
</tr>
<tr>
<td>3.716</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">n110_s2/F</td>
</tr>
<tr>
<td>3.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">ff_sound_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>ff_sound_7_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>ff_sound_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_state_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_state_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>ff_state_count_12_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">ff_state_count_12_s0/Q</td>
</tr>
<tr>
<td>3.351</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n259_s2/I0</td>
</tr>
<tr>
<td>3.723</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n259_s2/F</td>
</tr>
<tr>
<td>3.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">ff_state_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>124</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>ff_state_count_11_s0/CLK</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>ff_state_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_1mhz_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_1mhz_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_1mhz_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_1mhz_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_1mhz_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_1mhz_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_div_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_div_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_div_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_level_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_level_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_level_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_div_freq_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_div_freq_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_div_freq_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_gpio/ff_read_ready_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_gpio/ff_read_ready_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_gpio/ff_read_ready_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_div_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_div_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_div_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_div_freq_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>10.356</td>
<td>2.595</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>10.618</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_div_freq_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>18.117</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>18.302</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_div_freq_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>124</td>
<td>clk</td>
<td>2.464</td>
<td>0.262</td>
</tr>
<tr>
<td>106</td>
<td>n93_4</td>
<td>10.967</td>
<td>2.479</td>
</tr>
<tr>
<td>46</td>
<td>w_1mhz</td>
<td>8.755</td>
<td>2.801</td>
</tr>
<tr>
<td>20</td>
<td>n325_12</td>
<td>8.077</td>
<td>1.003</td>
</tr>
<tr>
<td>18</td>
<td>ff_state[1]</td>
<td>12.176</td>
<td>0.509</td>
</tr>
<tr>
<td>17</td>
<td>ff_state[0]</td>
<td>11.683</td>
<td>0.833</td>
</tr>
<tr>
<td>16</td>
<td>ff_state[2]</td>
<td>12.012</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>n325_4</td>
<td>8.077</td>
<td>1.655</td>
</tr>
<tr>
<td>13</td>
<td>n325_10</td>
<td>10.932</td>
<td>0.997</td>
</tr>
<tr>
<td>12</td>
<td>n555_5</td>
<td>8.695</td>
<td>1.002</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C20</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C20</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C19</td>
<td>75.00%</td>
</tr>
<tr>
<td>R15C18</td>
<td>73.61%</td>
</tr>
<tr>
<td>R14C27</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C26</td>
<td>59.72%</td>
</tr>
<tr>
<td>R14C26</td>
<td>59.72%</td>
</tr>
<tr>
<td>R15C25</td>
<td>58.33%</td>
</tr>
<tr>
<td>R15C15</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
