// Seed: 3935171395
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7
    , id_9
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wand id_2 id_29,
    output tri1 id_3,
    output wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    output tri1 id_13,
    output tri id_14,
    input tri0 id_15,
    output wor id_16,
    input tri id_17,
    input wand id_18,
    output supply0 id_19,
    input wor id_20
    , id_30,
    input wor id_21,
    output tri0 id_22,
    input supply0 id_23,
    input tri id_24,
    input tri0 id_25,
    input supply0 id_26,
    output supply1 id_27
);
  wire id_31;
  xor primCall (
      id_14,
      id_30,
      id_18,
      id_15,
      id_6,
      id_0,
      id_17,
      id_26,
      id_25,
      id_31,
      id_8,
      id_7,
      id_24,
      id_12,
      id_2,
      id_11,
      id_10,
      id_20,
      id_23
  );
  module_0 modCall_1 (
      id_19,
      id_26,
      id_11,
      id_27,
      id_10,
      id_0,
      id_3,
      id_29
  );
  assign modCall_1.id_3 = 0;
endmodule
