INFO-FLOW: Workspace C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2 opened at Wed Apr 17 16:05:47 -0400 2024
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.103 sec.
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.152 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.155 sec.
Command         ap_source done; 0.155 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.203 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Command     set_part done; 0.292 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_directive_array_partition -type block -factor 80 -dim 2 mmult_hw a 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireda block=positionBoolean0type factor=80 dim=2 
Execute     set_directive_array_partition -type block -factor 80 -dim 1 mmult_hw b 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireda block=positionBoolean0type factor=80 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredb block=positionBoolean0type factor=80 dim=1 
Execute     set_directive_pipeline -II 1 mmult_hw/L2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireda block=positionBoolean0type factor=80 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredb block=positionBoolean0type factor=80 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/mmult_test.cpp 
Execute       is_xip C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/mmult_test.cpp 
Execute       is_encrypted C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/mmult_accel.cpp 
Execute       is_xip C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/mmult_accel.cpp 
Execute       get_default_platform 
Execute       source run_sim.tcl 
Command       ap_source done; 0.147 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4.063 sec.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling mmult_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted mmult_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "mmult_accel.cpp"   -DDB_DEBUG  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E mmult_accel.cpp -DDB_DEBUG -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp
Command         clang done; 0.878 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.363 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -DDB_DEBUG  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp"  -o "C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -DDB_DEBUG -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/useless.bc
Command         clang done; 1.117 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireda block=positionBoolean0type factor=80 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredb block=positionBoolean0type factor=80 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequireda block=positionBoolean0type factor=80 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredb block=positionBoolean0type factor=80 dim=1 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.339 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++98 -directive=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.902 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/xilinx-dataflow-lawyer.mmult_accel.pp.0.cpp.diag.yml C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/xilinx-dataflow-lawyer.mmult_accel.pp.0.cpp.out.log 2> C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/xilinx-dataflow-lawyer.mmult_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.348 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/tidy-3.1.mmult_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/tidy-3.1.mmult_accel.pp.0.cpp.out.log 2> C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/tidy-3.1.mmult_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.971 sec.
Execute           ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/xilinx-legacy-rewriter.mmult_accel.pp.0.cpp.out.log 2> C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/xilinx-legacy-rewriter.mmult_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.335 sec.
Command         tidy_31 done; 1.341 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.977 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pragma.2.cpp"  -DDB_DEBUG  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.pragma.2.cpp -DDB_DEBUG -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.bc
Command         clang done; 1.158 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/mmult_accel.g.bc -hls-opt -except-internalize HLS_accel -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g 
Command         llvm-ld done; 0.981 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.211 ; gain = 17.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.211 ; gain = 17.852
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.pp.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.411 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top HLS_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.0.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:153).
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:143).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<unsigned char, 160>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:157).
INFO: [XFORM 203-603] Inlining function 'push_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:165).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' into 'HLS_accel' (mmult_accel.cpp:22).
Command           transform done; 0.126 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 106.867 ; gain = 21.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.1.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 108.934 ; gain = 23.574
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.g.1.bc to C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.1.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (mmult_accel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (mmult_accel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:57) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult.h:59) in function 'HLS_accel' completely with a factor of 160.
INFO: [XFORM 203-101] Partitioning array 'a' (./mmult.h:131) in dimension 2 with a block factor 80.
INFO: [XFORM 203-101] Partitioning array 'b' (./mmult.h:132) in dimension 1 with a block factor 80.
Command           transform done; 1.134 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'HLS_accel' (mmult_accel.cpp:15)...159 expression(s) balanced.
Command           transform done; 0.403 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 138.633 ; gain = 53.273
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.2.bc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./mmult.h:138:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./mmult.h:148:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:56:3) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (./mmult.h:160:15) in function 'HLS_accel'.
Command           transform done; 2.649 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 158.578 ; gain = 73.219
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.887 sec.
Command       elaborate done; 13.527 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
Execute         ap_set_top_model HLS_accel 
Execute         get_model_list HLS_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model HLS_accel 
Execute         get_model_list HLS_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: HLS_accel
INFO-FLOW: Configuring Module : HLS_accel ...
Execute         set_default_model HLS_accel 
Execute         apply_spec_resource_limit HLS_accel 
INFO-FLOW: Model list for preprocess: HLS_accel
INFO-FLOW: Preprocessing Module: HLS_accel ...
Execute         set_default_model HLS_accel 
Execute         cdfg_preprocess -model HLS_accel 
Execute         rtl_gen_preprocess HLS_accel 
INFO-FLOW: Model list for synthesis: HLS_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model HLS_accel 
Execute         schedule -model HLS_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (11.315ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'HLS_accel' consists of the following:
	'mul' operation of DSP[1730] ('temp_3', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) [1416]  (3.36 ns)
	'add' operation of DSP[1730] ('tmp7', ./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22) [1730]  (3.02 ns)
	'add' operation of DSP[1731] ('tmp6', ./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22) [1731]  (3.02 ns)
	'add' operation ('tmp4', ./mmult.h:61->./mmult.h:157->mmult_accel.cpp:22) [1732]  (1.92 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.981 sec.
INFO: [HLS 200-111]  Elapsed time: 20.781 seconds; current allocated memory: 127.189 MB.
Execute         report -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.verbose.sched.rpt -verbose -f 
Command         report done; 1.116 sec.
Execute         db_write -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.sched.adb -f 
Command         db_write done; 0.526 sec.
INFO-FLOW: Finish scheduling HLS_accel.
Execute         set_default_model HLS_accel 
Execute         bind -model HLS_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=HLS_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.398 sec.
INFO: [HLS 200-111]  Elapsed time: 3.073 seconds; current allocated memory: 140.976 MB.
Execute         report -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.verbose.bind.rpt -verbose -f 
Command         report done; 1.517 sec.
Execute         db_write -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.bind.adb -f 
Command         db_write done; 0.599 sec.
INFO-FLOW: Finish binding HLS_accel.
Execute         get_model_list HLS_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess HLS_accel 
INFO-FLOW: Model list for RTL generation: HLS_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model HLS_accel -vendor xilinx -mg_file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_8s_8s_8ns_8_1_1' to 'HLS_accel_mac_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_8s_8s_8s_8_1_1' to 'HLS_accel_mac_mulcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_mulbkb': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_mulcud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
Command         create_rtl_model done; 1.681 sec.
INFO: [HLS 200-111]  Elapsed time: 3.879 seconds; current allocated memory: 152.667 MB.
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl HLS_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/syn/systemc/HLS_accel -synmodules HLS_accel 
Execute         gen_rtl HLS_accel -istop -style xilinx -f -lang vhdl -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/syn/vhdl/HLS_accel 
Command         gen_rtl done; 0.481 sec.
Execute         gen_rtl HLS_accel -istop -style xilinx -f -lang vlog -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/syn/verilog/HLS_accel 
Command         gen_rtl done; 0.292 sec.
Execute         export_constraint_db -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl -f -tool general 
Execute         report -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.design.xml -verbose -f -dv 
Command         report done; 0.482 sec.
Execute         report -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 0.714 sec.
Execute         gen_tb_info HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel -p C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db 
Execute         report -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/syn/report/HLS_accel_csynth.rpt -f 
Command         report done; 0.261 sec.
Execute         report -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/syn/report/HLS_accel_csynth.xml -f -x 
Command         report done; 0.216 sec.
Execute         report -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.verbose.rpt -verbose -f 
Command         report done; 1.833 sec.
Execute         db_write -model HLS_accel -o C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.adb -f 
Command         db_write done; 0.953 sec.
Execute         sc_get_clocks HLS_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain HLS_accel 
INFO-FLOW: Model list for RTL component generation: HLS_accel
INFO-FLOW: Handling components in module [HLS_accel] ... 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: Found component HLS_accel_mac_mulbkb.
INFO-FLOW: Append model HLS_accel_mac_mulbkb
INFO-FLOW: Found component HLS_accel_mac_mulcud.
INFO-FLOW: Append model HLS_accel_mac_mulcud
INFO-FLOW: Found component HLS_accel_a_0.
INFO-FLOW: Append model HLS_accel_a_0
INFO-FLOW: Found component HLS_accel_out.
INFO-FLOW: Append model HLS_accel_out
INFO-FLOW: Found component HLS_accel_CONTROL_BUS_s_axi.
INFO-FLOW: Append model HLS_accel_CONTROL_BUS_s_axi
INFO-FLOW: Append model HLS_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: HLS_accel_mac_mulbkb HLS_accel_mac_mulcud HLS_accel_a_0 HLS_accel_out HLS_accel_CONTROL_BUS_s_axi HLS_accel
INFO-FLOW: To file: write model HLS_accel_mac_mulbkb
INFO-FLOW: To file: write model HLS_accel_mac_mulcud
INFO-FLOW: To file: write model HLS_accel_a_0
INFO-FLOW: To file: write model HLS_accel_out
INFO-FLOW: To file: write model HLS_accel_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model HLS_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.157 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
Execute           source ./CONTROL_BUS.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.209 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.117 sec.
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.168 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.171 sec.
Command         ap_source done; 0.171 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=HLS_accel xml_exists=0
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=6 #gSsdmPorts=28
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute         sc_get_clocks HLS_accel 
Execute         source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 238.062 ; gain = 152.703
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_accel.
Command       autosyn done; 19.976 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 33.536 sec.
Execute     export_design -evaluate verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -evaluate verilog
Execute       send_msg_by_id WARNING @200-483@%s%s export_design -evaluate verilog export_design -flow impl -rtl verilog 
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.157 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.108 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.159 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.164 sec.
Command       ap_source done; 0.164 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=HLS_accel
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=HLS_accel
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.146 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.149 sec.
Command       ap_source done; 0.149 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.118 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.174 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.178 sec.
Command       ap_source done; 0.178 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.16 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.162 sec.
Command       ap_source done; 0.162 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.constraint.tcl 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/HLS_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.148 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.151 sec.
Command       ap_source done; 0.152 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_ip_cache 
Execute       get_config_export -vivado_enable_slr_assignment 
Execute       get_config_export -vivado_bd_cell_properties 
Execute       get_config_export -vivado_synth_design_args 
Execute       source C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_synth_run_properties 
Execute       get_config_export -vivado_impl_run_properties 
Execute       get_config_export -vivado_enable_pblock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture3/implementation_sol_3_2/hls_wrapped_mmult_prj/solution3_2/impl/verilog/impl.bat
Command     export_design done; 388.035 sec.
Execute     close_project 
Command   ap_source done; 426.037 sec.
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/aes/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/blowfish/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/des/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/rc4/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcl8.5/http1.0/pkgIndex.tcl 
Execute   source C:/Xilinx/Vivado/2018.3/tps/tcl/tcl8.5/opt0.4/pkgIndex.tcl 
