
*** Running vivado
    with args -log alu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu_top.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_top.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.996 ; gain = 0.023 ; free physical = 4025 ; free virtual = 12652
Command: link_design -top alu_top -part xc7a35tcpg236-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.191 ; gain = 0.000 ; free physical = 4051 ; free virtual = 12680
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/constraits/Basys-3-ALU.xdc]
Finished Parsing XDC File [/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/constraits/Basys-3-ALU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.672 ; gain = 0.000 ; free physical = 3834 ; free virtual = 12464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1743.641 ; gain = 403.645 ; free physical = 3831 ; free virtual = 12461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.469 ; gain = 52.828 ; free physical = 3729 ; free virtual = 12359

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11ed3bca1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.328 ; gain = 496.859 ; free physical = 3149 ; free virtual = 11780

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2576.250 ; gain = 0.000 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2576.250 ; gain = 0.000 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2576.250 ; gain = 0.000 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2608.266 ; gain = 32.016 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2608.266 ; gain = 32.016 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2608.266 ; gain = 32.016 ; free physical = 3015 ; free virtual = 11645
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.266 ; gain = 0.000 ; free physical = 3015 ; free virtual = 11645
Ending Logic Optimization Task | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2608.266 ; gain = 32.016 ; free physical = 3015 ; free virtual = 11645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2608.266 ; gain = 0.000 ; free physical = 3014 ; free virtual = 11645

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.266 ; gain = 0.000 ; free physical = 3014 ; free virtual = 11645

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.266 ; gain = 0.000 ; free physical = 3014 ; free virtual = 11645
Ending Netlist Obfuscation Task | Checksum: 11ed3bca1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.266 ; gain = 0.000 ; free physical = 3014 ; free virtual = 11645
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2608.266 ; gain = 864.625 ; free physical = 3014 ; free virtual = 11645
INFO: [runtcl-4] Executing : report_drc -file alu_top_drc_opted.rpt -pb alu_top_drc_opted.pb -rpx alu_top_drc_opted.rpx
Command: report_drc -file alu_top_drc_opted.rpt -pb alu_top_drc_opted.pb -rpx alu_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bruno/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2824 ; free virtual = 11455
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2754 ; free virtual = 11386
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a6188c93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2754 ; free virtual = 11386
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2754 ; free virtual = 11386

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 165e9a195

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 2554eb562

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2554eb562

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371
Phase 1 Placer Initialization | Checksum: 2554eb562

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2554eb562

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2554eb562

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2554eb562

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2739 ; free virtual = 11371

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 195719f9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2514 ; free virtual = 11144
Phase 2 Global Placement | Checksum: 195719f9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2514 ; free virtual = 11144

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195719f9b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2514 ; free virtual = 11144

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26431fdd9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2513 ; free virtual = 11144

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dca49626

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2513 ; free virtual = 11144

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dca49626

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2513 ; free virtual = 11144

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 125d0fa99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 193c98b87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 193c98b87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142
Phase 3 Detail Placement | Checksum: 193c98b87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 193c98b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193c98b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 193c98b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142
Phase 4.3 Placer Reporting | Checksum: 193c98b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193c98b87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142
Ending Placer Task | Checksum: f176f1cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2511 ; free virtual = 11142
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file alu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2528 ; free virtual = 11158
INFO: [runtcl-4] Executing : report_utilization -file alu_top_utilization_placed.rpt -pb alu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file alu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2492 ; free virtual = 11123
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2506 ; free virtual = 11137
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2465 ; free virtual = 11096
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2664.293 ; gain = 0.000 ; free physical = 2463 ; free virtual = 11094
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a2ab63b ConstDB: 0 ShapeSum: 774c3b90 RouteDB: 0
Post Restoration Checksum: NetGraph: dc720a3e | NumContArr: 34fea643 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 12a7b062e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2731.816 ; gain = 66.980 ; free physical = 2969 ; free virtual = 11602

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12a7b062e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2731.816 ; gain = 66.980 ; free physical = 2969 ; free virtual = 11602

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12a7b062e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2731.816 ; gain = 66.980 ; free physical = 2969 ; free virtual = 11602
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b418e262

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2738.816 ; gain = 73.980 ; free physical = 2961 ; free virtual = 11593

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b418e262

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b418e262

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593
Phase 3 Initial Routing | Checksum: 188d53930

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593
Phase 4 Rip-up And Reroute | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593
Phase 5 Delay and Skew Optimization | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593
Phase 6.1 Hold Fix Iter | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593
Phase 6 Post Hold Fix | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0338834 %
  Global Horizontal Routing Utilization  = 0.0504945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 185f8ce23

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11593

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1117bf20c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11592

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1117bf20c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11592
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: a6ad4e0b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11592

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.816 ; gain = 75.980 ; free physical = 2960 ; free virtual = 11592

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2740.816 ; gain = 76.523 ; free physical = 2960 ; free virtual = 11592
INFO: [runtcl-4] Executing : report_drc -file alu_top_drc_routed.rpt -pb alu_top_drc_routed.pb -rpx alu_top_drc_routed.rpx
Command: report_drc -file alu_top_drc_routed.rpt -pb alu_top_drc_routed.pb -rpx alu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file alu_top_methodology_drc_routed.rpt -pb alu_top_methodology_drc_routed.pb -rpx alu_top_methodology_drc_routed.rpx
Command: report_methodology -file alu_top_methodology_drc_routed.rpt -pb alu_top_methodology_drc_routed.pb -rpx alu_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file alu_top_power_routed.rpt -pb alu_top_power_summary_routed.pb -rpx alu_top_power_routed.rpx
Command: report_power -file alu_top_power_routed.rpt -pb alu_top_power_summary_routed.pb -rpx alu_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file alu_top_route_status.rpt -pb alu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file alu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file alu_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alu_top_bus_skew_routed.rpt -pb alu_top_bus_skew_routed.pb -rpx alu_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2818.426 ; gain = 0.000 ; free physical = 2903 ; free virtual = 11537
INFO: [Common 17-1381] The checkpoint '/home/bruno/Documents/Facultad/5to_anio/Arquitectura_de_Computadoras/Trabajos_Practicos/Basys3_Proyects/ALU/implementation/ALU/ALU.runs/impl_1/alu_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 18:16:05 2023...

*** Running vivado
    with args -log alu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu_top.tcl -notrace


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_top.tcl -notrace
Command: open_checkpoint alu_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.984 ; gain = 0.000 ; free physical = 3807 ; free virtual = 12443
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2265.328 ; gain = 5.938 ; free physical = 2184 ; free virtual = 10816
Restored from archive | CPU: 0.170000 secs | Memory: 1.135033 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2265.328 ; gain = 5.938 ; free physical = 2184 ; free virtual = 10816
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.328 ; gain = 0.000 ; free physical = 2184 ; free virtual = 10816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1.1 (64-bit) build 3900603
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2265.328 ; gain = 924.531 ; free physical = 2184 ; free virtual = 10816
Command: write_bitstream -force alu_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bruno/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15398464 bits.
Writing bitstream ./alu_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2747.602 ; gain = 482.273 ; free physical = 2498 ; free virtual = 11137
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 18:17:34 2023...
