[2025-09-15 22:41:12] START suite=qualcomm_srv trace=srv200_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3336828 heartbeat IPC: 2.997 cumulative IPC: 2.997 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6154854 heartbeat IPC: 3.549 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 26 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6154854 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 26 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6154854 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 12012535 heartbeat IPC: 1.707 cumulative IPC: 1.707 (Simulation time: 00 hr 02 min 28 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000005 cycles: 18351785 heartbeat IPC: 1.577 cumulative IPC: 1.64 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 24334278 heartbeat IPC: 1.672 cumulative IPC: 1.65 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 30296924 heartbeat IPC: 1.677 cumulative IPC: 1.657 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 36468229 heartbeat IPC: 1.62 cumulative IPC: 1.649 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 42290506 heartbeat IPC: 1.718 cumulative IPC: 1.66 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 48292009 heartbeat IPC: 1.666 cumulative IPC: 1.661 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 54203928 heartbeat IPC: 1.691 cumulative IPC: 1.665 (Simulation time: 00 hr 09 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 60101870 heartbeat IPC: 1.696 cumulative IPC: 1.668 (Simulation time: 00 hr 10 min 20 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 59654100 cumulative IPC: 1.676 (Simulation time: 00 hr 11 min 18 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 59654100 cumulative IPC: 1.676 (Simulation time: 00 hr 11 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.676 instructions: 100000003 cycles: 59654100
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.609 Average ROB Occupancy at Mispredict: 83.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00158
BRANCH_INDIRECT: 0.00693
BRANCH_CONDITIONAL: 5.592
BRANCH_DIRECT_CALL: 0.00421
BRANCH_INDIRECT_CALL: 0.00164
BRANCH_RETURN: 0.00269


====Backend Stall Breakdown====
ROB_STALL: 825871
LQ_STALL: 0
SQ_STALL: 1297412


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 163.87158
REPLAY_LOAD: 84.00129
NON_REPLAY_LOAD: 28.464819

== Total ==
ADDR_TRANS: 233517
REPLAY_LOAD: 130370
NON_REPLAY_LOAD: 461984

== Counts ==
ADDR_TRANS: 1425
REPLAY_LOAD: 1552
NON_REPLAY_LOAD: 16230

cpu0->cpu0_STLB TOTAL        ACCESS:     949497 HIT:     906485 MISS:      43012 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     949497 HIT:     906485 MISS:      43012 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     694816 HIT:     384713 MISS:     310103 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     458140 HIT:     280661 MISS:     177479 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      58321 HIT:       5884 MISS:      52437 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      81500 HIT:      80662 MISS:        838 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96855 HIT:      17506 MISS:      79349 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15030938 HIT:   14631209 MISS:     399729 MSHR_MERGE:     124691
cpu0->cpu0_L1I LOAD         ACCESS:   15030938 HIT:   14631209 MISS:     399729 MSHR_MERGE:     124691
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.86 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27380024 HIT:   26597426 MISS:     782598 MSHR_MERGE:     444316
cpu0->cpu0_L1D LOAD         ACCESS:   15244773 HIT:   14866809 MISS:     377964 MSHR_MERGE:     194860
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12031815 HIT:   11724316 MISS:     307499 MSHR_MERGE:     249176
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103436 HIT:       6301 MISS:      97135 MSHR_MERGE:        280
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 96.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12840733 HIT:   12739231 MISS:     101502 MSHR_MERGE:      58293
cpu0->cpu0_ITLB LOAD         ACCESS:   12840733 HIT:   12739231 MISS:     101502 MSHR_MERGE:      58293
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 14.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25250133 HIT:   23926736 MISS:    1323397 MSHR_MERGE:     417109
cpu0->cpu0_DTLB LOAD         ACCESS:   25250133 HIT:   23926736 MISS:    1323397 MSHR_MERGE:     417109
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.18 cycles
cpu0->LLC TOTAL        ACCESS:     381760 HIT:     166252 MISS:     215508 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     177477 HIT:      47951 MISS:     129526 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      52437 HIT:      16502 MISS:      35935 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      72497 HIT:      72224 MISS:        273 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79349 HIT:      29575 MISS:      49774 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5212
  ROW_BUFFER_MISS:     209989
  AVG DBUS CONGESTED CYCLE: 6.457
Channel 0 WQ ROW_BUFFER_HIT:       9260
  ROW_BUFFER_MISS:      41003
  FULL:          0
Channel 0 REFRESHES ISSUED:       4972
[2025-09-15 22:52:30] END   suite=qualcomm_srv trace=srv200_ap (rc=0)
