
Ytest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a900  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800aad8  0800aad8  0000bad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeb4  0800aeb4  0000c664  2**0
                  CONTENTS
  4 .ARM          00000008  0800aeb4  0800aeb4  0000beb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aebc  0800aebc  0000c664  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aebc  0800aebc  0000bebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aec0  0800aec0  0000bec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000664  20000000  0800aec4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018d0  20000668  0800b528  0000c668  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001f38  0800b528  0000cf38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c664  2**0
                  CONTENTS, READONLY
 12 .debug_line   0005076b  00000000  00000000  0000c694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000059  00000000  00000000  0005cdff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0004eb44  00000000  00000000  0005ce58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a09c  00000000  00000000  000ab99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002340  00000000  00000000  000b5a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00104961  00000000  00000000  000b7d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00003abf  00000000  00000000  001bc6d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001e004  00000000  00000000  001c0198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002feb6  00000000  00000000  001de19c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0020e052  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005d78  00000000  00000000  0020e098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000668 	.word	0x20000668
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800aac0 	.word	0x0800aac0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000066c 	.word	0x2000066c
 8000214:	0800aac0 	.word	0x0800aac0

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <__aeabi_d2f>:
 8000944:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000948:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800094c:	bf24      	itt	cs
 800094e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000952:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000956:	d90d      	bls.n	8000974 <__aeabi_d2f+0x30>
 8000958:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800095c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000960:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000964:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000968:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800096c:	bf08      	it	eq
 800096e:	f020 0001 	biceq.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000978:	d121      	bne.n	80009be <__aeabi_d2f+0x7a>
 800097a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800097e:	bfbc      	itt	lt
 8000980:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000984:	4770      	bxlt	lr
 8000986:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800098a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800098e:	f1c2 0218 	rsb	r2, r2, #24
 8000992:	f1c2 0c20 	rsb	ip, r2, #32
 8000996:	fa10 f30c 	lsls.w	r3, r0, ip
 800099a:	fa20 f002 	lsr.w	r0, r0, r2
 800099e:	bf18      	it	ne
 80009a0:	f040 0001 	orrne.w	r0, r0, #1
 80009a4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ac:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009b0:	ea40 000c 	orr.w	r0, r0, ip
 80009b4:	fa23 f302 	lsr.w	r3, r3, r2
 80009b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009bc:	e7cc      	b.n	8000958 <__aeabi_d2f+0x14>
 80009be:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009c2:	d107      	bne.n	80009d4 <__aeabi_d2f+0x90>
 80009c4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009c8:	bf1e      	ittt	ne
 80009ca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009ce:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009d2:	4770      	bxne	lr
 80009d4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009dc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <__aeabi_uldivmod>:
 80009e4:	b953      	cbnz	r3, 80009fc <__aeabi_uldivmod+0x18>
 80009e6:	b94a      	cbnz	r2, 80009fc <__aeabi_uldivmod+0x18>
 80009e8:	2900      	cmp	r1, #0
 80009ea:	bf08      	it	eq
 80009ec:	2800      	cmpeq	r0, #0
 80009ee:	bf1c      	itt	ne
 80009f0:	f04f 31ff 	movne.w	r1, #4294967295
 80009f4:	f04f 30ff 	movne.w	r0, #4294967295
 80009f8:	f000 b96a 	b.w	8000cd0 <__aeabi_idiv0>
 80009fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a04:	f000 f806 	bl	8000a14 <__udivmoddi4>
 8000a08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a10:	b004      	add	sp, #16
 8000a12:	4770      	bx	lr

08000a14 <__udivmoddi4>:
 8000a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a18:	9d08      	ldr	r5, [sp, #32]
 8000a1a:	460c      	mov	r4, r1
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d14e      	bne.n	8000abe <__udivmoddi4+0xaa>
 8000a20:	4694      	mov	ip, r2
 8000a22:	458c      	cmp	ip, r1
 8000a24:	4686      	mov	lr, r0
 8000a26:	fab2 f282 	clz	r2, r2
 8000a2a:	d962      	bls.n	8000af2 <__udivmoddi4+0xde>
 8000a2c:	b14a      	cbz	r2, 8000a42 <__udivmoddi4+0x2e>
 8000a2e:	f1c2 0320 	rsb	r3, r2, #32
 8000a32:	4091      	lsls	r1, r2
 8000a34:	fa20 f303 	lsr.w	r3, r0, r3
 8000a38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a3c:	4319      	orrs	r1, r3
 8000a3e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a46:	fa1f f68c 	uxth.w	r6, ip
 8000a4a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a4e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a52:	fb07 1114 	mls	r1, r7, r4, r1
 8000a56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a5a:	fb04 f106 	mul.w	r1, r4, r6
 8000a5e:	4299      	cmp	r1, r3
 8000a60:	d90a      	bls.n	8000a78 <__udivmoddi4+0x64>
 8000a62:	eb1c 0303 	adds.w	r3, ip, r3
 8000a66:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a6a:	f080 8112 	bcs.w	8000c92 <__udivmoddi4+0x27e>
 8000a6e:	4299      	cmp	r1, r3
 8000a70:	f240 810f 	bls.w	8000c92 <__udivmoddi4+0x27e>
 8000a74:	3c02      	subs	r4, #2
 8000a76:	4463      	add	r3, ip
 8000a78:	1a59      	subs	r1, r3, r1
 8000a7a:	fa1f f38e 	uxth.w	r3, lr
 8000a7e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a82:	fb07 1110 	mls	r1, r7, r0, r1
 8000a86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a8a:	fb00 f606 	mul.w	r6, r0, r6
 8000a8e:	429e      	cmp	r6, r3
 8000a90:	d90a      	bls.n	8000aa8 <__udivmoddi4+0x94>
 8000a92:	eb1c 0303 	adds.w	r3, ip, r3
 8000a96:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a9a:	f080 80fc 	bcs.w	8000c96 <__udivmoddi4+0x282>
 8000a9e:	429e      	cmp	r6, r3
 8000aa0:	f240 80f9 	bls.w	8000c96 <__udivmoddi4+0x282>
 8000aa4:	4463      	add	r3, ip
 8000aa6:	3802      	subs	r0, #2
 8000aa8:	1b9b      	subs	r3, r3, r6
 8000aaa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000aae:	2100      	movs	r1, #0
 8000ab0:	b11d      	cbz	r5, 8000aba <__udivmoddi4+0xa6>
 8000ab2:	40d3      	lsrs	r3, r2
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	e9c5 3200 	strd	r3, r2, [r5]
 8000aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000abe:	428b      	cmp	r3, r1
 8000ac0:	d905      	bls.n	8000ace <__udivmoddi4+0xba>
 8000ac2:	b10d      	cbz	r5, 8000ac8 <__udivmoddi4+0xb4>
 8000ac4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4608      	mov	r0, r1
 8000acc:	e7f5      	b.n	8000aba <__udivmoddi4+0xa6>
 8000ace:	fab3 f183 	clz	r1, r3
 8000ad2:	2900      	cmp	r1, #0
 8000ad4:	d146      	bne.n	8000b64 <__udivmoddi4+0x150>
 8000ad6:	42a3      	cmp	r3, r4
 8000ad8:	d302      	bcc.n	8000ae0 <__udivmoddi4+0xcc>
 8000ada:	4290      	cmp	r0, r2
 8000adc:	f0c0 80f0 	bcc.w	8000cc0 <__udivmoddi4+0x2ac>
 8000ae0:	1a86      	subs	r6, r0, r2
 8000ae2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d0e6      	beq.n	8000aba <__udivmoddi4+0xa6>
 8000aec:	e9c5 6300 	strd	r6, r3, [r5]
 8000af0:	e7e3      	b.n	8000aba <__udivmoddi4+0xa6>
 8000af2:	2a00      	cmp	r2, #0
 8000af4:	f040 8090 	bne.w	8000c18 <__udivmoddi4+0x204>
 8000af8:	eba1 040c 	sub.w	r4, r1, ip
 8000afc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b00:	fa1f f78c 	uxth.w	r7, ip
 8000b04:	2101      	movs	r1, #1
 8000b06:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b0a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b0e:	fb08 4416 	mls	r4, r8, r6, r4
 8000b12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b16:	fb07 f006 	mul.w	r0, r7, r6
 8000b1a:	4298      	cmp	r0, r3
 8000b1c:	d908      	bls.n	8000b30 <__udivmoddi4+0x11c>
 8000b1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000b22:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x11a>
 8000b28:	4298      	cmp	r0, r3
 8000b2a:	f200 80cd 	bhi.w	8000cc8 <__udivmoddi4+0x2b4>
 8000b2e:	4626      	mov	r6, r4
 8000b30:	1a1c      	subs	r4, r3, r0
 8000b32:	fa1f f38e 	uxth.w	r3, lr
 8000b36:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b3a:	fb08 4410 	mls	r4, r8, r0, r4
 8000b3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b42:	fb00 f707 	mul.w	r7, r0, r7
 8000b46:	429f      	cmp	r7, r3
 8000b48:	d908      	bls.n	8000b5c <__udivmoddi4+0x148>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b52:	d202      	bcs.n	8000b5a <__udivmoddi4+0x146>
 8000b54:	429f      	cmp	r7, r3
 8000b56:	f200 80b0 	bhi.w	8000cba <__udivmoddi4+0x2a6>
 8000b5a:	4620      	mov	r0, r4
 8000b5c:	1bdb      	subs	r3, r3, r7
 8000b5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b62:	e7a5      	b.n	8000ab0 <__udivmoddi4+0x9c>
 8000b64:	f1c1 0620 	rsb	r6, r1, #32
 8000b68:	408b      	lsls	r3, r1
 8000b6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b6e:	431f      	orrs	r7, r3
 8000b70:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b74:	fa04 f301 	lsl.w	r3, r4, r1
 8000b78:	ea43 030c 	orr.w	r3, r3, ip
 8000b7c:	40f4      	lsrs	r4, r6
 8000b7e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b82:	0c38      	lsrs	r0, r7, #16
 8000b84:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b88:	fbb4 fef0 	udiv	lr, r4, r0
 8000b8c:	fa1f fc87 	uxth.w	ip, r7
 8000b90:	fb00 441e 	mls	r4, r0, lr, r4
 8000b94:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b98:	fb0e f90c 	mul.w	r9, lr, ip
 8000b9c:	45a1      	cmp	r9, r4
 8000b9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000ba2:	d90a      	bls.n	8000bba <__udivmoddi4+0x1a6>
 8000ba4:	193c      	adds	r4, r7, r4
 8000ba6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000baa:	f080 8084 	bcs.w	8000cb6 <__udivmoddi4+0x2a2>
 8000bae:	45a1      	cmp	r9, r4
 8000bb0:	f240 8081 	bls.w	8000cb6 <__udivmoddi4+0x2a2>
 8000bb4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bb8:	443c      	add	r4, r7
 8000bba:	eba4 0409 	sub.w	r4, r4, r9
 8000bbe:	fa1f f983 	uxth.w	r9, r3
 8000bc2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000bc6:	fb00 4413 	mls	r4, r0, r3, r4
 8000bca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bce:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bd2:	45a4      	cmp	ip, r4
 8000bd4:	d907      	bls.n	8000be6 <__udivmoddi4+0x1d2>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000bdc:	d267      	bcs.n	8000cae <__udivmoddi4+0x29a>
 8000bde:	45a4      	cmp	ip, r4
 8000be0:	d965      	bls.n	8000cae <__udivmoddi4+0x29a>
 8000be2:	3b02      	subs	r3, #2
 8000be4:	443c      	add	r4, r7
 8000be6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000bea:	fba0 9302 	umull	r9, r3, r0, r2
 8000bee:	eba4 040c 	sub.w	r4, r4, ip
 8000bf2:	429c      	cmp	r4, r3
 8000bf4:	46ce      	mov	lr, r9
 8000bf6:	469c      	mov	ip, r3
 8000bf8:	d351      	bcc.n	8000c9e <__udivmoddi4+0x28a>
 8000bfa:	d04e      	beq.n	8000c9a <__udivmoddi4+0x286>
 8000bfc:	b155      	cbz	r5, 8000c14 <__udivmoddi4+0x200>
 8000bfe:	ebb8 030e 	subs.w	r3, r8, lr
 8000c02:	eb64 040c 	sbc.w	r4, r4, ip
 8000c06:	fa04 f606 	lsl.w	r6, r4, r6
 8000c0a:	40cb      	lsrs	r3, r1
 8000c0c:	431e      	orrs	r6, r3
 8000c0e:	40cc      	lsrs	r4, r1
 8000c10:	e9c5 6400 	strd	r6, r4, [r5]
 8000c14:	2100      	movs	r1, #0
 8000c16:	e750      	b.n	8000aba <__udivmoddi4+0xa6>
 8000c18:	f1c2 0320 	rsb	r3, r2, #32
 8000c1c:	fa20 f103 	lsr.w	r1, r0, r3
 8000c20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c24:	fa24 f303 	lsr.w	r3, r4, r3
 8000c28:	4094      	lsls	r4, r2
 8000c2a:	430c      	orrs	r4, r1
 8000c2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c30:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c34:	fa1f f78c 	uxth.w	r7, ip
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3110 	mls	r1, r8, r0, r3
 8000c40:	0c23      	lsrs	r3, r4, #16
 8000c42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c46:	fb00 f107 	mul.w	r1, r0, r7
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d908      	bls.n	8000c60 <__udivmoddi4+0x24c>
 8000c4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c52:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c56:	d22c      	bcs.n	8000cb2 <__udivmoddi4+0x29e>
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d92a      	bls.n	8000cb2 <__udivmoddi4+0x29e>
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	4463      	add	r3, ip
 8000c60:	1a5b      	subs	r3, r3, r1
 8000c62:	b2a4      	uxth	r4, r4
 8000c64:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c68:	fb08 3311 	mls	r3, r8, r1, r3
 8000c6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c70:	fb01 f307 	mul.w	r3, r1, r7
 8000c74:	42a3      	cmp	r3, r4
 8000c76:	d908      	bls.n	8000c8a <__udivmoddi4+0x276>
 8000c78:	eb1c 0404 	adds.w	r4, ip, r4
 8000c7c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c80:	d213      	bcs.n	8000caa <__udivmoddi4+0x296>
 8000c82:	42a3      	cmp	r3, r4
 8000c84:	d911      	bls.n	8000caa <__udivmoddi4+0x296>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4464      	add	r4, ip
 8000c8a:	1ae4      	subs	r4, r4, r3
 8000c8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c90:	e739      	b.n	8000b06 <__udivmoddi4+0xf2>
 8000c92:	4604      	mov	r4, r0
 8000c94:	e6f0      	b.n	8000a78 <__udivmoddi4+0x64>
 8000c96:	4608      	mov	r0, r1
 8000c98:	e706      	b.n	8000aa8 <__udivmoddi4+0x94>
 8000c9a:	45c8      	cmp	r8, r9
 8000c9c:	d2ae      	bcs.n	8000bfc <__udivmoddi4+0x1e8>
 8000c9e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ca2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ca6:	3801      	subs	r0, #1
 8000ca8:	e7a8      	b.n	8000bfc <__udivmoddi4+0x1e8>
 8000caa:	4631      	mov	r1, r6
 8000cac:	e7ed      	b.n	8000c8a <__udivmoddi4+0x276>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	e799      	b.n	8000be6 <__udivmoddi4+0x1d2>
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	e7d4      	b.n	8000c60 <__udivmoddi4+0x24c>
 8000cb6:	46d6      	mov	lr, sl
 8000cb8:	e77f      	b.n	8000bba <__udivmoddi4+0x1a6>
 8000cba:	4463      	add	r3, ip
 8000cbc:	3802      	subs	r0, #2
 8000cbe:	e74d      	b.n	8000b5c <__udivmoddi4+0x148>
 8000cc0:	4606      	mov	r6, r0
 8000cc2:	4623      	mov	r3, r4
 8000cc4:	4608      	mov	r0, r1
 8000cc6:	e70f      	b.n	8000ae8 <__udivmoddi4+0xd4>
 8000cc8:	3e02      	subs	r6, #2
 8000cca:	4463      	add	r3, ip
 8000ccc:	e730      	b.n	8000b30 <__udivmoddi4+0x11c>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_idiv0>:
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop

08000cd4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd4:	480d      	ldr	r0, [pc, #52]	@ (8000d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd8:	480d      	ldr	r0, [pc, #52]	@ (8000d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cda:	490e      	ldr	r1, [pc, #56]	@ (8000d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <LoopForever+0xe>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0b      	ldr	r2, [pc, #44]	@ (8000d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf0:	4c0b      	ldr	r4, [pc, #44]	@ (8000d20 <LoopForever+0x16>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000cfe:	f004 fc93 	bl	8005628 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d02:	f009 fe65 	bl	800a9d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d06:	f001 fad7 	bl	80022b8 <main>

08000d0a <LoopForever>:

LoopForever:
    b LoopForever
 8000d0a:	e7fe      	b.n	8000d0a <LoopForever>
  ldr   r0, =_estack
 8000d0c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000664 	.word	0x20000664
  ldr r2, =_sidata
 8000d18:	0800aec4 	.word	0x0800aec4
  ldr r2, =_sbss
 8000d1c:	20000668 	.word	0x20000668
  ldr r4, =_ebss
 8000d20:	20001f38 	.word	0x20001f38

08000d24 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <BusFault_Handler>
	...

08000d28 <GALE_Init>:
#include "parameters_conversion.h"
#include "mcp_config.h"
#include "dac_ui.h"


void GALE_Init(GALE* gale){
 8000d28:	b510      	push	{r4, lr}
 8000d2a:	ed2d 8b02 	vpush	{d8}
	kalman_init(&gale->kalman, 0.0005, 0.0f);
 8000d2e:	ed9f 8a2b 	vldr	s16, [pc, #172]	@ 8000ddc <GALE_Init+0xb4>
 8000d32:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8000de0 <GALE_Init+0xb8>
void GALE_Init(GALE* gale){
 8000d36:	4604      	mov	r4, r0
	kalman_init(&gale->kalman, 0.0005, 0.0f);
 8000d38:	eef0 0a48 	vmov.f32	s1, s16
 8000d3c:	3024      	adds	r0, #36	@ 0x24
 8000d3e:	f000 ffb9 	bl	8001cb4 <kalman_init>
	LowPassFilter_Init(&gale->lpf, 0.3f, 0.0f);
 8000d42:	eef0 0a48 	vmov.f32	s1, s16
 8000d46:	f104 00b4 	add.w	r0, r4, #180	@ 0xb4
 8000d4a:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8000de4 <GALE_Init+0xbc>
 8000d4e:	f001 f8a9 	bl	8001ea4 <LowPassFilter_Init>
	MovingAverageFilter_Init(&gale->maf, 32, 0.0f);
 8000d52:	eeb0 0a48 	vmov.f32	s0, s16
 8000d56:	2120      	movs	r1, #32
 8000d58:	f104 00bc 	add.w	r0, r4, #188	@ 0xbc
 8000d5c:	f001 f8d8 	bl	8001f10 <MovingAverageFilter_Init>
	AdaLMSFilter_Init(&gale->lms);
 8000d60:	f504 70a6 	add.w	r0, r4, #332	@ 0x14c
 8000d64:	f001 f926 	bl	8001fb4 <AdaLMSFilter_Init>

	gale->u[0] = 1.5f;
	gale->u[1] = 0.001f;
 8000d68:	4b1f      	ldr	r3, [pc, #124]	@ (8000de8 <GALE_Init+0xc0>)
 8000d6a:	f8c4 317c 	str.w	r3, [r4, #380]	@ 0x17c
	gale->u[0] = 1.5f;
 8000d6e:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 8000d72:	f8c4 2178 	str.w	r2, [r4, #376]	@ 0x178
	gale->u[2] = 0.001f;
 8000d76:	f8c4 3180 	str.w	r3, [r4, #384]	@ 0x180
	gale->u[3] = 0.000f;

	for (int i=0; i<FILTER_NUM; i++){
		WelfordStats_Init(&gale->stats[i], 32);
 8000d7a:	f504 70cc 	add.w	r0, r4, #408	@ 0x198
	gale->u[3] = 0.000f;
 8000d7e:	ed84 8a61 	vstr	s16, [r4, #388]	@ 0x184
		WelfordStats_Init(&gale->stats[i], 32);
 8000d82:	2120      	movs	r1, #32
 8000d84:	f004 fbce 	bl	8005524 <WelfordStats_Init>
 8000d88:	f504 70dc 	add.w	r0, r4, #440	@ 0x1b8
 8000d8c:	2120      	movs	r1, #32
 8000d8e:	f004 fbc9 	bl	8005524 <WelfordStats_Init>
 8000d92:	f504 70ec 	add.w	r0, r4, #472	@ 0x1d8
 8000d96:	2120      	movs	r1, #32
 8000d98:	f004 fbc4 	bl	8005524 <WelfordStats_Init>
 8000d9c:	f504 70fc 	add.w	r0, r4, #504	@ 0x1f8
 8000da0:	2120      	movs	r1, #32
 8000da2:	f004 fbbf 	bl	8005524 <WelfordStats_Init>
	}

	memset(gale->z, 0, sizeof(gale->z));
 8000da6:	2300      	movs	r3, #0
 8000da8:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8000dac:	f8c4 318c 	str.w	r3, [r4, #396]	@ 0x18c
 8000db0:	f8c4 3190 	str.w	r3, [r4, #400]	@ 0x190
 8000db4:	f8c4 3194 	str.w	r3, [r4, #404]	@ 0x194

	gale->prev_input = 0.0f;
 8000db8:	ed84 8a07 	vstr	s16, [r4, #28]
	gale->output = 0.0f;
 8000dbc:	ed84 8a08 	vstr	s16, [r4, #32]

	kf_init(&gale->_Super, 1.0f, 1.0f);


	return;
}
 8000dc0:	ecbd 8b02 	vpop	{d8}
	gale->initialized = true;
 8000dc4:	2201      	movs	r2, #1
	kf_init(&gale->_Super, 1.0f, 1.0f);
 8000dc6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
	gale->initialized = true;
 8000dca:	f884 221a 	strb.w	r2, [r4, #538]	@ 0x21a
	kf_init(&gale->_Super, 1.0f, 1.0f);
 8000dce:	1d20      	adds	r0, r4, #4
 8000dd0:	eeb0 0a60 	vmov.f32	s0, s1
}
 8000dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	kf_init(&gale->_Super, 1.0f, 1.0f);
 8000dd8:	f001 b9d6 	b.w	8002188 <kf_init>
 8000ddc:	00000000 	.word	0x00000000
 8000de0:	3a03126f 	.word	0x3a03126f
 8000de4:	3e99999a 	.word	0x3e99999a
 8000de8:	3a83126f 	.word	0x3a83126f
 8000dec:	00000000 	.word	0x00000000

08000df0 <GALE_Update>:

float GALE_Update(GALE* gale, float input){
 8000df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	gale->input_speed = (int16_t)input;
 8000df4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
float GALE_Update(GALE* gale, float input){
 8000df8:	ed2d 8b06 	vpush	{d8-d10}
 8000dfc:	4604      	mov	r4, r0
	gale->input_speed = (int16_t)input;
 8000dfe:	ee17 3a90 	vmov	r3, s15
float GALE_Update(GALE* gale, float input){
 8000e02:	b085      	sub	sp, #20

	input = 0.2 * input + 0.8 * gale->prev_input;
 8000e04:	69c0      	ldr	r0, [r0, #28]
	gale->input_speed = (int16_t)input;
 8000e06:	8023      	strh	r3, [r4, #0]
float GALE_Update(GALE* gale, float input){
 8000e08:	eeb0 8a40 	vmov.f32	s16, s0
	input = 0.2 * input + 0.8 * gale->prev_input;
 8000e0c:	f7ff fc92 	bl	8000734 <__aeabi_f2d>
 8000e10:	a394      	add	r3, pc, #592	@ (adr r3, 8001064 <GALE_Update+0x274>)
 8000e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e16:	f7ff f9ff 	bl	8000218 <__aeabi_dmul>
 8000e1a:	4680      	mov	r8, r0
 8000e1c:	ee18 0a10 	vmov	r0, s16
 8000e20:	4689      	mov	r9, r1
 8000e22:	f7ff fc87 	bl	8000734 <__aeabi_f2d>
 8000e26:	a391      	add	r3, pc, #580	@ (adr r3, 800106c <GALE_Update+0x27c>)
 8000e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e2c:	f7ff f9f4 	bl	8000218 <__aeabi_dmul>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	4640      	mov	r0, r8
 8000e36:	4649      	mov	r1, r9
 8000e38:	f7ff fb1e 	bl	8000478 <__adddf3>
 8000e3c:	f7ff fd82 	bl	8000944 <__aeabi_d2f>
 8000e40:	ee09 0a10 	vmov	s18, r0

	gale->prev_input = input;
 8000e44:	61e0      	str	r0, [r4, #28]

	// 1.计算滤波器输出
	gale->z[0] = kalman_update(&gale->kalman, input);
 8000e46:	eeb0 0a49 	vmov.f32	s0, s18
 8000e4a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8000e4e:	f000 ff5f 	bl	8001d10 <kalman_update>
 8000e52:	eef0 7a40 	vmov.f32	s15, s0
 8000e56:	edc4 7a62 	vstr	s15, [r4, #392]	@ 0x188
	gale->z[1] = LowPassFilter_Update(&gale->lpf, input);
 8000e5a:	f104 00b4 	add.w	r0, r4, #180	@ 0xb4
 8000e5e:	eeb0 0a49 	vmov.f32	s0, s18
 8000e62:	f001 f83f 	bl	8001ee4 <LowPassFilter_Update>
 8000e66:	eef0 7a40 	vmov.f32	s15, s0
 8000e6a:	edc4 7a63 	vstr	s15, [r4, #396]	@ 0x18c
	gale->z[2] = MovingAverageFilter_Update(&gale->maf, input);
 8000e6e:	f104 00bc 	add.w	r0, r4, #188	@ 0xbc
 8000e72:	eeb0 0a49 	vmov.f32	s0, s18
 8000e76:	f001 f871 	bl	8001f5c <MovingAverageFilter_Update>

	float desired = gale->kalman.x[0] + gale->kalman.dt * gale->kalman.x[1];
 8000e7a:	edd4 6a2b 	vldr	s13, [r4, #172]	@ 0xac
 8000e7e:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 8000e82:	edd4 7a09 	vldr	s15, [r4, #36]	@ 0x24
	gale->z[2] = MovingAverageFilter_Update(&gale->maf, input);
 8000e86:	ed84 0a64 	vstr	s0, [r4, #400]	@ 0x190
	desired = 0.8 * desired + 0.2 * gale->z[2];
 8000e8a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000e8e:	f504 7ac4 	add.w	sl, r4, #392	@ 0x188
 8000e92:	f504 75cc 	add.w	r5, r4, #408	@ 0x198
	gale->z[2] = MovingAverageFilter_Update(&gale->maf, input);
 8000e96:	ee10 8a10 	vmov	r8, s0
	desired = 0.8 * desired + 0.2 * gale->z[2];
 8000e9a:	ee17 0a90 	vmov	r0, s15
 8000e9e:	f7ff fc49 	bl	8000734 <__aeabi_f2d>
 8000ea2:	a370      	add	r3, pc, #448	@ (adr r3, 8001064 <GALE_Update+0x274>)
 8000ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea8:	f7ff f9b6 	bl	8000218 <__aeabi_dmul>
 8000eac:	4602      	mov	r2, r0
 8000eae:	4640      	mov	r0, r8
 8000eb0:	4689      	mov	r9, r1
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	f7ff fc3e 	bl	8000734 <__aeabi_f2d>
 8000eb8:	a36c      	add	r3, pc, #432	@ (adr r3, 800106c <GALE_Update+0x27c>)
 8000eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ebe:	f7ff f9ab 	bl	8000218 <__aeabi_dmul>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	4640      	mov	r0, r8
 8000ec8:	4649      	mov	r1, r9
 8000eca:	f7ff fad5 	bl	8000478 <__adddf3>
 8000ece:	f7ff fd39 	bl	8000944 <__aeabi_d2f>

	gale->z[3] = AdaLMSFilter_Update(&gale->lms, input, desired);
 8000ed2:	eeb0 0a49 	vmov.f32	s0, s18
 8000ed6:	ee00 0a90 	vmov	s1, r0
 8000eda:	f504 70a6 	add.w	r0, r4, #332	@ 0x14c
 8000ede:	f001 f88f 	bl	8002000 <AdaLMSFilter_Update>
 8000ee2:	4657      	mov	r7, sl
 8000ee4:	462e      	mov	r6, r5
 8000ee6:	ed84 0a65 	vstr	s0, [r4, #404]	@ 0x194
    float total_weight = 0.0f;

    // 2. 更新历史数据
    for (int i = 0; i < FILTER_NUM; i++) {
//        gale->history[i][gale->index] = gale->z[i];
    	WelfordStats_Update(&gale->stats[i], gale->z[i]);
 8000eea:	ecb7 0a01 	vldmia	r7!, {s0}
 8000eee:	4630      	mov	r0, r6
 8000ef0:	f004 fb24 	bl	800553c <WelfordStats_Update>
    for (int i = 0; i < FILTER_NUM; i++) {
 8000ef4:	42bd      	cmp	r5, r7
 8000ef6:	f106 0620 	add.w	r6, r6, #32
 8000efa:	d1f6      	bne.n	8000eea <GALE_Update+0xfa>
//    	float* data = gale->history[i];
//    	mean = calc_mean(data, HISTORY_LEN);
    	mean = WelfordStats_GetMean(&gale->stats[i]);
//    	var = calc_variance(data, HISTORY_LEN, mean);
    	var = WelfordStats_GetVariance(&gale->stats[i]);
    	if (var<1e-6) var = 1e-6;
 8000efc:	a75d      	add	r7, pc, #372	@ (adr r7, 8001074 <GALE_Update+0x284>)
 8000efe:	e9d7 6700 	ldrd	r6, r7, [r7]
    float total_weight = 0.0f;
 8000f02:	eddf 9a55 	vldr	s19, [pc, #340]	@ 8001058 <GALE_Update+0x268>
    	if (var<1e-6) var = 1e-6;
 8000f06:	eddf aa55 	vldr	s21, [pc, #340]	@ 800105c <GALE_Update+0x26c>
 8000f0a:	f504 78bc 	add.w	r8, r4, #376	@ 0x178

    	diff = gale->z[i] - mean;
    	exponent = - (diff * diff) / (2.0f* var);
 8000f0e:	eebe aa00 	vmov.f32	s20, #224	@ 0xbf000000 -0.5
 8000f12:	46e9      	mov	r9, sp
    	mean = WelfordStats_GetMean(&gale->stats[i]);
 8000f14:	4628      	mov	r0, r5
 8000f16:	f004 fb67 	bl	80055e8 <WelfordStats_GetMean>
    	var = WelfordStats_GetVariance(&gale->stats[i]);
 8000f1a:	4628      	mov	r0, r5
    	mean = WelfordStats_GetMean(&gale->stats[i]);
 8000f1c:	eef0 8a40 	vmov.f32	s17, s0
    	var = WelfordStats_GetVariance(&gale->stats[i]);
 8000f20:	f004 fb6a 	bl	80055f8 <WelfordStats_GetVariance>
    	if (var<1e-6) var = 1e-6;
 8000f24:	ee10 0a10 	vmov	r0, s0
    	var = WelfordStats_GetVariance(&gale->stats[i]);
 8000f28:	eeb0 8a40 	vmov.f32	s16, s0
    	if (var<1e-6) var = 1e-6;
 8000f2c:	f7ff fc02 	bl	8000734 <__aeabi_f2d>
 8000f30:	4632      	mov	r2, r6
 8000f32:	463b      	mov	r3, r7
 8000f34:	f7ff fcb6 	bl	80008a4 <__aeabi_dcmplt>
    	diff = gale->z[i] - mean;
 8000f38:	edd8 7a04 	vldr	s15, [r8, #16]
 8000f3c:	ee77 7ae8 	vsub.f32	s15, s15, s17
    	if (var<1e-6) var = 1e-6;
 8000f40:	2800      	cmp	r0, #0
    	exponent = - (diff * diff) / (2.0f* var);
 8000f42:	ee67 7aa7 	vmul.f32	s15, s15, s15
    	if (var<1e-6) var = 1e-6;
 8000f46:	bf18      	it	ne
 8000f48:	eeb0 8a6a 	vmovne.f32	s16, s21
    	exponent = - (diff * diff) / (2.0f* var);
 8000f4c:	ee67 7a8a 	vmul.f32	s15, s15, s20
 8000f50:	46c3      	mov	fp, r8
    	L = fast_expf(exponent);
 8000f52:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8000f56:	f001 f8a5 	bl	80020a4 <fast_expf>

    	weights[i] = L * gale->u[i];
 8000f5a:	f108 0804 	add.w	r8, r8, #4
    for (int i = 0; i < FILTER_NUM; i++){
 8000f5e:	45c2      	cmp	sl, r8
 8000f60:	f105 0520 	add.w	r5, r5, #32
    	weights[i] = L * gale->u[i];
 8000f64:	eddb 7a00 	vldr	s15, [fp]
 8000f68:	ee20 0a27 	vmul.f32	s0, s0, s15
    	total_weight += weights[i];
 8000f6c:	ee79 9a80 	vadd.f32	s19, s19, s0
    	weights[i] = L * gale->u[i];
 8000f70:	eca9 0a01 	vstmia	r9!, {s0}
    for (int i = 0; i < FILTER_NUM; i++){
 8000f74:	d1ce      	bne.n	8000f14 <GALE_Update+0x124>
    }

    // 4. 加权融合输出
    for (int i = 0; i < FILTER_NUM; i++) {
 8000f76:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 8000f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f7e:	dd51      	ble.n	8001024 <GALE_Update+0x234>
        if (total_weight > 0)
            weighted_sum += weights[i] / total_weight * gale->z[i];
 8000f80:	ed9d 7a01 	vldr	s14, [sp, #4]
 8000f84:	edd4 7a63 	vldr	s15, [r4, #396]	@ 0x18c
 8000f88:	edd4 6a62 	vldr	s13, [r4, #392]	@ 0x188
 8000f8c:	edd4 5a64 	vldr	s11, [r4, #400]	@ 0x190
 8000f90:	ed9d 6a02 	vldr	s12, [sp, #8]
 8000f94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f98:	ed9d 7a00 	vldr	s14, [sp]
 8000f9c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000fa0:	ed94 7a65 	vldr	s14, [r4, #404]	@ 0x194
 8000fa4:	eddd 6a03 	vldr	s13, [sp, #12]
 8000fa8:	eee5 7a86 	vfma.f32	s15, s11, s12
 8000fac:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000fb0:	ee87 8aa9 	vdiv.f32	s16, s15, s19
        else
            weighted_sum += gale->u[i] * gale->z[i]; // fallback
    }

    kf_update(&gale->_Super, (int16_t)input);
 8000fb4:	1d25      	adds	r5, r4, #4
 8000fb6:	4628      	mov	r0, r5
 8000fb8:	eebd 9ac9 	vcvt.s32.f32	s18, s18
 8000fbc:	ee19 3a10 	vmov	r3, s18
 8000fc0:	b219      	sxth	r1, r3
 8000fc2:	f001 f8ef 	bl	80021a4 <kf_update>

    if(gale->output<10.0f){
 8000fc6:	edd4 7a08 	vldr	s15, [r4, #32]
 8000fca:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd6:	d422      	bmi.n	800101e <GALE_Update+0x22e>
    	gale->output = weighted_sum;
    }
    else{
    	gale->output = gale->output*0.5 + weighted_sum*0.5;
 8000fd8:	ee17 0a90 	vmov	r0, s15
 8000fdc:	f7ff fbaa 	bl	8000734 <__aeabi_f2d>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	ee18 0a10 	vmov	r0, s16
 8000fe6:	460f      	mov	r7, r1
 8000fe8:	f7ff fba4 	bl	8000734 <__aeabi_f2d>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	4639      	mov	r1, r7
 8000ff4:	f7ff fa40 	bl	8000478 <__adddf3>
 8000ff8:	4b19      	ldr	r3, [pc, #100]	@ (8001060 <GALE_Update+0x270>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f7ff f90c 	bl	8000218 <__aeabi_dmul>
 8001000:	f7ff fca0 	bl	8000944 <__aeabi_d2f>
 8001004:	6220      	str	r0, [r4, #32]
    }

//    gale->speed = ((int16_t)gale->output);
    gale->speed = kf_GetFilteredSpeedInt16(&gale->_Super);
 8001006:	4628      	mov	r0, r5
 8001008:	f001 f910 	bl	800222c <kf_GetFilteredSpeedInt16>

    return weighted_sum;
}
 800100c:	eeb0 0a48 	vmov.f32	s0, s16
    gale->speed = kf_GetFilteredSpeedInt16(&gale->_Super);
 8001010:	f8a4 0218 	strh.w	r0, [r4, #536]	@ 0x218
}
 8001014:	b005      	add	sp, #20
 8001016:	ecbd 8b06 	vpop	{d8-d10}
 800101a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800101e:	ee18 0a10 	vmov	r0, s16
 8001022:	e7ef      	b.n	8001004 <GALE_Update+0x214>
            weighted_sum += gale->u[i] * gale->z[i]; // fallback
 8001024:	edd4 7a5f 	vldr	s15, [r4, #380]	@ 0x17c
 8001028:	ed94 8a63 	vldr	s16, [r4, #396]	@ 0x18c
 800102c:	ed94 7a62 	vldr	s14, [r4, #392]	@ 0x188
 8001030:	ed94 6a64 	vldr	s12, [r4, #400]	@ 0x190
 8001034:	edd4 6a60 	vldr	s13, [r4, #384]	@ 0x180
 8001038:	ee28 8a27 	vmul.f32	s16, s16, s15
 800103c:	edd4 7a5e 	vldr	s15, [r4, #376]	@ 0x178
 8001040:	eea7 8a27 	vfma.f32	s16, s14, s15
 8001044:	ed94 7a61 	vldr	s14, [r4, #388]	@ 0x184
 8001048:	edd4 7a65 	vldr	s15, [r4, #404]	@ 0x194
 800104c:	eea6 8a26 	vfma.f32	s16, s12, s13
 8001050:	eea7 8a27 	vfma.f32	s16, s14, s15
    for (int i = 0; i < FILTER_NUM; i++) {
 8001054:	e7ae      	b.n	8000fb4 <GALE_Update+0x1c4>
 8001056:	bf00      	nop
 8001058:	00000000 	.word	0x00000000
 800105c:	358637bd 	.word	0x358637bd
 8001060:	3fe00000 	.word	0x3fe00000
 8001064:	9999999a 	.word	0x9999999a
 8001068:	3fe99999 	.word	0x3fe99999
 800106c:	9999999a 	.word	0x9999999a
 8001070:	3fc99999 	.word	0x3fc99999
 8001074:	a0b5ed8d 	.word	0xa0b5ed8d
 8001078:	3eb0c6f7 	.word	0x3eb0c6f7

0800107c <GetGALESpeed>:

int16_t GetGALESpeed(GALE* fusion){
	if((Mci[M1].State==IDLE) || (Mci[M1].State==STOP)){
 800107c:	4b04      	ldr	r3, [pc, #16]	@ (8001090 <GetGALESpeed+0x14>)
 800107e:	7e5b      	ldrb	r3, [r3, #25]
 8001080:	f013 03f7 	ands.w	r3, r3, #247	@ 0xf7
	return 0;
	}
	else
		return fusion->speed;
 8001084:	bf14      	ite	ne
 8001086:	f9b0 0218 	ldrshne.w	r0, [r0, #536]	@ 0x218
	return 0;
 800108a:	4618      	moveq	r0, r3
}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000a48 	.word	0x20000a48

08001094 <GALE_Reset>:

int16_t GetGALEInput(GALE* fusion){
	return fusion->input_speed;
}

void GALE_Reset(GALE* fusion){
 8001094:	b510      	push	{r4, lr}
 8001096:	4604      	mov	r4, r0
	kalman_reset(&fusion->kalman);
 8001098:	3024      	adds	r0, #36	@ 0x24
 800109a:	f000 fef1 	bl	8001e80 <kalman_reset>
		LowPassFilter_Reset(&fusion->lpf);
 800109e:	f104 00b4 	add.w	r0, r4, #180	@ 0xb4
 80010a2:	f000 ff31 	bl	8001f08 <LowPassFilter_Reset>
		MovingAverageFilter_Reset(&fusion->maf);
 80010a6:	f104 00bc 	add.w	r0, r4, #188	@ 0xbc
 80010aa:	f000 ff75 	bl	8001f98 <MovingAverageFilter_Reset>
		AdaLMSFilter_Reset(&fusion->lms);
 80010ae:	f504 70a6 	add.w	r0, r4, #332	@ 0x14c
 80010b2:	f000 ffe9 	bl	8002088 <AdaLMSFilter_Reset>
		for (int i=0; i<FILTER_NUM; i++){
			WelfordStats_Init(&fusion->stats[i], 30);
 80010b6:	211e      	movs	r1, #30
 80010b8:	f504 70cc 	add.w	r0, r4, #408	@ 0x198
 80010bc:	f004 fa32 	bl	8005524 <WelfordStats_Init>
 80010c0:	211e      	movs	r1, #30
 80010c2:	f504 70dc 	add.w	r0, r4, #440	@ 0x1b8
 80010c6:	f004 fa2d 	bl	8005524 <WelfordStats_Init>
 80010ca:	211e      	movs	r1, #30
 80010cc:	f504 70ec 	add.w	r0, r4, #472	@ 0x1d8
 80010d0:	f004 fa28 	bl	8005524 <WelfordStats_Init>
 80010d4:	211e      	movs	r1, #30
 80010d6:	f504 70fc 	add.w	r0, r4, #504	@ 0x1f8
 80010da:	f004 fa23 	bl	8005524 <WelfordStats_Init>
		};
		fusion->_Super.speed = 0.0f;
 80010de:	2200      	movs	r2, #0
		fusion->_Super.speed_int16 = (int16_t)0;
 80010e0:	2300      	movs	r3, #0
		fusion->_Super.speed = 0.0f;
 80010e2:	6062      	str	r2, [r4, #4]
		fusion->_Super.speed_int16 = (int16_t)0;
 80010e4:	8123      	strh	r3, [r4, #8]
}
 80010e6:	bd10      	pop	{r4, pc}

080010e8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010ea:	2400      	movs	r4, #0
{
 80010ec:	b092      	sub	sp, #72	@ 0x48
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80010ee:	223c      	movs	r2, #60	@ 0x3c
 80010f0:	4621      	mov	r1, r4
 80010f2:	a803      	add	r0, sp, #12
  ADC_MultiModeTypeDef multimode = {0};
 80010f4:	e9cd 4400 	strd	r4, r4, [sp]
 80010f8:	9402      	str	r4, [sp, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80010fa:	f009 fc61 	bl	800a9c0 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80010fe:	482b      	ldr	r0, [pc, #172]	@ (80011ac <MX_ADC1_Init+0xc4>)
 8001100:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001104:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001106:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  hadc1.Init.GainCompensation = 0;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800110a:	2301      	movs	r3, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800110c:	60c2      	str	r2, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110e:	2204      	movs	r2, #4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001110:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001114:	e9c0 4304 	strd	r4, r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001118:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800111a:	8384      	strh	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 800111c:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111e:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001122:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001126:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001128:	f880 4040 	strb.w	r4, [r0, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800112c:	f004 fae0 	bl	80056f0 <HAL_ADC_Init>
 8001130:	bb70      	cbnz	r0, 8001190 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001132:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001134:	481d      	ldr	r0, [pc, #116]	@ (80011ac <MX_ADC1_Init+0xc4>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001136:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001138:	4669      	mov	r1, sp
 800113a:	f005 f903 	bl	8006344 <HAL_ADCEx_MultiModeConfigChannel>
 800113e:	bb88      	cbnz	r0, 80011a4 <MX_ADC1_Init+0xbc>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
  sConfigInjected.InjectedOffset = 0;
 8001140:	2300      	movs	r3, #0
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001142:	491b      	ldr	r1, [pc, #108]	@ (80011b0 <MX_ADC1_Init+0xc8>)
  sConfigInjected.InjectedOffset = 0;
 8001144:	9308      	str	r3, [sp, #32]
  sConfigInjected.InjectedNbrOfConversion = 2;
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001146:	2280      	movs	r2, #128	@ 0x80
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001148:	e9cd 220d 	strd	r2, r2, [sp, #52]	@ 0x34
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800114c:	2409      	movs	r4, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800114e:	2201      	movs	r2, #1
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001150:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001154:	f88d 3032 	strb.w	r3, [sp, #50]	@ 0x32
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001158:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800115c:	237f      	movs	r3, #127	@ 0x7f
 800115e:	e9cd 2305 	strd	r2, r3, [sp, #20]
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001162:	e9cd 1403 	strd	r1, r4, [sp, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001166:	2204      	movs	r2, #4
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001168:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800116a:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_ADC1_Init+0xc4>)
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800116c:	9207      	str	r2, [sp, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800116e:	a903      	add	r1, sp, #12
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001170:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001172:	f004 fe0d 	bl	8005d90 <HAL_ADCEx_InjectedConfigChannel>
 8001176:	b990      	cbnz	r0, 800119e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
 8001178:	4a0e      	ldr	r2, [pc, #56]	@ (80011b4 <MX_ADC1_Init+0xcc>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800117a:	480c      	ldr	r0, [pc, #48]	@ (80011ac <MX_ADC1_Init+0xc4>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800117c:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001180:	a903      	add	r1, sp, #12
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001182:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001186:	f004 fe03 	bl	8005d90 <HAL_ADCEx_InjectedConfigChannel>
 800118a:	b920      	cbnz	r0, 8001196 <MX_ADC1_Init+0xae>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800118c:	b012      	add	sp, #72	@ 0x48
 800118e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001190:	f001 f8da 	bl	8002348 <Error_Handler>
 8001194:	e7cd      	b.n	8001132 <MX_ADC1_Init+0x4a>
    Error_Handler();
 8001196:	f001 f8d7 	bl	8002348 <Error_Handler>
}
 800119a:	b012      	add	sp, #72	@ 0x48
 800119c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800119e:	f001 f8d3 	bl	8002348 <Error_Handler>
 80011a2:	e7e9      	b.n	8001178 <MX_ADC1_Init+0x90>
    Error_Handler();
 80011a4:	f001 f8d0 	bl	8002348 <Error_Handler>
 80011a8:	e7ca      	b.n	8001140 <MX_ADC1_Init+0x58>
 80011aa:	bf00      	nop
 80011ac:	200006f4 	.word	0x200006f4
 80011b0:	08600004 	.word	0x08600004
 80011b4:	3ac04000 	.word	0x3ac04000

080011b8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011b8:	b500      	push	{lr}
 80011ba:	b099      	sub	sp, #100	@ 0x64

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80011bc:	223c      	movs	r2, #60	@ 0x3c
 80011be:	2100      	movs	r1, #0
 80011c0:	a809      	add	r0, sp, #36	@ 0x24
 80011c2:	f009 fbfd 	bl	800a9c0 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80011c6:	2220      	movs	r2, #32
 80011c8:	2100      	movs	r1, #0
 80011ca:	a801      	add	r0, sp, #4
 80011cc:	f009 fbf8 	bl	800a9c0 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 80011d0:	4839      	ldr	r0, [pc, #228]	@ (80012b8 <MX_ADC2_Init+0x100>)
 80011d2:	4a3a      	ldr	r2, [pc, #232]	@ (80012bc <MX_ADC2_Init+0x104>)
 80011d4:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80011d6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011da:	2300      	movs	r3, #0
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80011dc:	60c2      	str	r2, [r0, #12]
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011de:	2201      	movs	r2, #1
 80011e0:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e4:	2204      	movs	r2, #4
 80011e6:	6182      	str	r2, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 2;
 80011e8:	2202      	movs	r2, #2
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011ea:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ee:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80011f2:	8383      	strh	r3, [r0, #28]
  hadc2.Init.NbrOfConversion = 2;
 80011f4:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011f6:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011fa:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011fe:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001200:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001204:	f004 fa74 	bl	80056f0 <HAL_ADC_Init>
 8001208:	2800      	cmp	r0, #0
 800120a:	d144      	bne.n	8001296 <MX_ADC2_Init+0xde>
    Error_Handler();
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_14;
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800120c:	482c      	ldr	r0, [pc, #176]	@ (80012c0 <MX_ADC2_Init+0x108>)
 800120e:	2109      	movs	r1, #9
 8001210:	e9cd 0109 	strd	r0, r1, [sp, #36]	@ 0x24
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001214:	f04f 0c01 	mov.w	ip, #1
 8001218:	217f      	movs	r1, #127	@ 0x7f
 800121a:	e9cd c10b 	strd	ip, r1, [sp, #44]	@ 0x2c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800121e:	2104      	movs	r1, #4
 8001220:	910d      	str	r1, [sp, #52]	@ 0x34
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001222:	2102      	movs	r1, #2
  sConfigInjected.InjectedOffset = 0;
 8001224:	2300      	movs	r3, #0
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001226:	2280      	movs	r2, #128	@ 0x80
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001228:	9111      	str	r1, [sp, #68]	@ 0x44
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.InjecOversamplingMode = DISABLE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800122a:	4823      	ldr	r0, [pc, #140]	@ (80012b8 <MX_ADC2_Init+0x100>)
  sConfigInjected.InjectedOffset = 0;
 800122c:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800122e:	a909      	add	r1, sp, #36	@ 0x24
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001230:	e9cd 2213 	strd	r2, r2, [sp, #76]	@ 0x4c
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001234:	f8ad 3048 	strh.w	r3, [sp, #72]	@ 0x48
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001238:	f88d 304a 	strb.w	r3, [sp, #74]	@ 0x4a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800123c:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001240:	f004 fda6 	bl	8005d90 <HAL_ADCEx_InjectedConfigChannel>
 8001244:	2800      	cmp	r0, #0
 8001246:	d134      	bne.n	80012b2 <MX_ADC2_Init+0xfa>
  {
    Error_Handler();
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001248:	4a1e      	ldr	r2, [pc, #120]	@ (80012c4 <MX_ADC2_Init+0x10c>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800124a:	481b      	ldr	r0, [pc, #108]	@ (80012b8 <MX_ADC2_Init+0x100>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800124c:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001250:	a909      	add	r1, sp, #36	@ 0x24
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001252:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001256:	f004 fd9b 	bl	8005d90 <HAL_ADCEx_InjectedConfigChannel>
 800125a:	bb38      	cbnz	r0, 80012ac <MX_ADC2_Init+0xf4>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800125c:	4a1a      	ldr	r2, [pc, #104]	@ (80012c8 <MX_ADC2_Init+0x110>)
 800125e:	9201      	str	r2, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001260:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001262:	2106      	movs	r1, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001264:	227f      	movs	r2, #127	@ 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001266:	e9cd 1302 	strd	r1, r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800126a:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800126c:	4812      	ldr	r0, [pc, #72]	@ (80012b8 <MX_ADC2_Init+0x100>)
  sConfig.Offset = 0;
 800126e:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001270:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Offset = 0;
 8001274:	e9cd 3205 	strd	r3, r2, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001278:	f004 fb3a 	bl	80058f0 <HAL_ADC_ConfigChannel>
 800127c:	b998      	cbnz	r0, 80012a6 <MX_ADC2_Init+0xee>
  {
    Error_Handler();
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800127e:	4a13      	ldr	r2, [pc, #76]	@ (80012cc <MX_ADC2_Init+0x114>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001280:	480d      	ldr	r0, [pc, #52]	@ (80012b8 <MX_ADC2_Init+0x100>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001282:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001284:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001286:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800128a:	f004 fb31 	bl	80058f0 <HAL_ADC_ConfigChannel>
 800128e:	b928      	cbnz	r0, 800129c <MX_ADC2_Init+0xe4>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001290:	b019      	add	sp, #100	@ 0x64
 8001292:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001296:	f001 f857 	bl	8002348 <Error_Handler>
 800129a:	e7b7      	b.n	800120c <MX_ADC2_Init+0x54>
    Error_Handler();
 800129c:	f001 f854 	bl	8002348 <Error_Handler>
}
 80012a0:	b019      	add	sp, #100	@ 0x64
 80012a2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80012a6:	f001 f84f 	bl	8002348 <Error_Handler>
 80012aa:	e7e8      	b.n	800127e <MX_ADC2_Init+0xc6>
    Error_Handler();
 80012ac:	f001 f84c 	bl	8002348 <Error_Handler>
 80012b0:	e7d4      	b.n	800125c <MX_ADC2_Init+0xa4>
    Error_Handler();
 80012b2:	f001 f849 	bl	8002348 <Error_Handler>
 80012b6:	e7c7      	b.n	8001248 <MX_ADC2_Init+0x90>
 80012b8:	20000688 	.word	0x20000688
 80012bc:	50000100 	.word	0x50000100
 80012c0:	3ac04000 	.word	0x3ac04000
 80012c4:	10c00010 	.word	0x10c00010
 80012c8:	2e300800 	.word	0x2e300800
 80012cc:	14f00020 	.word	0x14f00020

080012d0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d0:	b510      	push	{r4, lr}
 80012d2:	4604      	mov	r4, r0
 80012d4:	b09e      	sub	sp, #120	@ 0x78

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012d8:	2244      	movs	r2, #68	@ 0x44
 80012da:	a80d      	add	r0, sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012dc:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80012e0:	e9cd 110a 	strd	r1, r1, [sp, #40]	@ 0x28
 80012e4:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012e6:	f009 fb6b 	bl	800a9c0 <memset>
  if(adcHandle->Instance==ADC1)
 80012ea:	6823      	ldr	r3, [r4, #0]
 80012ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012f0:	d004      	beq.n	80012fc <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 80012f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001428 <HAL_ADC_MspInit+0x158>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d047      	beq.n	8001388 <HAL_ADC_MspInit+0xb8>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80012f8:	b01e      	add	sp, #120	@ 0x78
 80012fa:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012fc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001300:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001304:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001306:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001308:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800130a:	f005 ffe9 	bl	80072e0 <HAL_RCCEx_PeriphCLKConfig>
 800130e:	2800      	cmp	r0, #0
 8001310:	f040 8084 	bne.w	800141c <HAL_ADC_MspInit+0x14c>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001314:	4a45      	ldr	r2, [pc, #276]	@ (800142c <HAL_ADC_MspInit+0x15c>)
 8001316:	6813      	ldr	r3, [r2, #0]
 8001318:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800131a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800131c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800131e:	d109      	bne.n	8001334 <HAL_ADC_MspInit+0x64>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001320:	4b43      	ldr	r3, [pc, #268]	@ (8001430 <HAL_ADC_MspInit+0x160>)
 8001322:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001324:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001328:	64da      	str	r2, [r3, #76]	@ 0x4c
 800132a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b3e      	ldr	r3, [pc, #248]	@ (8001430 <HAL_ADC_MspInit+0x160>)
 8001336:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001338:	f042 0201 	orr.w	r2, r2, #1
 800133c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800133e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001340:	f002 0201 	and.w	r2, r2, #1
 8001344:	9202      	str	r2, [sp, #8]
 8001346:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001348:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800134a:	f042 0202 	orr.w	r2, r2, #2
 800134e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin;
 8001358:	2202      	movs	r2, #2
 800135a:	2303      	movs	r3, #3
 800135c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001362:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_CURR_AMPL_U_GPIO_Port, &GPIO_InitStruct);
 8001366:	a908      	add	r1, sp, #32
 8001368:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136c:	f005 fa80 	bl	8006870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 8001370:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001374:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8001376:	482f      	ldr	r0, [pc, #188]	@ (8001434 <HAL_ADC_MspInit+0x164>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 800137a:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = M1_CURR_AMPL_V_Pin;
 800137c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(M1_CURR_AMPL_V_GPIO_Port, &GPIO_InitStruct);
 8001380:	f005 fa76 	bl	8006870 <HAL_GPIO_Init>
}
 8001384:	b01e      	add	sp, #120	@ 0x78
 8001386:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001388:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800138c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001390:	a80d      	add	r0, sp, #52	@ 0x34
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001392:	920d      	str	r2, [sp, #52]	@ 0x34
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8001394:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001396:	f005 ffa3 	bl	80072e0 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	2800      	cmp	r0, #0
 800139c:	d141      	bne.n	8001422 <HAL_ADC_MspInit+0x152>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800139e:	4a23      	ldr	r2, [pc, #140]	@ (800142c <HAL_ADC_MspInit+0x15c>)
 80013a0:	6813      	ldr	r3, [r2, #0]
 80013a2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013a4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013a8:	d109      	bne.n	80013be <HAL_ADC_MspInit+0xee>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013aa:	4b21      	ldr	r3, [pc, #132]	@ (8001430 <HAL_ADC_MspInit+0x160>)
 80013ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80013b2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ba:	9304      	str	r3, [sp, #16]
 80013bc:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013be:	4b1c      	ldr	r3, [pc, #112]	@ (8001430 <HAL_ADC_MspInit+0x160>)
 80013c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013c2:	f042 0201 	orr.w	r2, r2, #1
 80013c6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013ca:	f002 0201 	and.w	r2, r2, #1
 80013ce:	9205      	str	r2, [sp, #20]
 80013d0:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013d4:	f042 0204 	orr.w	r2, r2, #4
 80013d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013dc:	f002 0204 	and.w	r2, r2, #4
 80013e0:	9206      	str	r2, [sp, #24]
 80013e2:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013e6:	f042 0202 	orr.w	r2, r2, #2
 80013ea:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 80013f4:	2280      	movs	r2, #128	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2400      	movs	r4, #0
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 80013f8:	a908      	add	r1, sp, #32
 80013fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_W_Pin;
 80013fe:	2303      	movs	r3, #3
 8001400:	e9cd 2308 	strd	r2, r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	940a      	str	r4, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	9b07      	ldr	r3, [sp, #28]
    HAL_GPIO_Init(M1_CURR_AMPL_W_GPIO_Port, &GPIO_InitStruct);
 8001408:	f005 fa32 	bl	8006870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_BUS_VOLTAGE_Pin;
 800140c:	2230      	movs	r2, #48	@ 0x30
 800140e:	2303      	movs	r3, #3
 8001410:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001414:	4808      	ldr	r0, [pc, #32]	@ (8001438 <HAL_ADC_MspInit+0x168>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	940a      	str	r4, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001418:	a908      	add	r1, sp, #32
 800141a:	e7a7      	b.n	800136c <HAL_ADC_MspInit+0x9c>
      Error_Handler();
 800141c:	f000 ff94 	bl	8002348 <Error_Handler>
 8001420:	e778      	b.n	8001314 <HAL_ADC_MspInit+0x44>
      Error_Handler();
 8001422:	f000 ff91 	bl	8002348 <Error_Handler>
 8001426:	e7ba      	b.n	800139e <HAL_ADC_MspInit+0xce>
 8001428:	50000100 	.word	0x50000100
 800142c:	20000684 	.word	0x20000684
 8001430:	40021000 	.word	0x40021000
 8001434:	48000400 	.word	0x48000400
 8001438:	48000800 	.word	0x48000800

0800143c <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 800143c:	b570      	push	{r4, r5, r6, lr}
 800143e:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8001440:	6940      	ldr	r0, [r0, #20]
 8001442:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001444:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8001446:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001448:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 800144a:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 800144e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001452:	6960      	ldr	r0, [r4, #20]
 8001454:	f104 011c 	add.w	r1, r4, #28
 8001458:	462b      	mov	r3, r5
 800145a:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 800145c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001460:	4718      	bx	r3
 8001462:	bf00      	nop

08001464 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8001464:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8001466:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 8001468:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800146a:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800146e:	4c1e      	ldr	r4, [pc, #120]	@ (80014e8 <ASPEP_sendBeacon+0x84>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8001470:	01db      	lsls	r3, r3, #7
 8001472:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8001476:	784a      	ldrb	r2, [r1, #1]
 8001478:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 800147c:	78ca      	ldrb	r2, [r1, #3]
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 800147e:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8001482:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001486:	b2da      	uxtb	r2, r3
 8001488:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 800148c:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001490:	5ca2      	ldrb	r2, [r4, r2]
 8001492:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8001496:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001498:	5ca2      	ldrb	r2, [r4, r2]
 800149a:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 800149e:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80014a0:	5ca2      	ldrb	r2, [r4, r2]
 80014a2:	4c12      	ldr	r4, [pc, #72]	@ (80014ec <ASPEP_sendBeacon+0x88>)
 80014a4:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 80014a8:	5ca2      	ldrb	r2, [r4, r2]
 80014aa:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80014ae:	f043 0305 	orr.w	r3, r3, #5
 80014b2:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b4:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 80014b6:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80014b8:	b14b      	cbz	r3, 80014ce <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 80014ba:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 80014bc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80014c0:	b913      	cbnz	r3, 80014c8 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 80014c2:	2302      	movs	r3, #2
 80014c4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 80014c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80014cc:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80014ce:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 80014d2:	2303      	movs	r3, #3
 80014d4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80014d8:	6481      	str	r1, [r0, #72]	@ 0x48
 80014da:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80014dc:	2204      	movs	r2, #4
 80014de:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 80014e0:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80014e4:	6940      	ldr	r0, [r0, #20]
 80014e6:	4718      	bx	r3
 80014e8:	0800aae8 	.word	0x0800aae8
 80014ec:	0800aad8 	.word	0x0800aad8

080014f0 <ASPEP_sendPing>:
{
 80014f0:	b430      	push	{r4, r5}
              | (uint32_t)((uint32_t)cBit << 5U)
 80014f2:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80014f4:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 80014f8:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80014fc:	4d1d      	ldr	r5, [pc, #116]	@ (8001574 <ASPEP_sendPing+0x84>)
              | (uint32_t)((uint32_t)cBit << 5U)
 80014fe:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001502:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
              | (uint32_t)((uint32_t)Nbit << 6U)
 8001506:	f00c 0101 	and.w	r1, ip, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800150a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800150e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 8001512:	f004 040f 	and.w	r4, r4, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001516:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4c16      	ldr	r4, [pc, #88]	@ (8001578 <ASPEP_sendPing+0x88>)
 800151e:	f042 0206 	orr.w	r2, r2, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001522:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001526:	5ca2      	ldrb	r2, [r4, r2]
 8001528:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 800152c:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800152e:	5ca2      	ldrb	r2, [r4, r2]
 8001530:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8001534:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001536:	5ca2      	ldrb	r2, [r4, r2]
 8001538:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 800153c:	5ceb      	ldrb	r3, [r5, r3]
 800153e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8001542:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001544:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001546:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001548:	b143      	cbz	r3, 800155c <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 800154a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 800154c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8001550:	b913      	cbnz	r3, 8001558 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8001552:	2302      	movs	r3, #2
 8001554:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8001558:	bc30      	pop	{r4, r5}
 800155a:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800155c:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8001560:	2303      	movs	r3, #3
 8001562:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001566:	6481      	str	r1, [r0, #72]	@ 0x48
 8001568:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800156a:	2204      	movs	r2, #4
 800156c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800156e:	6940      	ldr	r0, [r0, #20]
}
 8001570:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8001572:	4718      	bx	r3
 8001574:	0800aad8 	.word	0x0800aad8
 8001578:	0800aae8 	.word	0x0800aae8

0800157c <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 800157c:	2a0a      	cmp	r2, #10
 800157e:	d009      	beq.n	8001594 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8001580:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8001584:	2b01      	cmp	r3, #1
 8001586:	d91d      	bls.n	80015c4 <ASPEP_getBuffer+0x48>
 8001588:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800158c:	2b01      	cmp	r3, #1
 800158e:	d90d      	bls.n	80015ac <ASPEP_getBuffer+0x30>
        result = false;
 8001590:	2000      	movs	r0, #0
}
 8001592:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8001594:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 8001598:	2b01      	cmp	r3, #1
 800159a:	d8f9      	bhi.n	8001590 <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 800159c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 800159e:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80015a0:	3304      	adds	r3, #4
 80015a2:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80015a4:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 80015a8:	2001      	movs	r0, #1
 80015aa:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80015ac:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 80015ae:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80015b2:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80015b6:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 80015b8:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80015bc:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80015be:	600b      	str	r3, [r1, #0]
  bool result = true;
 80015c0:	2001      	movs	r0, #1
 80015c2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80015c4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 80015c6:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80015ca:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80015ce:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 80015d0:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80015d4:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80015d6:	600b      	str	r3, [r1, #0]
 80015d8:	e7f2      	b.n	80015c0 <ASPEP_getBuffer+0x44>
 80015da:	bf00      	nop

080015dc <ASPEP_sendPacket>:
{
 80015dc:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80015de:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 80015e2:	2802      	cmp	r0, #2
 80015e4:	d001      	beq.n	80015ea <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80015e6:	2002      	movs	r0, #2
 80015e8:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 80015ea:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 80015ee:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 80015f2:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 80015f6:	2801      	cmp	r0, #1
 80015f8:	d104      	bne.n	8001604 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80015fa:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 80015fe:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8001600:	3202      	adds	r2, #2
 8001602:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8001604:	2b0a      	cmp	r3, #10
 8001606:	d105      	bne.n	8001614 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8001608:	f89c 0010 	ldrb.w	r0, [ip, #16]
 800160c:	b348      	cbz	r0, 8001662 <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 800160e:	2000      	movs	r0, #0
 8001610:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8001614:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8001618:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800161a:	4d34      	ldr	r5, [pc, #208]	@ (80016ec <ASPEP_sendPacket+0x110>)
 800161c:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800161e:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001620:	5d2e      	ldrb	r6, [r5, r4]
 8001622:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8001626:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8001628:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800162c:	5d2e      	ldrb	r6, [r5, r4]
 800162e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8001632:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8001634:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001636:	5d2c      	ldrb	r4, [r5, r4]
 8001638:	f3c0 6503 	ubfx	r5, r0, #24, #4
 800163c:	406c      	eors	r4, r5
 800163e:	4d2c      	ldr	r5, [pc, #176]	@ (80016f0 <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8001640:	5d2c      	ldrb	r4, [r5, r4]
 8001642:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8001646:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 800164a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800164c:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8001650:	b1b9      	cbz	r1, 8001682 <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8001652:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8001654:	2b09      	cmp	r3, #9
 8001656:	d006      	beq.n	8001666 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8001658:	2b0a      	cmp	r3, #10
 800165a:	d02a      	beq.n	80016b2 <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 800165c:	b37b      	cbz	r3, 80016be <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 800165e:	2000      	movs	r0, #0
}
 8001660:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8001662:	2001      	movs	r0, #1
}
 8001664:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8001666:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 800166a:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 800166c:	458e      	cmp	lr, r1
 800166e:	bf14      	ite	ne
 8001670:	2003      	movne	r0, #3
 8001672:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8001674:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8001678:	b3a1      	cbz	r1, 80016e4 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800167a:	2102      	movs	r1, #2
 800167c:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 800167e:	809a      	strh	r2, [r3, #4]
}
 8001680:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8001682:	2b09      	cmp	r3, #9
 8001684:	d029      	beq.n	80016da <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 8001686:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8001688:	f04f 0303 	mov.w	r3, #3
 800168c:	bf0b      	itete	eq
 800168e:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8001692:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 8001696:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800169a:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800169e:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 80016a2:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80016a4:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 80016a8:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80016ac:	4671      	mov	r1, lr
 80016ae:	4798      	blx	r3
 80016b0:	e7d5      	b.n	800165e <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 80016b2:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d009      	beq.n	80016ce <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 80016ba:	2003      	movs	r0, #3
}
 80016bc:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 80016be:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1f9      	bne.n	80016ba <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 80016c6:	2302      	movs	r3, #2
 80016c8:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 80016cc:	e7c7      	b.n	800165e <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 80016ce:	2302      	movs	r3, #2
 80016d0:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80016d4:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 80016d8:	e7c1      	b.n	800165e <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80016da:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 80016de:	2103      	movs	r1, #3
 80016e0:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80016e2:	e7dc      	b.n	800169e <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80016e4:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 80016e8:	e7c7      	b.n	800167a <ASPEP_sendPacket+0x9e>
 80016ea:	bf00      	nop
 80016ec:	0800aae8 	.word	0x0800aae8
 80016f0:	0800aad8 	.word	0x0800aad8

080016f4 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 80016f4:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 80016f6:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 80016fa:	2b03      	cmp	r3, #3
{
 80016fc:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 80016fe:	d013      	beq.n	8001728 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8001700:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8001702:	2100      	movs	r1, #0
 8001704:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8001706:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 800170a:	2a02      	cmp	r2, #2
 800170c:	d013      	beq.n	8001736 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800170e:	2b02      	cmp	r3, #2
 8001710:	d11d      	bne.n	800174e <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001712:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001716:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001718:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800171a:	2204      	movs	r2, #4
 800171c:	6940      	ldr	r0, [r0, #20]
 800171e:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8001720:	2303      	movs	r3, #3
 8001722:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8001726:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8001728:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 800172c:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800172e:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8001730:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8001734:	d10b      	bne.n	800174e <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001736:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800173a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800173c:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800173e:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8001740:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001742:	6960      	ldr	r0, [r4, #20]
 8001744:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8001746:	2303      	movs	r3, #3
 8001748:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 800174c:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800174e:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8001750:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001752:	b1cb      	cbz	r3, 8001788 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8001754:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8001756:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8001758:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	889a      	ldrh	r2, [r3, #4]
 800175e:	6960      	ldr	r0, [r4, #20]
 8001760:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001762:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8001764:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8001768:	2b02      	cmp	r3, #2
 800176a:	d007      	beq.n	800177c <ASPEP_HWDataTransmittedIT+0x88>
 800176c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001770:	2b02      	cmp	r3, #2
 8001772:	d003      	beq.n	800177c <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8001774:	2300      	movs	r3, #0
 8001776:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8001778:	b662      	cpsie	i
}
 800177a:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 800177c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800177e:	0063      	lsls	r3, r4, #1
 8001780:	3368      	adds	r3, #104	@ 0x68
 8001782:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8001784:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8001786:	e7f7      	b.n	8001778 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8001788:	64a3      	str	r3, [r4, #72]	@ 0x48
 800178a:	e7f5      	b.n	8001778 <ASPEP_HWDataTransmittedIT+0x84>

0800178c <ASPEP_RXframeProcess>:
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 800178c:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8001790:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8001792:	f04f 0c00 	mov.w	ip, #0
{
 8001796:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800179a:	4604      	mov	r4, r0
    *packetLength = 0;
 800179c:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 80017a0:	b1cb      	cbz	r3, 80017d6 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80017a2:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80017a6:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d055      	beq.n	800185a <ASPEP_RXframeProcess+0xce>
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d018      	beq.n	80017e4 <ASPEP_RXframeProcess+0x58>
 80017b2:	b933      	cbnz	r3, 80017c2 <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 80017b4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80017b6:	2905      	cmp	r1, #5
 80017b8:	f000 80e3 	beq.w	8001982 <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, master has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 80017bc:	2906      	cmp	r1, #6
 80017be:	f000 8129 	beq.w	8001a14 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL;
 80017c2:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80017c4:	6960      	ldr	r0, [r4, #20]
 80017c6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80017c8:	2204      	movs	r2, #4
 80017ca:	f104 011c 	add.w	r1, r4, #28
 80017ce:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 80017d0:	4628      	mov	r0, r5
 80017d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80017d6:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 80017da:	b9bb      	cbnz	r3, 800180c <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL;
 80017dc:	2500      	movs	r5, #0
}
 80017de:	4628      	mov	r0, r5
 80017e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 80017e4:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d045      	beq.n	8001876 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 80017ea:	2b06      	cmp	r3, #6
 80017ec:	f000 8118 	beq.w	8001a20 <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 80017f0:	2b09      	cmp	r3, #9
 80017f2:	d1e6      	bne.n	80017c2 <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 80017f4:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLength;
 80017f8:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 80017fc:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 80017fe:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001800:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8001802:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001806:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 8001808:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800180a:	e7db      	b.n	80017c4 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800180c:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8001810:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001812:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001816:	488b      	ldr	r0, [pc, #556]	@ (8001a44 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001818:	4d8b      	ldr	r5, [pc, #556]	@ (8001a48 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800181a:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 800181e:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001822:	5c82      	ldrb	r2, [r0, r2]
 8001824:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8001828:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800182a:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 800182c:	5ceb      	ldrb	r3, [r5, r3]
 800182e:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8001832:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001834:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001836:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80f6 	beq.w	8001a2a <ASPEP_RXframeProcess+0x29e>
  __ASM volatile ("cpsie i" : : : "memory");
 800183e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001840:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001844:	b913      	cbnz	r3, 800184c <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8001846:	2302      	movs	r3, #2
 8001848:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800184c:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800184e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001850:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8001852:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8001856:	4798      	blx	r3
 8001858:	e7c0      	b.n	80017dc <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 800185a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800185c:	2905      	cmp	r1, #5
 800185e:	d04f      	beq.n	8001900 <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8001860:	2906      	cmp	r1, #6
 8001862:	d1ae      	bne.n	80017c2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001864:	4619      	mov	r1, r3
 8001866:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800186a:	f7ff fe41 	bl	80014f0 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800186e:	2302      	movs	r3, #2
 8001870:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8001874:	e7a5      	b.n	80017c2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001876:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800187a:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 800187e:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001880:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001884:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001888:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 800188c:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001890:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001892:	4575      	cmp	r5, lr
 8001894:	bf28      	it	cs
 8001896:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001898:	42b0      	cmp	r0, r6
 800189a:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800189c:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018a0:	bf28      	it	cs
 80018a2:	4631      	movcs	r1, r6
 80018a4:	4663      	mov	r3, ip
 80018a6:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80018aa:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80018ae:	45b8      	cmp	r8, r7
 80018b0:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018b2:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80018b6:	bf28      	it	cs
 80018b8:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80018ba:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018bc:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80018c0:	4651      	mov	r1, sl
 80018c2:	bf28      	it	cs
 80018c4:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018c6:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80018ca:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80018cc:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80018ce:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80018d2:	d80f      	bhi.n	80018f4 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80018d4:	45ae      	cmp	lr, r5
 80018d6:	d80d      	bhi.n	80018f4 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80018d8:	45b8      	cmp	r8, r7
 80018da:	d80b      	bhi.n	80018f4 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80018dc:	45ca      	cmp	sl, r9
 80018de:	d809      	bhi.n	80018f4 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80018e0:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 80018e4:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80018e8:	ebac 0c02 	sub.w	ip, ip, r2
 80018ec:	fabc fc8c 	clz	ip, ip
 80018f0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80018f4:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80018f8:	4620      	mov	r0, r4
 80018fa:	f7ff fdb3 	bl	8001464 <ASPEP_sendBeacon>
 80018fe:	e760      	b.n	80017c2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001900:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001902:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001906:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001908:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800190c:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001910:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001914:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001918:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800191a:	42a8      	cmp	r0, r5
 800191c:	bf28      	it	cs
 800191e:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001920:	42b1      	cmp	r1, r6
 8001922:	4663      	mov	r3, ip
 8001924:	468c      	mov	ip, r1
 8001926:	bf28      	it	cs
 8001928:	46b4      	movcs	ip, r6
 800192a:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800192e:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8001932:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001936:	45bc      	cmp	ip, r7
 8001938:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800193a:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800193e:	bf28      	it	cs
 8001940:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001942:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001944:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001948:	46c1      	mov	r9, r8
 800194a:	bf28      	it	cs
 800194c:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800194e:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001952:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001954:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001956:	d80b      	bhi.n	8001970 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001958:	4285      	cmp	r5, r0
 800195a:	d809      	bhi.n	8001970 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 800195c:	45bc      	cmp	ip, r7
 800195e:	d807      	bhi.n	8001970 <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001960:	45f0      	cmp	r8, lr
 8001962:	d805      	bhi.n	8001970 <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001964:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001968:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800196c:	4293      	cmp	r3, r2
 800196e:	d002      	beq.n	8001976 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001970:	2300      	movs	r3, #0
 8001972:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001976:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 800197a:	4620      	mov	r0, r4
 800197c:	f7ff fd72 	bl	8001464 <ASPEP_sendBeacon>
 8001980:	e71f      	b.n	80017c2 <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001982:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001986:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 800198a:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800198c:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001990:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001994:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001998:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 800199c:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800199e:	4561      	cmp	r1, ip
 80019a0:	bf28      	it	cs
 80019a2:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019a4:	42b5      	cmp	r5, r6
 80019a6:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80019a8:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019ac:	bf28      	it	cs
 80019ae:	4630      	movcs	r0, r6
 80019b0:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80019b4:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80019b8:	45b8      	cmp	r8, r7
 80019ba:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019bc:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80019c0:	bf28      	it	cs
 80019c2:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80019c4:	45ca      	cmp	sl, r9
 80019c6:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019c8:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80019cc:	bf28      	it	cs
 80019ce:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019d0:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80019d4:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80019d6:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80019d8:	d8cd      	bhi.n	8001976 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80019da:	458c      	cmp	ip, r1
 80019dc:	d8cb      	bhi.n	8001976 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80019de:	45b8      	cmp	r8, r7
 80019e0:	d8c9      	bhi.n	8001976 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80019e2:	45ca      	cmp	sl, r9
 80019e4:	d8c7      	bhi.n	8001976 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80019e6:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 80019ea:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d1c1      	bne.n	8001976 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80019f2:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80019f4:	1c42      	adds	r2, r0, #1
 80019f6:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80019f8:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80019fa:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80019fc:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001a00:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001a02:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001a04:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001a06:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001a0a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001a0e:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 8001a12:	e7b0      	b.n	8001976 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001a14:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001a18:	4619      	mov	r1, r3
 8001a1a:	f7ff fd69 	bl	80014f0 <ASPEP_sendPing>
 8001a1e:	e6d0      	b.n	80017c2 <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001a20:	7f42      	ldrb	r2, [r0, #29]
 8001a22:	2101      	movs	r1, #1
 8001a24:	f7ff fd64 	bl	80014f0 <ASPEP_sendPing>
 8001a28:	e6cb      	b.n	80017c2 <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001a2a:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001a34:	64a1      	str	r1, [r4, #72]	@ 0x48
 8001a36:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8001a38:	2204      	movs	r2, #4
 8001a3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001a3c:	6960      	ldr	r0, [r4, #20]
 8001a3e:	4798      	blx	r3
 8001a40:	e704      	b.n	800184c <ASPEP_RXframeProcess+0xc0>
 8001a42:	bf00      	nop
 8001a44:	0800aae8 	.word	0x0800aae8
 8001a48:	0800aad8 	.word	0x0800aad8

08001a4c <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001a4c:	b510      	push	{r4, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 8001a4e:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 8001a52:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8001a54:	b13b      	cbz	r3, 8001a66 <ASPEP_HWDataReceivedIT+0x1a>
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d104      	bne.n	8001a64 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8001a60:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8001a64:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001a66:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001a68:	4a1e      	ldr	r2, [pc, #120]	@ (8001ae4 <ASPEP_HWDataReceivedIT+0x98>)
 8001a6a:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001a6c:	5cd3      	ldrb	r3, [r2, r3]
 8001a6e:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 8001a72:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001a74:	5cd3      	ldrb	r3, [r2, r3]
 8001a76:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8001a7a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8001a7c:	5cd3      	ldrb	r3, [r2, r3]
 8001a7e:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001a82:	5cd3      	ldrb	r3, [r2, r3]
 8001a84:	b95b      	cbnz	r3, 8001a9e <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8001a86:	7f03      	ldrb	r3, [r0, #28]
 8001a88:	f003 030f 	and.w	r3, r3, #15
 8001a8c:	2b06      	cmp	r3, #6
 8001a8e:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 8001a90:	d809      	bhi.n	8001aa6 <ASPEP_HWDataReceivedIT+0x5a>
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	d81e      	bhi.n	8001ad4 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8001a96:	2301      	movs	r3, #1
 8001a98:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 8001a9c:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001aa4:	bd10      	pop	{r4, pc}
 8001aa6:	2b09      	cmp	r3, #9
 8001aa8:	d1f5      	bne.n	8001a96 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8001aaa:	8b83      	ldrh	r3, [r0, #28]
 8001aac:	091b      	lsrs	r3, r3, #4
 8001aae:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 8001ab2:	b17b      	cbz	r3, 8001ad4 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 8001ab4:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d30f      	bcc.n	8001adc <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 8001abc:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 8001ac0:	6981      	ldr	r1, [r0, #24]
 8001ac2:	6940      	ldr	r0, [r0, #20]
 8001ac4:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8001ac8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001aca:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 8001acc:	2301      	movs	r3, #1
 8001ace:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 8001ad2:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8001ada:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8001adc:	2302      	movs	r3, #2
 8001ade:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 8001ae2:	bd10      	pop	{r4, pc}
 8001ae4:	0800aae8 	.word	0x0800aae8

08001ae8 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8001ae8:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001aea:	2200      	movs	r2, #0
 8001aec:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001af0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001af2:	6940      	ldr	r0, [r0, #20]
 8001af4:	2204      	movs	r2, #4
 8001af6:	311c      	adds	r1, #28
 8001af8:	4718      	bx	r3
 8001afa:	bf00      	nop

08001afc <MX_CORDIC_Init>:
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001afc:	4805      	ldr	r0, [pc, #20]	@ (8001b14 <MX_CORDIC_Init+0x18>)
{
 8001afe:	b508      	push	{r3, lr}
  hcordic.Instance = CORDIC;
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <MX_CORDIC_Init+0x1c>)
 8001b02:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001b04:	f004 fc84 	bl	8006410 <HAL_CORDIC_Init>
 8001b08:	b900      	cbnz	r0, 8001b0c <MX_CORDIC_Init+0x10>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001b0a:	bd08      	pop	{r3, pc}
 8001b0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001b10:	f000 bc1a 	b.w	8002348 <Error_Handler>
 8001b14:	20000760 	.word	0x20000760
 8001b18:	40020c00 	.word	0x40020c00

08001b1c <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{

  if(cordicHandle->Instance==CORDIC)
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <HAL_CORDIC_MspInit+0x2c>)
 8001b1e:	6802      	ldr	r2, [r0, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d000      	beq.n	8001b26 <HAL_CORDIC_MspInit+0xa>
 8001b24:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001b26:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 8001b2a:	f042 0208 	orr.w	r2, r2, #8
 8001b2e:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
 8001b32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
{
 8001b36:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 8001b42:	b002      	add	sp, #8
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	40020c00 	.word	0x40020c00

08001b4c <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001b4c:	b510      	push	{r4, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001b50:	2230      	movs	r2, #48	@ 0x30
 8001b52:	2100      	movs	r1, #0
 8001b54:	4668      	mov	r0, sp
 8001b56:	f008 ff33 	bl	800a9c0 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001b5a:	4810      	ldr	r0, [pc, #64]	@ (8001b9c <MX_DAC1_Init+0x50>)
 8001b5c:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <MX_DAC1_Init+0x54>)
 8001b5e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001b60:	f004 fcec 	bl	800653c <HAL_DAC_Init>
 8001b64:	b990      	cbnz	r0, 8001b8c <MX_DAC1_Init+0x40>
    Error_Handler();
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001b66:	2200      	movs	r2, #0
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001b68:	2302      	movs	r3, #2
  sConfig.DAC_SignedFormat = DISABLE;
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001b6a:	2401      	movs	r4, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b6c:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <MX_DAC1_Init+0x50>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001b6e:	9300      	str	r3, [sp, #0]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b70:	4669      	mov	r1, sp
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001b72:	e9cd 2302 	strd	r2, r3, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001b76:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001b7a:	e9cd 4206 	strd	r4, r2, [sp, #24]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001b7e:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b82:	f004 fcf1 	bl	8006568 <HAL_DAC_ConfigChannel>
 8001b86:	b920      	cbnz	r0, 8001b92 <MX_DAC1_Init+0x46>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001b88:	b00c      	add	sp, #48	@ 0x30
 8001b8a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001b8c:	f000 fbdc 	bl	8002348 <Error_Handler>
 8001b90:	e7e9      	b.n	8001b66 <MX_DAC1_Init+0x1a>
    Error_Handler();
 8001b92:	f000 fbd9 	bl	8002348 <Error_Handler>
}
 8001b96:	b00c      	add	sp, #48	@ 0x30
 8001b98:	bd10      	pop	{r4, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000788 	.word	0x20000788
 8001ba0:	50000800 	.word	0x50000800
 8001ba4:	00000000 	.word	0x00000000

08001ba8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001ba8:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC1)
 8001baa:	4a1b      	ldr	r2, [pc, #108]	@ (8001c18 <HAL_DAC_MspInit+0x70>)
 8001bac:	6801      	ldr	r1, [r0, #0]
{
 8001bae:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	2300      	movs	r3, #0
  if(dacHandle->Instance==DAC1)
 8001bb2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001bb8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001bbc:	9306      	str	r3, [sp, #24]
  if(dacHandle->Instance==DAC1)
 8001bbe:	d002      	beq.n	8001bc6 <HAL_DAC_MspInit+0x1e>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8001bc0:	b009      	add	sp, #36	@ 0x24
 8001bc2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001bc6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001bca:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin;
 8001bce:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001c10 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001bd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bd4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001bd8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001bda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bdc:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8001be0:	9200      	str	r2, [sp, #0]
 8001be2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(DBG_DAC_CH1_GPIO_Port, &GPIO_InitStruct);
 8001bf4:	a902      	add	r1, sp, #8
 8001bf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = DBG_DAC_CH1_Pin;
 8001bfa:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(DBG_DAC_CH1_GPIO_Port, &GPIO_InitStruct);
 8001c00:	f004 fe36 	bl	8006870 <HAL_GPIO_Init>
}
 8001c04:	b009      	add	sp, #36	@ 0x24
 8001c06:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c0a:	bf00      	nop
 8001c0c:	f3af 8000 	nop.w
 8001c10:	00000010 	.word	0x00000010
 8001c14:	00000003 	.word	0x00000003
 8001c18:	50000800 	.word	0x50000800

08001c1c <DAC_Init>:
/**
  * @brief  Hardware and software initialization of the DAC object.
  * @param  pHandle pointer on related component instance.
  */
__weak void DAC_Init(DAC_Handle_t *pHandle)
{
 8001c1c:	b508      	push	{r3, lr}
 8001c1e:	4601      	mov	r1, r0
  else
  {
#endif
    /* Enable DAC Channel1 */
    /* By default send Ia motor 1 */
    (void)RI_GetPtrReg((MC_REG_I_A + 0x1U), (void *)&pHandle->ptrDataCh[DAC_CH1]); //cstat !MISRAC2012-Rule-11.5
 8001c20:	f240 70d1 	movw	r0, #2001	@ 0x7d1
 8001c24:	f002 fc72 	bl	800450c <RI_GetPtrReg>
  *             Refer to device datasheet for channels availability.
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
  SET_BIT(DACx->CR,
 8001c28:	4a02      	ldr	r2, [pc, #8]	@ (8001c34 <DAC_Init+0x18>)
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6013      	str	r3, [r2, #0]
    LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);
#ifdef NULL_PTR_DAC_UI
  }
  #endif

}
 8001c32:	bd08      	pop	{r3, pc}
 8001c34:	50000800 	.word	0x50000800

08001c38 <DAC_Exec>:
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8001c38:	f04f 4ca0 	mov.w	ip, #1342177280	@ 0x50000000
  }
  else
  {
#endif
    uint32_t temp1;
    temp1 = DACOFF + (uint32_t)*((uint16_t*) pHandle->ptrDataCh[DAC_CH1]); //cstat !MISRAC2012-Rule-11.3
 8001c3c:	6803      	ldr	r3, [r0, #0]
 8001c3e:	f8dc 280c 	ldr.w	r2, [ip, #2060]	@ 0x80c
 8001c42:	881b      	ldrh	r3, [r3, #0]
  SET_BIT(DACx->SWTRIGR,
 8001c44:	4907      	ldr	r1, [pc, #28]	@ (8001c64 <DAC_Exec+0x2c>)
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8001c46:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8001c4a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001c4e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001c52:	4313      	orrs	r3, r2
 8001c54:	f8cc 380c 	str.w	r3, [ip, #2060]	@ 0x80c
  SET_BIT(DACx->SWTRIGR,
 8001c58:	684b      	ldr	r3, [r1, #4]
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	604b      	str	r3, [r1, #4]
    LL_DAC_ConvertData12LeftAligned(DAC1, LL_DAC_CHANNEL_1, temp1);
    LL_DAC_TrigSWConversion(DAC1, LL_DAC_CHANNEL_1);
#ifdef NULL_PTR_DAC_UI
  }
#endif
}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	50000800 	.word	0x50000800

08001c68 <DAC_SetChannelConfig>:
  *         channel. It must be one of the exported UI register Ex.
  *         MC_PROTOCOL_REG_I_A.
  * @retval none.
  */
__weak void DAC_SetChannelConfig(DAC_Handle_t *pHandle, DAC_Channel_t bChannel, uint16_t regID)
{
 8001c68:	4603      	mov	r3, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->dataCh[bChannel] = regID;
 8001c6a:	f101 0c04 	add.w	ip, r1, #4
{
 8001c6e:	4610      	mov	r0, r2
    pHandle->dataCh[bChannel] = regID;
 8001c70:	f823 201c 	strh.w	r2, [r3, ip, lsl #1]
    (void)RI_GetPtrReg(regID, (void *)&pHandle->ptrDataCh[bChannel]); //cstat !MISRAC2012-Rule-11.5
 8001c74:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001c78:	f002 bc48 	b.w	800450c <RI_GetPtrReg>

08001c7c <DAC_GetChannelConfig>:
uint16_t DAC_GetChannelConfig(DAC_Handle_t *pHandle, DAC_Channel_t bChannel)
{
#ifdef NULL_PTR_DAC_UI
  return ((NULL == pHandle) ? 0U : pHandle->dataCh[bChannel]);
#else
  return (pHandle->dataCh[bChannel]);
 8001c7c:	3104      	adds	r1, #4
#endif
}
 8001c7e:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 8001c82:	4770      	bx	lr

08001c84 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c84:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb0 <MX_DMA_Init+0x2c>)
 8001c86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c88:	f042 0204 	orr.w	r2, r2, #4
 8001c8c:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
{
 8001c90:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001c92:	f002 0204 	and.w	r2, r2, #4
 8001c96:	9200      	str	r2, [sp, #0]
 8001c98:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c9c:	f042 0202 	orr.w	r2, r2, #2
 8001ca0:	649a      	str	r2, [r3, #72]	@ 0x48
 8001ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	9301      	str	r3, [sp, #4]
 8001caa:	9b01      	ldr	r3, [sp, #4]

}
 8001cac:	b002      	add	sp, #8
 8001cae:	4770      	bx	lr
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <kalman_init>:
#include<stdbool.h>
#include<string.h>


// 卡尔曼滤波
void kalman_init(KalmanFilter* kf, float dt, float init_speed){
 8001cb4:	b500      	push	{lr}
	// 初始化状态向量
	kf->x[0] = init_speed;
	kf->x[1] = 0.0f;

	// state transition matrix
	kf->F[0][0] = 1.0f;	kf->F[0][1] = dt;
 8001cb6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
    // P covariance
    kf->P[0][0] = 1.0f;  kf->P[0][1] = 0.0f;
    kf->P[1][0] = 0.0f;  kf->P[1][1] = 3000.0f;

	// process noise
    kf->Q[0][0] = 0.1f;  kf->Q[0][1] = 0.0f;
 8001cba:	4911      	ldr	r1, [pc, #68]	@ (8001d00 <kalman_init+0x4c>)
    kf->P[1][0] = 0.0f;  kf->P[1][1] = 3000.0f;
 8001cbc:	f8df e048 	ldr.w	lr, [pc, #72]	@ 8001d08 <kalman_init+0x54>
    kf->Q[1][0] = 0.0f;  kf->Q[1][1] = 10.0f;
 8001cc0:	f8df c048 	ldr.w	ip, [pc, #72]	@ 8001d0c <kalman_init+0x58>
	kf->F[0][0] = 1.0f;	kf->F[0][1] = dt;
 8001cc4:	6302      	str	r2, [r0, #48]	@ 0x30
	kf->x[1] = 0.0f;
 8001cc6:	2300      	movs	r3, #0
	kf->F[1][0] = 0.0f;	kf->F[1][1] = 1.0f;
 8001cc8:	63c2      	str	r2, [r0, #60]	@ 0x3c
	kf->H[0][0] = 1.0f;
 8001cca:	6402      	str	r2, [r0, #64]	@ 0x40
    kf->P[0][0] = 1.0f;  kf->P[0][1] = 0.0f;
 8001ccc:	6102      	str	r2, [r0, #16]
    kf->Q[0][0] = 0.1f;  kf->Q[0][1] = 0.0f;
 8001cce:	6481      	str	r1, [r0, #72]	@ 0x48

    // measurement noise
    kf->R[0][0] = 15.0f;

	kf->initialized = true;
 8001cd0:	2201      	movs	r2, #1
    kf->R[0][0] = 15.0f;
 8001cd2:	490c      	ldr	r1, [pc, #48]	@ (8001d04 <kalman_init+0x50>)
	kf->dt = dt;
 8001cd4:	ed80 0a22 	vstr	s0, [r0, #136]	@ 0x88
	kf->x[0] = init_speed;
 8001cd8:	edc0 0a00 	vstr	s1, [r0]
	kf->x[1] = 0.0f;
 8001cdc:	6043      	str	r3, [r0, #4]
	kf->F[0][0] = 1.0f;	kf->F[0][1] = dt;
 8001cde:	ed80 0a0d 	vstr	s0, [r0, #52]	@ 0x34
	kf->F[1][0] = 0.0f;	kf->F[1][1] = 1.0f;
 8001ce2:	6383      	str	r3, [r0, #56]	@ 0x38
	kf->H[0][1] = 0.0f;
 8001ce4:	6443      	str	r3, [r0, #68]	@ 0x44
    kf->P[0][0] = 1.0f;  kf->P[0][1] = 0.0f;
 8001ce6:	6143      	str	r3, [r0, #20]
    kf->P[1][0] = 0.0f;  kf->P[1][1] = 3000.0f;
 8001ce8:	6183      	str	r3, [r0, #24]
 8001cea:	f8c0 e01c 	str.w	lr, [r0, #28]
    kf->Q[0][0] = 0.1f;  kf->Q[0][1] = 0.0f;
 8001cee:	64c3      	str	r3, [r0, #76]	@ 0x4c
    kf->Q[1][0] = 0.0f;  kf->Q[1][1] = 10.0f;
 8001cf0:	6503      	str	r3, [r0, #80]	@ 0x50
 8001cf2:	f8c0 c054 	str.w	ip, [r0, #84]	@ 0x54
    kf->R[0][0] = 15.0f;
 8001cf6:	6581      	str	r1, [r0, #88]	@ 0x58
	kf->initialized = true;
 8001cf8:	f880 208c 	strb.w	r2, [r0, #140]	@ 0x8c
	return;
}
 8001cfc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d00:	3dcccccd 	.word	0x3dcccccd
 8001d04:	41700000 	.word	0x41700000
 8001d08:	453b8000 	.word	0x453b8000
 8001d0c:	41200000 	.word	0x41200000

08001d10 <kalman_update>:
    matrix_multiply_2x2(kf->temp_2x2, Ft, kf->P_pred);
    matrix_add_2x2(kf->P_pred, kf->Q, kf->P_pred);
#else
    // x_pred = F * x
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
    kf->x_pred[1] = kf->F[1][0] * kf->x[0] + kf->F[1][1] * kf->x[1];
 8001d10:	ed90 7a0f 	vldr	s14, [r0, #60]	@ 0x3c

    // P_pred = F * P * F^T + Q
    float FP[2][2];
    FP[0][0] = kf->F[0][0] * kf->P[0][0] + kf->F[0][1] * kf->P[1][0];
    FP[0][1] = kf->F[0][0] * kf->P[0][1] + kf->F[0][1] * kf->P[1][1];
 8001d14:	edd0 6a07 	vldr	s13, [r0, #28]
    kf->x_pred[1] = kf->F[1][0] * kf->x[0] + kf->F[1][1] * kf->x[1];
 8001d18:	edd0 0a0e 	vldr	s1, [r0, #56]	@ 0x38
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001d1c:	edd0 7a0d 	vldr	s15, [r0, #52]	@ 0x34
    FP[0][1] = kf->F[0][0] * kf->P[0][1] + kf->F[0][1] * kf->P[1][1];
 8001d20:	edd0 4a05 	vldr	s9, [r0, #20]
    FP[0][0] = kf->F[0][0] * kf->P[0][0] + kf->F[0][1] * kf->P[1][0];
 8001d24:	edd0 5a06 	vldr	s11, [r0, #24]
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001d28:	ed90 1a0c 	vldr	s2, [r0, #48]	@ 0x30
    FP[0][0] = kf->F[0][0] * kf->P[0][0] + kf->F[0][1] * kf->P[1][0];
 8001d2c:	ed90 4a04 	vldr	s8, [r0, #16]
#endif

    //-----Update-----
    // y = z - H * x_pred
    float z = measurement_speed;
    float y = z - (kf->H[0][0] * kf->x_pred[0] + kf->H[0][1] * kf->x_pred[1]);
 8001d30:	edd0 1a11 	vldr	s3, [r0, #68]	@ 0x44
 8001d34:	ed90 2a10 	vldr	s4, [r0, #64]	@ 0x40
    FP[1][1] = kf->F[1][0] * kf->P[0][1] + kf->F[1][1] * kf->P[1][1];
 8001d38:	ee27 6a26 	vmul.f32	s12, s14, s13
    FP[1][0] = kf->F[1][0] * kf->P[0][0] + kf->F[1][1] * kf->P[1][0];
 8001d3c:	ee27 5a25 	vmul.f32	s10, s14, s11
    FP[1][1] = kf->F[1][0] * kf->P[0][1] + kf->F[1][1] * kf->P[1][1];
 8001d40:	eea0 6aa4 	vfma.f32	s12, s1, s9
    FP[0][1] = kf->F[0][0] * kf->P[0][1] + kf->F[0][1] * kf->P[1][1];
 8001d44:	ee67 6aa6 	vmul.f32	s13, s15, s13
    FP[1][0] = kf->F[1][0] * kf->P[0][0] + kf->F[1][1] * kf->P[1][0];
 8001d48:	eea0 5a84 	vfma.f32	s10, s1, s8
    FP[0][1] = kf->F[0][0] * kf->P[0][1] + kf->F[0][1] * kf->P[1][1];
 8001d4c:	eee1 6a24 	vfma.f32	s13, s2, s9
    FP[0][0] = kf->F[0][0] * kf->P[0][0] + kf->F[0][1] * kf->P[1][0];
 8001d50:	ee67 5aa5 	vmul.f32	s11, s15, s11
    kf->P_pred[1][1] = FP[1][0] * kf->F[1][0] + FP[1][1] * kf->F[1][1] + kf->Q[1][1];
 8001d54:	ee67 4a06 	vmul.f32	s9, s14, s12
    FP[0][0] = kf->F[0][0] * kf->P[0][0] + kf->F[0][1] * kf->P[1][0];
 8001d58:	eee1 5a04 	vfma.f32	s11, s2, s8
 8001d5c:	eee0 4a85 	vfma.f32	s9, s1, s10
    kf->P_pred[0][0] = FP[0][0] * kf->F[0][0] + FP[0][1] * kf->F[0][1] + kf->Q[0][0];
 8001d60:	ee27 3aa6 	vmul.f32	s6, s15, s13
    kf->P_pred[1][0] = FP[1][0] * kf->F[0][0] + FP[1][1] * kf->F[0][1] + kf->Q[1][0];
 8001d64:	ee27 6a86 	vmul.f32	s12, s15, s12
 8001d68:	eea1 3a25 	vfma.f32	s6, s2, s11
 8001d6c:	eea1 6a05 	vfma.f32	s12, s2, s10
    kf->P_pred[0][1] = FP[0][0] * kf->F[1][0] + FP[0][1] * kf->F[1][1] + kf->Q[0][1];
 8001d70:	ee67 6a26 	vmul.f32	s13, s14, s13
    kf->P_pred[1][1] = FP[1][0] * kf->F[1][0] + FP[1][1] * kf->F[1][1] + kf->Q[1][1];
 8001d74:	ed90 5a15 	vldr	s10, [r0, #84]	@ 0x54
    kf->P_pred[1][0] = FP[1][0] * kf->F[0][0] + FP[1][1] * kf->F[0][1] + kf->Q[1][0];
 8001d78:	ed90 4a14 	vldr	s8, [r0, #80]	@ 0x50
    kf->P_pred[1][1] = FP[1][0] * kf->F[1][0] + FP[1][1] * kf->F[1][1] + kf->Q[1][1];
 8001d7c:	ee75 3a24 	vadd.f32	s7, s10, s9
 8001d80:	eee0 6aa5 	vfma.f32	s13, s1, s11
    kf->P_pred[0][0] = FP[0][0] * kf->F[0][0] + FP[0][1] * kf->F[0][1] + kf->Q[0][0];
 8001d84:	edd0 4a12 	vldr	s9, [r0, #72]	@ 0x48
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001d88:	ed90 5a01 	vldr	s10, [r0, #4]
    kf->P_pred[0][1] = FP[0][0] * kf->F[1][0] + FP[0][1] * kf->F[1][1] + kf->Q[0][1];
 8001d8c:	edd0 5a13 	vldr	s11, [r0, #76]	@ 0x4c
    kf->P_pred[1][1] = FP[1][0] * kf->F[1][0] + FP[1][1] * kf->F[1][1] + kf->Q[1][1];
 8001d90:	edc0 3a0b 	vstr	s7, [r0, #44]	@ 0x2c
    kf->P_pred[0][0] = FP[0][0] * kf->F[0][0] + FP[0][1] * kf->F[0][1] + kf->Q[0][0];
 8001d94:	ee74 4a83 	vadd.f32	s9, s9, s6
    kf->temp_1x1[0][0] += kf->R[0][0];
    float S = kf->temp_1x1[0][0];
#else
    float S =
        kf->H[0][0] * (kf->P_pred[0][0] * kf->H[0][0] + kf->P_pred[0][1] * kf->H[0][1]) +
        kf->H[0][1] * (kf->P_pred[1][0] * kf->H[0][0] + kf->P_pred[1][1] * kf->H[0][1]);
 8001d98:	ee23 3aa1 	vmul.f32	s6, s7, s3
    kf->P_pred[1][0] = FP[1][0] * kf->F[0][0] + FP[1][1] * kf->F[0][1] + kf->Q[1][0];
 8001d9c:	ee34 4a06 	vadd.f32	s8, s8, s12
    kf->P_pred[0][1] = FP[0][0] * kf->F[1][0] + FP[0][1] * kf->F[1][1] + kf->Q[0][1];
 8001da0:	ee75 5aa6 	vadd.f32	s11, s11, s13
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001da4:	ed90 6a00 	vldr	s12, [r0]
    kf->P_pred[0][0] = FP[0][0] * kf->F[0][0] + FP[0][1] * kf->F[0][1] + kf->Q[0][0];
 8001da8:	edc0 4a08 	vstr	s9, [r0, #32]
        kf->H[0][0] * (kf->P_pred[0][0] * kf->H[0][0] + kf->P_pred[0][1] * kf->H[0][1]) +
 8001dac:	ee64 2a82 	vmul.f32	s5, s9, s4
    kf->x_pred[1] = kf->F[1][0] * kf->x[0] + kf->F[1][1] * kf->x[1];
 8001db0:	ee25 7a07 	vmul.f32	s14, s10, s14
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001db4:	ee67 7a85 	vmul.f32	s15, s15, s10
        kf->H[0][1] * (kf->P_pred[1][0] * kf->H[0][0] + kf->P_pred[1][1] * kf->H[0][1]);
 8001db8:	eef0 6a43 	vmov.f32	s13, s6
 8001dbc:	eee4 6a02 	vfma.f32	s13, s8, s4
    kf->x_pred[1] = kf->F[1][0] * kf->x[0] + kf->F[1][1] * kf->x[1];
 8001dc0:	eea6 7a20 	vfma.f32	s14, s12, s1
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001dc4:	eee1 7a06 	vfma.f32	s15, s2, s12
        kf->H[0][0] * (kf->P_pred[0][0] * kf->H[0][0] + kf->P_pred[0][1] * kf->H[0][1]) +
 8001dc8:	eeb0 6a62 	vmov.f32	s12, s5
 8001dcc:	eea5 6aa1 	vfma.f32	s12, s11, s3
        kf->H[0][1] * (kf->P_pred[1][0] * kf->H[0][0] + kf->P_pred[1][1] * kf->H[0][1]);
 8001dd0:	ee21 5aa6 	vmul.f32	s10, s3, s13
    S += kf->R[0][0];
 8001dd4:	ed90 1a16 	vldr	s2, [r0, #88]	@ 0x58
#endif

    float S_inv = (fabsf(S) < 1e-6f) ? 1e6f : 1.0f / S;
 8001dd8:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001e78 <kalman_update+0x168>
    kf->x_pred[0] = kf->F[0][0] * kf->x[0] + kf->F[0][1] * kf->x[1];
 8001ddc:	edc0 7a02 	vstr	s15, [r0, #8]
    float S =
 8001de0:	eea2 5a06 	vfma.f32	s10, s4, s12
float kalman_update(KalmanFilter* kf, float measurement_speed) {
 8001de4:	ed2d 8b02 	vpush	{d8}
    S += kf->R[0][0];
 8001de8:	ee35 5a01 	vadd.f32	s10, s10, s2
    float y = z - (kf->H[0][0] * kf->x_pred[0] + kf->H[0][1] * kf->x_pred[1]);
 8001dec:	ee27 1a21 	vmul.f32	s2, s14, s3
    float S_inv = (fabsf(S) < 1e-6f) ? 1e6f : 1.0f / S;
 8001df0:	eeb0 8ac5 	vabs.f32	s16, s10
 8001df4:	eea7 1a82 	vfma.f32	s2, s15, s4
 8001df8:	eeb4 8ae0 	vcmpe.f32	s16, s1
 8001dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    float y = z - (kf->H[0][0] * kf->x_pred[0] + kf->H[0][1] * kf->x_pred[1]);
 8001e00:	ee30 1a41 	vsub.f32	s2, s0, s2
    float S_inv = (fabsf(S) < 1e-6f) ? 1e6f : 1.0f / S;
 8001e04:	bfa6      	itte	ge
 8001e06:	eeb7 0a00 	vmovge.f32	s0, #112	@ 0x3f800000  1.0
 8001e0a:	eec0 0a05 	vdivge.f32	s1, s0, s10
 8001e0e:	eddf 0a1b 	vldrlt	s1, [pc, #108]	@ 8001e7c <kalman_update+0x16c>
    kf->x_pred[1] = kf->F[1][0] * kf->x[0] + kf->F[1][1] * kf->x[1];
 8001e12:	ed80 7a03 	vstr	s14, [r0, #12]

    // Kalman 增益 K = P_pred * H^T * S^-1
    kf->K[0][0] = (kf->P_pred[0][0] * kf->H[0][0] + kf->P_pred[0][1] * kf->H[0][1]) * S_inv;
 8001e16:	ee26 6a20 	vmul.f32	s12, s12, s1
    // 状态更新：x = x_pred + K * y
    kf->x[0] = kf->x_pred[0] + kf->K[0][0] * y;
    kf->x[1] = kf->x_pred[1] + kf->K[1][0] * y;

    // 协方差更新：P = P_pred - K * H * P_pred
    kf->P[0][0] = kf->P_pred[0][0] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e1a:	eee4 2a21 	vfma.f32	s5, s8, s3
    kf->x[0] = kf->x_pred[0] + kf->K[0][0] * y;
 8001e1e:	eee6 7a01 	vfma.f32	s15, s12, s2
    kf->P[0][1] = kf->P_pred[0][1] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e22:	eea5 3a82 	vfma.f32	s6, s11, s4
    kf->K[1][0] = (kf->P_pred[1][0] * kf->H[0][0] + kf->P_pred[1][1] * kf->H[0][1]) * S_inv;
 8001e26:	ee66 6aa0 	vmul.f32	s13, s13, s1
    kf->x[0] = kf->x_pred[0] + kf->K[0][0] * y;
 8001e2a:	eeb0 0a67 	vmov.f32	s0, s15
    kf->P[1][0] = kf->P_pred[1][0] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
    kf->P[1][1] = kf->P_pred[1][1] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e2e:	eeb0 5a63 	vmov.f32	s10, s7
    kf->P[1][0] = kf->P_pred[1][0] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e32:	eef0 7a44 	vmov.f32	s15, s8
    kf->P_pred[0][1] = FP[0][0] * kf->F[1][0] + FP[0][1] * kf->F[1][1] + kf->Q[0][1];
 8001e36:	edc0 5a09 	vstr	s11, [r0, #36]	@ 0x24
    kf->x[1] = kf->x_pred[1] + kf->K[1][0] * y;
 8001e3a:	eea6 7a81 	vfma.f32	s14, s13, s2
    kf->P[0][0] = kf->P_pred[0][0] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e3e:	eee6 4a62 	vfms.f32	s9, s12, s5
    kf->P[0][1] = kf->P_pred[0][1] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e42:	eee6 5a43 	vfms.f32	s11, s12, s6
    kf->P[1][0] = kf->P_pred[1][0] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e46:	eee6 7ae2 	vfms.f32	s15, s13, s5
    kf->P[1][1] = kf->P_pred[1][1] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e4a:	eea6 5ac3 	vfms.f32	s10, s13, s6
    kf->P_pred[1][0] = FP[1][0] * kf->F[0][0] + FP[1][1] * kf->F[0][1] + kf->Q[1][0];
 8001e4e:	ed80 4a0a 	vstr	s8, [r0, #40]	@ 0x28
    kf->K[0][0] = (kf->P_pred[0][0] * kf->H[0][0] + kf->P_pred[0][1] * kf->H[0][1]) * S_inv;
 8001e52:	ed80 6a17 	vstr	s12, [r0, #92]	@ 0x5c
    kf->K[1][0] = (kf->P_pred[1][0] * kf->H[0][0] + kf->P_pred[1][1] * kf->H[0][1]) * S_inv;
 8001e56:	edc0 6a18 	vstr	s13, [r0, #96]	@ 0x60
    kf->x[0] = kf->x_pred[0] + kf->K[0][0] * y;
 8001e5a:	ed80 0a00 	vstr	s0, [r0]
    kf->x[1] = kf->x_pred[1] + kf->K[1][0] * y;
 8001e5e:	ed80 7a01 	vstr	s14, [r0, #4]
    kf->P[0][0] = kf->P_pred[0][0] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e62:	edc0 4a04 	vstr	s9, [r0, #16]
    kf->P[0][1] = kf->P_pred[0][1] - kf->K[0][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e66:	edc0 5a05 	vstr	s11, [r0, #20]
    kf->P[1][0] = kf->P_pred[1][0] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][0] + kf->H[0][1] * kf->P_pred[1][0]);
 8001e6a:	edc0 7a06 	vstr	s15, [r0, #24]
    kf->P[1][1] = kf->P_pred[1][1] - kf->K[1][0] * (kf->H[0][0] * kf->P_pred[0][1] + kf->H[0][1] * kf->P_pred[1][1]);
 8001e6e:	ed80 5a07 	vstr	s10, [r0, #28]

    return kf->x[0];
}
 8001e72:	ecbd 8b02 	vpop	{d8}
 8001e76:	4770      	bx	lr
 8001e78:	358637bd 	.word	0x358637bd
 8001e7c:	49742400 	.word	0x49742400

08001e80 <kalman_reset>:

void kalman_reset(KalmanFilter* kf) {
    // 状态归零
    kf->x[0] = 0.0f;  // 速度
 8001e80:	2300      	movs	r3, #0

    kf->x_pred[0] = 0.0f;
    kf->x_pred[1] = 0.0f;

    // 协方差设为初始高不确定性
    kf->P[0][0] = 1000.0f;  kf->P[0][1] = 0.0f;
 8001e82:	4a07      	ldr	r2, [pc, #28]	@ (8001ea0 <kalman_reset+0x20>)
    kf->x[0] = 0.0f;  // 速度
 8001e84:	6003      	str	r3, [r0, #0]
    kf->x[1] = 0.0f;  // 加速度
 8001e86:	6043      	str	r3, [r0, #4]
    kf->x_pred[0] = 0.0f;
 8001e88:	6083      	str	r3, [r0, #8]
    kf->x_pred[1] = 0.0f;
 8001e8a:	60c3      	str	r3, [r0, #12]
    kf->P[0][0] = 1000.0f;  kf->P[0][1] = 0.0f;
 8001e8c:	6102      	str	r2, [r0, #16]
 8001e8e:	6143      	str	r3, [r0, #20]
    kf->P[1][0] = 0.0f;     kf->P[1][1] = 1000.0f;
 8001e90:	6183      	str	r3, [r0, #24]
 8001e92:	61c2      	str	r2, [r0, #28]

    kf->P_pred[0][0] = 1000.0f;  kf->P_pred[0][1] = 0.0f;
 8001e94:	6202      	str	r2, [r0, #32]
 8001e96:	6243      	str	r3, [r0, #36]	@ 0x24
    kf->P_pred[1][0] = 0.0f;     kf->P_pred[1][1] = 1000.0f;
 8001e98:	6283      	str	r3, [r0, #40]	@ 0x28
 8001e9a:	62c2      	str	r2, [r0, #44]	@ 0x2c
}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	447a0000 	.word	0x447a0000

08001ea4 <LowPassFilter_Init>:

//----------------------------------------------------------------------------------------------------------------------------------------

// 一阶低通滤波
void LowPassFilter_Init(LowPassFilter* filter, float alpha, float init_value){
    if (alpha <= 0.0f) alpha = 0.01f;
 8001ea4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eac:	d90f      	bls.n	8001ece <LowPassFilter_Init+0x2a>
    if (alpha >= 1.0f) alpha = 0.99f;
 8001eae:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001eb2:	eeb4 0a67 	vcmp.f32	s0, s15
 8001eb6:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8001edc <LowPassFilter_Init+0x38>
    filter->alpha = alpha;
    filter->value = init_value;
 8001eba:	edc0 0a01 	vstr	s1, [r0, #4]
    if (alpha >= 1.0f) alpha = 0.99f;
 8001ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec2:	bfa8      	it	ge
 8001ec4:	eeb0 0a67 	vmovge.f32	s0, s15
    filter->alpha = alpha;
 8001ec8:	ed80 0a00 	vstr	s0, [r0]
}
 8001ecc:	4770      	bx	lr
    if (alpha <= 0.0f) alpha = 0.01f;
 8001ece:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001ee0 <LowPassFilter_Init+0x3c>
    filter->value = init_value;
 8001ed2:	edc0 0a01 	vstr	s1, [r0, #4]
    filter->alpha = alpha;
 8001ed6:	ed80 0a00 	vstr	s0, [r0]
}
 8001eda:	4770      	bx	lr
 8001edc:	3f7d70a4 	.word	0x3f7d70a4
 8001ee0:	3c23d70a 	.word	0x3c23d70a

08001ee4 <LowPassFilter_Update>:

float LowPassFilter_Update(LowPassFilter* filter, float input_value) {
    filter->value = filter->alpha * input_value + (1.0f - filter->alpha) * filter->value;
 8001ee4:	ed90 7a00 	vldr	s14, [r0]
 8001ee8:	ed90 6a01 	vldr	s12, [r0, #4]
 8001eec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001ef0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ef4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8001ef8:	eee7 7a00 	vfma.f32	s15, s14, s0
 8001efc:	eeb0 0a67 	vmov.f32	s0, s15
 8001f00:	edc0 7a01 	vstr	s15, [r0, #4]
    return filter->value;
}
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop

08001f08 <LowPassFilter_Reset>:

void LowPassFilter_Reset(LowPassFilter* filter) {
    filter->value = 0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	6043      	str	r3, [r0, #4]
}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop

08001f10 <MovingAverageFilter_Init>:
    return power;
}

void MovingAverageFilter_Init(MovingAverageFilter* filter, int window_size, float init_value) {

    if (window_size > MOVING_AVERAGE_MAX_SIZE) {
 8001f10:	2920      	cmp	r1, #32
void MovingAverageFilter_Init(MovingAverageFilter* filter, int window_size, float init_value) {
 8001f12:	b410      	push	{r4}
    if (window_size > MOVING_AVERAGE_MAX_SIZE) {
 8001f14:	460c      	mov	r4, r1
 8001f16:	bfa8      	it	ge
 8001f18:	2420      	movge	r4, #32
    while (n >>= 1) ++power;
 8001f1a:	1063      	asrs	r3, r4, #1
        window_size = MOVING_AVERAGE_MAX_SIZE;
    }

    filter->size = window_size;
 8001f1c:	f8c0 4080 	str.w	r4, [r0, #128]	@ 0x80
    while (n >>= 1) ++power;
 8001f20:	d019      	beq.n	8001f56 <MovingAverageFilter_Init+0x46>
    int power = 0;
 8001f22:	2200      	movs	r2, #0
    while (n >>= 1) ++power;
 8001f24:	105b      	asrs	r3, r3, #1
 8001f26:	f102 0201 	add.w	r2, r2, #1
 8001f2a:	d1fb      	bne.n	8001f24 <MovingAverageFilter_Init+0x14>
    filter->power = Log2Int(window_size);
    filter->index = 0;
    filter->sum = init_value * window_size;
 8001f2c:	ee07 4a90 	vmov	s15, r4
 8001f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    filter->index = 0;
 8001f34:	2300      	movs	r3, #0
    filter->sum = init_value * window_size;
 8001f36:	ee67 7a80 	vmul.f32	s15, s15, s0

    for (int i = 0; i < window_size; i++) {
 8001f3a:	4299      	cmp	r1, r3
    filter->index = 0;
 8001f3c:	e9c0 2321 	strd	r2, r3, [r0, #132]	@ 0x84
    filter->sum = init_value * window_size;
 8001f40:	edc0 7a23 	vstr	s15, [r0, #140]	@ 0x8c
    for (int i = 0; i < window_size; i++) {
 8001f44:	dd04      	ble.n	8001f50 <MovingAverageFilter_Init+0x40>
 8001f46:	3301      	adds	r3, #1
 8001f48:	42a3      	cmp	r3, r4
        filter->buffer[i] = init_value;
 8001f4a:	eca0 0a01 	vstmia	r0!, {s0}
    for (int i = 0; i < window_size; i++) {
 8001f4e:	dbfa      	blt.n	8001f46 <MovingAverageFilter_Init+0x36>
    }
}
 8001f50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f54:	4770      	bx	lr
    int power = 0;
 8001f56:	461a      	mov	r2, r3
 8001f58:	e7e8      	b.n	8001f2c <MovingAverageFilter_Init+0x1c>
 8001f5a:	bf00      	nop

08001f5c <MovingAverageFilter_Update>:

float MovingAverageFilter_Update(MovingAverageFilter* filter, float input_value) {
    filter->sum -= filter->buffer[filter->index];
 8001f5c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8001f60:	edd0 7a23 	vldr	s15, [r0, #140]	@ 0x8c
    filter->sum += input_value;

    filter->index = (filter->index + 1) & (filter->size - 1);  // 取模优化

    // 用右移代替除法
    return filter->sum / filter->size;
 8001f64:	ed90 7a20 	vldr	s14, [r0, #128]	@ 0x80
    filter->index = (filter->index + 1) & (filter->size - 1);  // 取模优化
 8001f68:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
    filter->sum -= filter->buffer[filter->index];
 8001f6c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8001f70:	edd1 6a00 	vldr	s13, [r1]
    filter->buffer[filter->index] = input_value;
 8001f74:	ed81 0a00 	vstr	s0, [r1]
 8001f78:	ee70 7a27 	vadd.f32	s15, s0, s15
    return filter->sum / filter->size;
 8001f7c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    filter->sum += input_value;
 8001f80:	ee77 7ae6 	vsub.f32	s15, s15, s13
    filter->index = (filter->index + 1) & (filter->size - 1);  // 取模优化
 8001f84:	3a01      	subs	r2, #1
 8001f86:	3301      	adds	r3, #1
 8001f88:	4013      	ands	r3, r2
}
 8001f8a:	ee87 0a87 	vdiv.f32	s0, s15, s14
    filter->index = (filter->index + 1) & (filter->size - 1);  // 取模优化
 8001f8e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    filter->sum += input_value;
 8001f92:	edc0 7a23 	vstr	s15, [r0, #140]	@ 0x8c
}
 8001f96:	4770      	bx	lr

08001f98 <MovingAverageFilter_Reset>:

void MovingAverageFilter_Reset(MovingAverageFilter* filter) {
 8001f98:	b510      	push	{r4, lr}
    filter->sum = 0;
 8001f9a:	2300      	movs	r3, #0
void MovingAverageFilter_Reset(MovingAverageFilter* filter) {
 8001f9c:	4604      	mov	r4, r0
    filter->sum = 0;
 8001f9e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    memset(filter->buffer, 0, sizeof(filter->buffer));
 8001fa2:	2280      	movs	r2, #128	@ 0x80
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	f008 fd0b 	bl	800a9c0 <memset>
    filter->index = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8001fb0:	bd10      	pop	{r4, pc}
 8001fb2:	bf00      	nop

08001fb4 <AdaLMSFilter_Init>:
	value = ( value < min_val ) ? min_val : value;
	value = ( value > max_val ) ? max_val : value;
	return value;
}

void AdaLMSFilter_Init(AdaLMSFilter* filter) {
 8001fb4:	b500      	push	{lr}
//    if (filter == NULL) return;

    filter->weight = 1.0f;
    filter->bias = 0.0f;
 8001fb6:	2300      	movs	r3, #0
    filter->mu = 0.01f;
 8001fb8:	490c      	ldr	r1, [pc, #48]	@ (8001fec <AdaLMSFilter_Init+0x38>)

    filter->error = 0.0f;
    filter->output = 0.0f;
    filter->prev_input = 0.0f;

    filter->weight_max = 1.2f;
 8001fba:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff0 <AdaLMSFilter_Init+0x3c>)
    filter->weight_min = 0.8f;
 8001fbc:	f8df c03c 	ldr.w	ip, [pc, #60]	@ 8001ffc <AdaLMSFilter_Init+0x48>
    filter->bias = 0.0f;
 8001fc0:	6043      	str	r3, [r0, #4]
    filter->weight = 1.0f;
 8001fc2:	f04f 5e7e 	mov.w	lr, #1065353216	@ 0x3f800000
    filter->mu = 0.01f;
 8001fc6:	6081      	str	r1, [r0, #8]
    filter->error = 0.0f;
 8001fc8:	60c3      	str	r3, [r0, #12]
    filter->bias_max = 10.0f;
 8001fca:	490a      	ldr	r1, [pc, #40]	@ (8001ff4 <AdaLMSFilter_Init+0x40>)
    filter->output = 0.0f;
 8001fcc:	6103      	str	r3, [r0, #16]
    filter->prev_input = 0.0f;
 8001fce:	6143      	str	r3, [r0, #20]
    filter->weight_max = 1.2f;
 8001fd0:	6182      	str	r2, [r0, #24]
    filter->bias_min = -10.0f;

    filter->initialized = true;
 8001fd2:	2301      	movs	r3, #1
    filter->bias_min = -10.0f;
 8001fd4:	4a08      	ldr	r2, [pc, #32]	@ (8001ff8 <AdaLMSFilter_Init+0x44>)
    filter->weight = 1.0f;
 8001fd6:	f8c0 e000 	str.w	lr, [r0]
    filter->weight_min = 0.8f;
 8001fda:	f8c0 c01c 	str.w	ip, [r0, #28]
    filter->bias_max = 10.0f;
 8001fde:	6201      	str	r1, [r0, #32]
    filter->bias_min = -10.0f;
 8001fe0:	6242      	str	r2, [r0, #36]	@ 0x24
    filter->initialized = true;
 8001fe2:	f880 3028 	strb.w	r3, [r0, #40]	@ 0x28
}
 8001fe6:	f85d fb04 	ldr.w	pc, [sp], #4
 8001fea:	bf00      	nop
 8001fec:	3c23d70a 	.word	0x3c23d70a
 8001ff0:	3f99999a 	.word	0x3f99999a
 8001ff4:	41200000 	.word	0x41200000
 8001ff8:	c1200000 	.word	0xc1200000
 8001ffc:	3f4ccccd 	.word	0x3f4ccccd

08002000 <AdaLMSFilter_Update>:

float AdaLMSFilter_Update(AdaLMSFilter* filter, float input_value, float desired_value){
//	float desired = filter->prev_input;
	float desired = desired_value;
	filter->output = filter->weight * input_value + filter->bias;
 8002000:	edd0 7a01 	vldr	s15, [r0, #4]
 8002004:	ed90 6a00 	vldr	s12, [r0]

	filter->error = filter->output - desired;

	filter->weight -= filter->mu * filter->error * input_value;
 8002008:	edd0 4a02 	vldr	s9, [r0, #8]
	value = ( value < min_val ) ? min_val : value;
 800200c:	edd0 6a07 	vldr	s13, [r0, #28]
	value = ( value > max_val ) ? max_val : value;
 8002010:	ed90 5a06 	vldr	s10, [r0, #24]
	value = ( value < min_val ) ? min_val : value;
 8002014:	ed90 4a09 	vldr	s8, [r0, #36]	@ 0x24
	value = ( value > max_val ) ? max_val : value;
 8002018:	edd0 5a08 	vldr	s11, [r0, #32]
float AdaLMSFilter_Update(AdaLMSFilter* filter, float input_value, float desired_value){
 800201c:	eeb0 7a40 	vmov.f32	s14, s0
	filter->output = filter->weight * input_value + filter->bias;
 8002020:	eeb0 0a67 	vmov.f32	s0, s15
 8002024:	eea6 0a07 	vfma.f32	s0, s12, s14
	filter->bias -= filter->mu * filter->error;

	filter->weight = clamp_value(filter->weight, filter->weight_min, filter->weight_max);
	filter->bias = clamp_value(filter->bias, filter->bias_min, filter->bias_max);

	filter->prev_input = input_value;
 8002028:	ed80 7a05 	vstr	s14, [r0, #20]
	filter->error = filter->output - desired;
 800202c:	ee70 0a60 	vsub.f32	s1, s0, s1
	filter->output = filter->weight * input_value + filter->bias;
 8002030:	ed80 0a04 	vstr	s0, [r0, #16]
	filter->weight -= filter->mu * filter->error * input_value;
 8002034:	ee60 4aa4 	vmul.f32	s9, s1, s9
	filter->error = filter->output - desired;
 8002038:	edc0 0a03 	vstr	s1, [r0, #12]
	filter->weight -= filter->mu * filter->error * input_value;
 800203c:	eea4 6ac7 	vfms.f32	s12, s9, s14
	filter->bias -= filter->mu * filter->error;
 8002040:	ee77 7ae4 	vsub.f32	s15, s15, s9
	value = ( value < min_val ) ? min_val : value;
 8002044:	eef4 6ac6 	vcmpe.f32	s13, s12
 8002048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204c:	bfb8      	it	lt
 800204e:	eef0 6a46 	vmovlt.f32	s13, s12
	value = ( value > max_val ) ? max_val : value;
 8002052:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8002056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	value = ( value < min_val ) ? min_val : value;
 800205a:	eef4 7ac4 	vcmpe.f32	s15, s8
	value = ( value > max_val ) ? max_val : value;
 800205e:	bf88      	it	hi
 8002060:	eeb0 5a66 	vmovhi.f32	s10, s13
	value = ( value < min_val ) ? min_val : value;
 8002064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002068:	bfb8      	it	lt
 800206a:	eef0 7a44 	vmovlt.f32	s15, s8
	value = ( value > max_val ) ? max_val : value;
 800206e:	eef4 5ae7 	vcmpe.f32	s11, s15
 8002072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002076:	bf88      	it	hi
 8002078:	eef0 5a67 	vmovhi.f32	s11, s15
	filter->weight = clamp_value(filter->weight, filter->weight_min, filter->weight_max);
 800207c:	ed80 5a00 	vstr	s10, [r0]
	filter->bias = clamp_value(filter->bias, filter->bias_min, filter->bias_max);
 8002080:	edc0 5a01 	vstr	s11, [r0, #4]

	return filter->output;
}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop

08002088 <AdaLMSFilter_Reset>:

void AdaLMSFilter_Reset(AdaLMSFilter* filter){

    filter->weight = 1.0f;
    filter->bias = 0.0f;
 8002088:	2300      	movs	r3, #0
    filter->mu = 0.01f;
 800208a:	4a05      	ldr	r2, [pc, #20]	@ (80020a0 <AdaLMSFilter_Reset+0x18>)
    filter->bias = 0.0f;
 800208c:	6043      	str	r3, [r0, #4]
    filter->weight = 1.0f;
 800208e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002092:	6001      	str	r1, [r0, #0]
    filter->mu = 0.01f;
 8002094:	6082      	str	r2, [r0, #8]

    filter->error = 0.0f;
 8002096:	60c3      	str	r3, [r0, #12]
    filter->output = 0.0f;
 8002098:	6103      	str	r3, [r0, #16]
    filter->prev_input = 0.0f;
 800209a:	6143      	str	r3, [r0, #20]
}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	3c23d70a 	.word	0x3c23d70a

080020a4 <fast_expf>:
	// IEEE float trick快速exp算法
    union {
        float f;
        int32_t i;
    } result;
    result.i = (int32_t)(12102203 * x + 1065353216); // 约等于 2^23 / ln(2)
 80020a4:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 80020b8 <fast_expf+0x14>
 80020a8:	eddf 7a04 	vldr	s15, [pc, #16]	@ 80020bc <fast_expf+0x18>
 80020ac:	eee0 7a07 	vfma.f32	s15, s0, s14
    return result.f;
 80020b0:	eebd 0ae7 	vcvt.s32.f32	s0, s15
}
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	4b38aa3b 	.word	0x4b38aa3b
 80020bc:	4e7e0000 	.word	0x4e7e0000

080020c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020c0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c2:	2400      	movs	r4, #0
{
 80020c4:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c6:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80020ca:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ce:	4b2b      	ldr	r3, [pc, #172]	@ (800217c <MX_GPIO_Init+0xbc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 80020d4:	4e2a      	ldr	r6, [pc, #168]	@ (8002180 <MX_GPIO_Init+0xc0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d6:	f041 0104 	orr.w	r1, r1, #4
 80020da:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80020dc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80020de:	f001 0104 	and.w	r1, r1, #4
 80020e2:	9100      	str	r1, [sp, #0]
 80020e4:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020e6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80020e8:	f041 0120 	orr.w	r1, r1, #32
 80020ec:	64d9      	str	r1, [r3, #76]	@ 0x4c
 80020ee:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80020f0:	f001 0120 	and.w	r1, r1, #32
 80020f4:	9101      	str	r1, [sp, #4]
 80020f6:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80020fa:	f041 0101 	orr.w	r1, r1, #1
 80020fe:	64d9      	str	r1, [r3, #76]	@ 0x4c
 8002100:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002102:	f001 0101 	and.w	r1, r1, #1
 8002106:	9102      	str	r1, [sp, #8]
 8002108:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800210c:	f041 0102 	orr.w	r1, r1, #2
 8002110:	64d9      	str	r1, [r3, #76]	@ 0x4c
 8002112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002114:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002118:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800211a:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800211c:	2120      	movs	r1, #32
 800211e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002122:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002124:	f004 fcac 	bl	8006a80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 8002128:	4622      	mov	r2, r4
 800212a:	4630      	mov	r0, r6
 800212c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8002130:	f004 fca6 	bl	8006a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8002134:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002138:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800213c:	a904      	add	r1, sp, #16
 800213e:	4811      	ldr	r0, [pc, #68]	@ (8002184 <MX_GPIO_Init+0xc4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8002142:	e9cd 2304 	strd	r2, r3, [sp, #16]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002146:	2501      	movs	r5, #1
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8002148:	f004 fb92 	bl	8006870 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800214c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = LD2_Pin;
 800214e:	2320      	movs	r3, #32
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002154:	e9cd 3504 	strd	r3, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002158:	e9cd 4406 	strd	r4, r4, [sp, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800215c:	f004 fb88 	bl	8006870 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002160:	2302      	movs	r3, #2
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8002162:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	a904      	add	r1, sp, #16
 8002168:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216a:	e9cd 2504 	strd	r2, r5, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800216e:	e9cd 3306 	strd	r3, r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002172:	f004 fb7d 	bl	8006870 <HAL_GPIO_Init>

}
 8002176:	b00a      	add	sp, #40	@ 0x28
 8002178:	bd70      	pop	{r4, r5, r6, pc}
 800217a:	bf00      	nop
 800217c:	40021000 	.word	0x40021000
 8002180:	48000400 	.word	0x48000400
 8002184:	48000800 	.word	0x48000800

08002188 <kf_init>:
#include<stdint.h>

extern kalman_filter gSpeedFilter;

void kf_init(kalman_filter* kf, float Q, float R){
	kf->speed = 0.0f;
 8002188:	2300      	movs	r3, #0
	kf->speed_int16 = (int16_t)0;
 800218a:	2100      	movs	r1, #0
	kf->P = 1.0f;
 800218c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
	kf->speed = 0.0f;
 8002190:	6003      	str	r3, [r0, #0]
	kf->speed_int16 = (int16_t)0;
 8002192:	8081      	strh	r1, [r0, #4]
	kf->P = 1.0f;
 8002194:	6082      	str	r2, [r0, #8]
	kf->Q = Q;
 8002196:	ed80 0a03 	vstr	s0, [r0, #12]
	kf->R = R;
 800219a:	edc0 0a04 	vstr	s1, [r0, #16]
	kf->K = 0.0f;
 800219e:	6143      	str	r3, [r0, #20]
}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop

080021a4 <kf_update>:

void kf_update(kalman_filter *kf, int16_t measurement){
 80021a4:	b510      	push	{r4, lr}
	float m = (float)measurement;
	float tempR;
	tempR = kf->R;
	if(Mci[M1].State==START || Mci[M1].State==SWITCH_OVER){
 80021a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002224 <kf_update+0x80>)
	tempR = kf->R;
 80021a8:	edd0 7a04 	vldr	s15, [r0, #16]
	if(Mci[M1].State==START || Mci[M1].State==SWITCH_OVER){
 80021ac:	7e5b      	ldrb	r3, [r3, #25]
void kf_update(kalman_filter *kf, int16_t measurement){
 80021ae:	ee06 1a10 	vmov	s12, r1
	if(Mci[M1].State==START || Mci[M1].State==SWITCH_OVER){
 80021b2:	2b04      	cmp	r3, #4
	float m = (float)measurement;
 80021b4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
void kf_update(kalman_filter *kf, int16_t measurement){
 80021b8:	4604      	mov	r4, r0
	if(Mci[M1].State==START || Mci[M1].State==SWITCH_OVER){
 80021ba:	d02f      	beq.n	800221c <kf_update+0x78>
		tempR = 0.001f;
 80021bc:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002228 <kf_update+0x84>
 80021c0:	2b13      	cmp	r3, #19
 80021c2:	bf08      	it	eq
 80021c4:	eef0 7a47 	vmoveq.f32	s15, s14
	}
	//
	kf->P += kf->Q;
 80021c8:	edd4 6a02 	vldr	s13, [r4, #8]
 80021cc:	edd4 5a03 	vldr	s11, [r4, #12]
	//
	kf->K = kf->P / (kf->P + tempR);
	kf->speed += kf->K * (m - kf->speed);
 80021d0:	ed94 7a00 	vldr	s14, [r4]
	kf->P += kf->Q;
 80021d4:	ee76 6aa5 	vadd.f32	s13, s13, s11
	kf->speed += kf->K * (m - kf->speed);
 80021d8:	ee36 6a47 	vsub.f32	s12, s12, s14
	kf->K = kf->P / (kf->P + tempR);
 80021dc:	ee76 5aa7 	vadd.f32	s11, s13, s15

	kf->P *= (1 - kf->K);
 80021e0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
	kf->K = kf->P / (kf->P + tempR);
 80021e4:	ee86 5aa5 	vdiv.f32	s10, s13, s11
	kf->speed += kf->K * (m - kf->speed);
 80021e8:	eea5 7a06 	vfma.f32	s14, s10, s12
	kf->P *= (1 - kf->K);
 80021ec:	ee77 7ac5 	vsub.f32	s15, s15, s10

	kf->speed_int16 = (int16_t)round(kf->speed);
 80021f0:	ee17 0a10 	vmov	r0, s14
	kf->P *= (1 - kf->K);
 80021f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
	kf->K = kf->P / (kf->P + tempR);
 80021f8:	ed84 5a05 	vstr	s10, [r4, #20]
	kf->speed += kf->K * (m - kf->speed);
 80021fc:	ed84 7a00 	vstr	s14, [r4]
	kf->P *= (1 - kf->K);
 8002200:	edc4 7a02 	vstr	s15, [r4, #8]
	kf->speed_int16 = (int16_t)round(kf->speed);
 8002204:	f7fe fa96 	bl	8000734 <__aeabi_f2d>
 8002208:	ec41 0b10 	vmov	d0, r0, r1
 800220c:	f008 fc12 	bl	800aa34 <round>
 8002210:	ec51 0b10 	vmov	r0, r1, d0
 8002214:	f7fe fb6e 	bl	80008f4 <__aeabi_d2iz>
 8002218:	80a0      	strh	r0, [r4, #4]
}
 800221a:	bd10      	pop	{r4, pc}
		tempR = 0.001f;
 800221c:	eddf 7a02 	vldr	s15, [pc, #8]	@ 8002228 <kf_update+0x84>
 8002220:	e7d2      	b.n	80021c8 <kf_update+0x24>
 8002222:	bf00      	nop
 8002224:	20000a48 	.word	0x20000a48
 8002228:	3a83126f 	.word	0x3a83126f

0800222c <kf_GetFilteredSpeedInt16>:
	return kf->speed;
}

int16_t kf_GetFilteredSpeedInt16(kalman_filter *kf){
	return kf->speed_int16;
}
 800222c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop

08002234 <kf_ClearSpeed>:


void kf_ClearSpeed(){
	gSpeedFilter.speed = 0.0f;
 8002234:	4b02      	ldr	r3, [pc, #8]	@ (8002240 <kf_ClearSpeed+0xc>)
 8002236:	2100      	movs	r1, #0
	gSpeedFilter.speed_int16 = (int16_t)0;
 8002238:	2200      	movs	r2, #0
	gSpeedFilter.speed = 0.0f;
 800223a:	6019      	str	r1, [r3, #0]
	gSpeedFilter.speed_int16 = (int16_t)0;
 800223c:	809a      	strh	r2, [r3, #4]
}
 800223e:	4770      	bx	lr
 8002240:	20000a2c 	.word	0x20000a2c

08002244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002244:	b510      	push	{r4, lr}
 8002246:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002248:	2238      	movs	r2, #56	@ 0x38
 800224a:	2100      	movs	r1, #0
 800224c:	a806      	add	r0, sp, #24
 800224e:	f008 fbb7 	bl	800a9c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002252:	2000      	movs	r0, #0
 8002254:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8002258:	e9cd 0003 	strd	r0, r0, [sp, #12]
 800225c:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800225e:	f004 fc15 	bl	8006a8c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002262:	2001      	movs	r0, #1
 8002264:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8002268:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800226a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800226e:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002270:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8002272:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8002274:	2155      	movs	r1, #85	@ 0x55
 8002276:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002278:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800227a:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800227e:	e9cd 1210 	strd	r1, r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002282:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002286:	f004 fc7b 	bl	8006b80 <HAL_RCC_OscConfig>
 800228a:	b108      	cbz	r0, 8002290 <SystemClock_Config+0x4c>
  __ASM volatile ("cpsid i" : : : "memory");
 800228c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800228e:	e7fe      	b.n	800228e <SystemClock_Config+0x4a>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002290:	2104      	movs	r1, #4
 8002292:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002294:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002296:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800229a:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800229e:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022a2:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022a4:	f004 fee6 	bl	8007074 <HAL_RCC_ClockConfig>
 80022a8:	b108      	cbz	r0, 80022ae <SystemClock_Config+0x6a>
 80022aa:	b672      	cpsid	i
  while (1)
 80022ac:	e7fe      	b.n	80022ac <SystemClock_Config+0x68>
  HAL_RCC_EnableCSS();
 80022ae:	f005 f80f 	bl	80072d0 <HAL_RCC_EnableCSS>
}
 80022b2:	b014      	add	sp, #80	@ 0x50
 80022b4:	bd10      	pop	{r4, pc}
 80022b6:	bf00      	nop

080022b8 <main>:
{
 80022b8:	b508      	push	{r3, lr}
  HAL_Init();
 80022ba:	f003 f9e5 	bl	8005688 <HAL_Init>
  SystemClock_Config();
 80022be:	f7ff ffc1 	bl	8002244 <SystemClock_Config>
  MX_GPIO_Init();
 80022c2:	f7ff fefd 	bl	80020c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80022c6:	f7ff fcdd 	bl	8001c84 <MX_DMA_Init>
  MX_ADC1_Init();
 80022ca:	f7fe ff0d 	bl	80010e8 <MX_ADC1_Init>
  MX_ADC2_Init();
 80022ce:	f7fe ff73 	bl	80011b8 <MX_ADC2_Init>
  MX_CORDIC_Init();
 80022d2:	f7ff fc13 	bl	8001afc <MX_CORDIC_Init>
  MX_DAC1_Init();
 80022d6:	f7ff fc39 	bl	8001b4c <MX_DAC1_Init>
  MX_TIM1_Init();
 80022da:	f002 fea9 	bl	8005030 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80022de:	f002 ffd5 	bl	800528c <MX_USART2_UART_Init>
  MX_MotorControl_Init();
 80022e2:	f000 ff65 	bl	80031b0 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80022e6:	2201      	movs	r2, #1
 80022e8:	2103      	movs	r1, #3
 80022ea:	2026      	movs	r0, #38	@ 0x26
 80022ec:	f004 f8bc 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022f0:	2026      	movs	r0, #38	@ 0x26
 80022f2:	f004 f8f5 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 3, 0);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2103      	movs	r1, #3
 80022fa:	2039      	movs	r0, #57	@ 0x39
 80022fc:	f004 f8b4 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8002300:	2039      	movs	r0, #57	@ 0x39
 8002302:	f004 f8ed 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8002306:	2201      	movs	r2, #1
 8002308:	2104      	movs	r1, #4
 800230a:	2018      	movs	r0, #24
 800230c:	f004 f8ac 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002310:	2018      	movs	r0, #24
 8002312:	f004 f8e5 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	4611      	mov	r1, r2
 800231a:	2019      	movs	r0, #25
 800231c:	f004 f8a4 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002320:	2019      	movs	r0, #25
 8002322:	f004 f8dd 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8002326:	2200      	movs	r2, #0
 8002328:	2102      	movs	r1, #2
 800232a:	2012      	movs	r0, #18
 800232c:	f004 f89c 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002330:	2012      	movs	r0, #18
 8002332:	f004 f8d5 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8002336:	2028      	movs	r0, #40	@ 0x28
 8002338:	2200      	movs	r2, #0
 800233a:	2103      	movs	r1, #3
 800233c:	f004 f894 	bl	8006468 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002340:	2028      	movs	r0, #40	@ 0x28
 8002342:	f004 f8cd 	bl	80064e0 <HAL_NVIC_EnableIRQ>
  while (1)
 8002346:	e7fe      	b.n	8002346 <main+0x8e>

08002348 <Error_Handler>:
 8002348:	b672      	cpsid	i
  while (1)
 800234a:	e7fe      	b.n	800234a <Error_Handler+0x2>

0800234c <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 800234c:	4b01      	ldr	r3, [pc, #4]	@ (8002354 <MC_StartMotor1+0x8>)
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	f000 b894 	b.w	800247c <MCI_StartMotor>
 8002354:	20001d3c 	.word	0x20001d3c

08002358 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8002358:	4b01      	ldr	r3, [pc, #4]	@ (8002360 <MC_StopMotor1+0x8>)
 800235a:	6818      	ldr	r0, [r3, #0]
 800235c:	f000 b8a4 	b.w	80024a8 <MCI_StopMotor>
 8002360:	20001d3c 	.word	0x20001d3c

08002364 <MC_ProgramSpeedRampMotor1>:
  * @param  hDurationms Duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1( int16_t hFinalSpeed, uint16_t hDurationms )
{
 8002364:	b410      	push	{r4}
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 8002366:	4c04      	ldr	r4, [pc, #16]	@ (8002378 <MC_ProgramSpeedRampMotor1+0x14>)
{
 8002368:	4603      	mov	r3, r0
 800236a:	460a      	mov	r2, r1
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 800236c:	6820      	ldr	r0, [r4, #0]
}
 800236e:	f85d 4b04 	ldr.w	r4, [sp], #4
	MCI_ExecSpeedRamp( pMCI[M1], hFinalSpeed, hDurationms );
 8002372:	4619      	mov	r1, r3
 8002374:	f000 b81a 	b.w	80023ac <MCI_ExecSpeedRamp>
 8002378:	20001d3c 	.word	0x20001d3c

0800237c <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 800237c:	4b01      	ldr	r3, [pc, #4]	@ (8002384 <MC_GetSTMStateMotor1+0x8>)
 800237e:	6818      	ldr	r0, [r3, #0]
 8002380:	f000 b876 	b.w	8002470 <MCI_GetSTMState>
 8002384:	20001d3c 	.word	0x20001d3c

08002388 <MCI_Init>:
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8002388:	f04f 0c00 	mov.w	ip, #0
    pHandle->pFOCVars = pFOCVars;
 800238c:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pPWM = pPWMHandle;
 8002390:	6083      	str	r3, [r0, #8]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8002392:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = 0;
 8002396:	f8c0 c00e 	str.w	ip, [r0, #14]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 800239a:	f8a0 c016 	strh.w	ip, [r0, #22]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 800239e:	f880 c01e 	strb.w	ip, [r0, #30]
    pHandle->DirectCommand = MCI_NO_COMMAND;
 80023a2:	f8a0 c018 	strh.w	ip, [r0, #24]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 80023a6:	f8c0 c01a 	str.w	ip, [r0, #26]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80023aa:	4770      	bx	lr

080023ac <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80023ac:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023b0:	f240 1301 	movw	r3, #257	@ 0x101
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 80023b4:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
 80023b8:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 80023ba:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023bc:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_SPEED_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80023be:	4770      	bx	lr

080023c0 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80023c0:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023c4:	2301      	movs	r3, #1
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 80023c6:	f880 c00c 	strb.w	ip, [r0, #12]
    pHandle->hFinalTorque = hFinalTorque;
 80023ca:	8201      	strh	r1, [r0, #16]
    pHandle->hDurationms = hDurationms;
 80023cc:	82c2      	strh	r2, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023ce:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop

080023d4 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80023d4:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80023d6:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023d8:	2301      	movs	r3, #1
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80023da:	7302      	strb	r2, [r0, #12]
    pHandle->Iqdref.q = Iqdref.q;
 80023dc:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80023e0:	83c3      	strh	r3, [r0, #30]
    pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80023e2:	b002      	add	sp, #8
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop

080023e8 <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80023e8:	8b43      	ldrh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80023ea:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80023ee:	430b      	orrs	r3, r1
 80023f0:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 80023f4:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80023f8:	8343      	strh	r3, [r0, #26]
  pHandle->PastFaults |= hSetErrors;
 80023fa:	8381      	strh	r1, [r0, #28]

  return;
}
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop

08002400 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8002400:	7f83      	ldrb	r3, [r0, #30]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d000      	beq.n	8002408 <MCI_ExecBufferedCommands+0x8>
 8002406:	4770      	bx	lr
{
 8002408:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 800240a:	7b01      	ldrb	r1, [r0, #12]
 800240c:	2902      	cmp	r1, #2
 800240e:	4604      	mov	r4, r0
 8002410:	d006      	beq.n	8002420 <MCI_ExecBufferedCommands+0x20>
 8002412:	2903      	cmp	r1, #3
 8002414:	d024      	beq.n	8002460 <MCI_ExecBufferedCommands+0x60>
 8002416:	2901      	cmp	r1, #1
 8002418:	d014      	beq.n	8002444 <MCI_ExecBufferedCommands+0x44>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 800241a:	2303      	movs	r3, #3
 800241c:	77a3      	strb	r3, [r4, #30]
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800241e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002420:	6843      	ldr	r3, [r0, #4]
 8002422:	2100      	movs	r1, #0
 8002424:	f883 1024 	strb.w	r1, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, STC_TORQUE_MODE);
 8002428:	6800      	ldr	r0, [r0, #0]
 800242a:	f007 fe03 	bl	800a034 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 800242e:	8ae2      	ldrh	r2, [r4, #22]
 8002430:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8002434:	6820      	ldr	r0, [r4, #0]
 8002436:	f007 fe01 	bl	800a03c <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800243a:	2800      	cmp	r0, #0
 800243c:	d0ed      	beq.n	800241a <MCI_ExecBufferedCommands+0x1a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 800243e:	2302      	movs	r3, #2
 8002440:	77a3      	strb	r3, [r4, #30]
}
 8002442:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002444:	6843      	ldr	r3, [r0, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode(pHandle->pSTC, STC_SPEED_MODE);
 800244c:	6800      	ldr	r0, [r0, #0]
 800244e:	f007 fdf1 	bl	800a034 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8002452:	8ae2      	ldrh	r2, [r4, #22]
 8002454:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002458:	6820      	ldr	r0, [r4, #0]
 800245a:	f007 fdef 	bl	800a03c <STC_ExecRamp>
          break;
 800245e:	e7ec      	b.n	800243a <MCI_ExecBufferedCommands+0x3a>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8002460:	6842      	ldr	r2, [r0, #4]
 8002462:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8002466:	f8d0 3012 	ldr.w	r3, [r0, #18]
 800246a:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 800246c:	e7e7      	b.n	800243e <MCI_ExecBufferedCommands+0x3e>
 800246e:	bf00      	nop

08002470 <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 8002470:	7e40      	ldrb	r0, [r0, #25]
 8002472:	4770      	bx	lr

08002474 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8002474:	8b80      	ldrh	r0, [r0, #28]
 8002476:	4770      	bx	lr

08002478 <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 8002478:	8b40      	ldrh	r0, [r0, #26]
 800247a:	4770      	bx	lr

0800247c <MCI_StartMotor>:
{
 800247c:	b510      	push	{r4, lr}
 800247e:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002480:	f7ff fff6 	bl	8002470 <MCI_GetSTMState>
 8002484:	b108      	cbz	r0, 800248a <MCI_StartMotor+0xe>
    RetVal = false;
 8002486:	2000      	movs	r0, #0
}
 8002488:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800248a:	4620      	mov	r0, r4
 800248c:	f7ff fff2 	bl	8002474 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002490:	2800      	cmp	r0, #0
 8002492:	d1f8      	bne.n	8002486 <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8002494:	4620      	mov	r0, r4
 8002496:	f7ff ffef 	bl	8002478 <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800249a:	2800      	cmp	r0, #0
 800249c:	d1f3      	bne.n	8002486 <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 800249e:	2001      	movs	r0, #1
 80024a0:	7620      	strb	r0, [r4, #24]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80024a2:	77a0      	strb	r0, [r4, #30]
}
 80024a4:	bd10      	pop	{r4, pc}
 80024a6:	bf00      	nop

080024a8 <MCI_StopMotor>:
{
 80024a8:	b538      	push	{r3, r4, r5, lr}
 80024aa:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 80024ac:	f7ff ffe0 	bl	8002470 <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 80024b0:	4604      	mov	r4, r0
 80024b2:	b118      	cbz	r0, 80024bc <MCI_StopMotor+0x14>
 80024b4:	f1b0 040c 	subs.w	r4, r0, #12
 80024b8:	bf18      	it	ne
 80024ba:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80024bc:	4628      	mov	r0, r5
 80024be:	f7ff ffd9 	bl	8002474 <MCI_GetOccurredFaults>
 80024c2:	b110      	cbz	r0, 80024ca <MCI_StopMotor+0x22>
    RetVal = false;
 80024c4:	2400      	movs	r4, #0
}
 80024c6:	4620      	mov	r0, r4
 80024c8:	bd38      	pop	{r3, r4, r5, pc}
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80024ca:	4628      	mov	r0, r5
 80024cc:	f7ff ffd4 	bl	8002478 <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80024d0:	2800      	cmp	r0, #0
 80024d2:	d1f7      	bne.n	80024c4 <MCI_StopMotor+0x1c>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80024d4:	2c00      	cmp	r4, #0
 80024d6:	d0f5      	beq.n	80024c4 <MCI_StopMotor+0x1c>
    pHandle->DirectCommand = MCI_STOP;
 80024d8:	2305      	movs	r3, #5
 80024da:	762b      	strb	r3, [r5, #24]
    RetVal = true;
 80024dc:	e7f3      	b.n	80024c6 <MCI_StopMotor+0x1e>
 80024de:	bf00      	nop

080024e0 <MCI_FaultAcknowledged>:
{
 80024e0:	b510      	push	{r4, lr}
 80024e2:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80024e4:	f7ff ffc4 	bl	8002470 <MCI_GetSTMState>
 80024e8:	280b      	cmp	r0, #11
 80024ea:	d001      	beq.n	80024f0 <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 80024ec:	2000      	movs	r0, #0
}
 80024ee:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80024f0:	4620      	mov	r0, r4
 80024f2:	f7ff ffc1 	bl	8002478 <MCI_GetCurrentFaults>
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d1f8      	bne.n	80024ec <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 80024fa:	2302      	movs	r3, #2
 80024fc:	7623      	strb	r3, [r4, #24]
    pHandle->PastFaults = MC_NO_FAULTS;
 80024fe:	83a0      	strh	r0, [r4, #28]
    RetVal = true;
 8002500:	2001      	movs	r0, #1
}
 8002502:	bd10      	pop	{r4, pc}

08002504 <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8002504:	8b83      	ldrh	r3, [r0, #28]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8002506:	8b40      	ldrh	r0, [r0, #26]

  return (LocalFaultState);
}
 8002508:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop

08002510 <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? STC_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8002510:	7fc0      	ldrb	r0, [r0, #31]
 8002512:	4770      	bx	lr

08002514 <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 8002514:	7b03      	ldrb	r3, [r0, #12]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d005      	beq.n	8002526 <MCI_GetImposedMotorDirection+0x12>
 800251a:	2b03      	cmp	r3, #3
 800251c:	d013      	beq.n	8002546 <MCI_GetImposedMotorDirection+0x32>
 800251e:	2b01      	cmp	r3, #1
 8002520:	d009      	beq.n	8002536 <MCI_GetImposedMotorDirection+0x22>
  int16_t retVal = 1;
 8002522:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (retVal);
}
 8002524:	4770      	bx	lr
        if (pHandle->hFinalTorque < 0)
 8002526:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
          retVal = -1;
 800252a:	2b00      	cmp	r3, #0
 800252c:	bfac      	ite	ge
 800252e:	2001      	movge	r0, #1
 8002530:	f04f 30ff 	movlt.w	r0, #4294967295
 8002534:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 8002536:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 800253a:	2b00      	cmp	r3, #0
 800253c:	bfac      	ite	ge
 800253e:	2001      	movge	r0, #1
 8002540:	f04f 30ff 	movlt.w	r0, #4294967295
 8002544:	4770      	bx	lr
        if (pHandle->Iqdref.q < 0)
 8002546:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
          retVal = -1;
 800254a:	2b00      	cmp	r3, #0
 800254c:	bfac      	ite	ge
 800254e:	2001      	movge	r0, #1
 8002550:	f04f 30ff 	movlt.w	r0, #4294967295
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop

08002558 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8002558:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop

08002560 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8002560:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop

08002568 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8002568:	8ac0      	ldrh	r0, [r0, #22]
 800256a:	4770      	bx	lr

0800256c <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 800256c:	6800      	ldr	r0, [r0, #0]
 800256e:	f007 bda3 	b.w	800a0b8 <STC_StopRamp>
 8002572:	bf00      	nop

08002574 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8002574:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8002576:	6800      	ldr	r0, [r0, #0]
 8002578:	f007 fd4a 	bl	800a010 <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 800257c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8002580:	f007 bce6 	b.w	8009f50 <SPD_GetAvrgMecSpeedUnit>

08002584 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8002584:	6800      	ldr	r0, [r0, #0]
 8002586:	f007 bd4d 	b.w	800a024 <STC_GetMecSpeedRefUnit>
 800258a:	bf00      	nop

0800258c <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 800258c:	6842      	ldr	r2, [r0, #4]
 800258e:	6810      	ldr	r0, [r2, #0]
 8002590:	2300      	movs	r3, #0
 8002592:	b282      	uxth	r2, r0
 8002594:	f362 030f 	bfi	r3, r2, #0, #16
 8002598:	0c00      	lsrs	r0, r0, #16
 800259a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800259e:	b082      	sub	sp, #8
#endif
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	b002      	add	sp, #8
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop

080025a8 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 80025a8:	6842      	ldr	r2, [r0, #4]
 80025aa:	6850      	ldr	r0, [r2, #4]
 80025ac:	2300      	movs	r3, #0
 80025ae:	b282      	uxth	r2, r0
 80025b0:	f362 030f 	bfi	r3, r2, #0, #16
 80025b4:	0c00      	lsrs	r0, r0, #16
 80025b6:	f360 431f 	bfi	r3, r0, #16, #16
{
 80025ba:	b082      	sub	sp, #8
#endif
}
 80025bc:	4618      	mov	r0, r3
 80025be:	b002      	add	sp, #8
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop

080025c4 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 80025c4:	6842      	ldr	r2, [r0, #4]
 80025c6:	68d0      	ldr	r0, [r2, #12]
 80025c8:	2300      	movs	r3, #0
 80025ca:	b282      	uxth	r2, r0
 80025cc:	f362 030f 	bfi	r3, r2, #0, #16
 80025d0:	0c00      	lsrs	r0, r0, #16
 80025d2:	f360 431f 	bfi	r3, r0, #16, #16
{
 80025d6:	b082      	sub	sp, #8
#endif
}
 80025d8:	4618      	mov	r0, r3
 80025da:	b002      	add	sp, #8
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop

080025e0 <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 80025e0:	6842      	ldr	r2, [r0, #4]
 80025e2:	6910      	ldr	r0, [r2, #16]
 80025e4:	2300      	movs	r3, #0
 80025e6:	b282      	uxth	r2, r0
 80025e8:	f362 030f 	bfi	r3, r2, #0, #16
 80025ec:	0c00      	lsrs	r0, r0, #16
 80025ee:	f360 431f 	bfi	r3, r0, #16, #16
{
 80025f2:	b082      	sub	sp, #8
#endif
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	b002      	add	sp, #8
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop

080025fc <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80025fc:	6842      	ldr	r2, [r0, #4]
 80025fe:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8002602:	2300      	movs	r3, #0
 8002604:	b282      	uxth	r2, r0
 8002606:	f362 030f 	bfi	r3, r2, #0, #16
 800260a:	0c00      	lsrs	r0, r0, #16
 800260c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8002610:	b082      	sub	sp, #8
#endif
}
 8002612:	4618      	mov	r0, r3
 8002614:	b002      	add	sp, #8
 8002616:	4770      	bx	lr

08002618 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8002618:	6842      	ldr	r2, [r0, #4]
 800261a:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800261e:	2300      	movs	r3, #0
 8002620:	b282      	uxth	r2, r0
 8002622:	f362 030f 	bfi	r3, r2, #0, #16
 8002626:	0c00      	lsrs	r0, r0, #16
 8002628:	f360 431f 	bfi	r3, r0, #16, #16
{
 800262c:	b082      	sub	sp, #8
#endif
}
 800262e:	4618      	mov	r0, r3
 8002630:	b002      	add	sp, #8
 8002632:	4770      	bx	lr

08002634 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8002634:	6843      	ldr	r3, [r0, #4]
#endif
}
 8002636:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 800263a:	4770      	bx	lr

0800263c <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 800263c:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800263e:	e9d0 0400 	ldrd	r0, r4, [r0]
 8002642:	f007 fd87 	bl	800a154 <STC_GetDefaultIqdref>
 8002646:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800264a:	8220      	strh	r0, [r4, #16]
 800264c:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800264e:	bd10      	pop	{r4, pc}

08002650 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8002650:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8002654:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8002658:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 800265c:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8002660:	fb10 f202 	smulbb	r2, r0, r2
 8002664:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8002668:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 800266c:	b084      	sub	sp, #16
 800266e:	b203      	sxth	r3, r0
  if (wbeta_tmp > INT16_MAX)
 8002670:	da05      	bge.n	800267e <MCM_Clarke+0x2e>
 8002672:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8002674:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8002678:	da0c      	bge.n	8002694 <MCM_Clarke+0x44>
 800267a:	4a09      	ldr	r2, [pc, #36]	@ (80026a0 <MCM_Clarke+0x50>)
 800267c:	e001      	b.n	8002682 <MCM_Clarke+0x32>
 800267e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 8002682:	b29b      	uxth	r3, r3
 8002684:	2000      	movs	r0, #0
 8002686:	f363 000f 	bfi	r0, r3, #0, #16
 800268a:	b293      	uxth	r3, r2
 800268c:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002690:	b004      	add	sp, #16
 8002692:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8002694:	4802      	ldr	r0, [pc, #8]	@ (80026a0 <MCM_Clarke+0x50>)
 8002696:	b20a      	sxth	r2, r1
 8002698:	4282      	cmp	r2, r0
 800269a:	bfb8      	it	lt
 800269c:	4602      	movlt	r2, r0
 800269e:	e7f0      	b.n	8002682 <MCM_Clarke+0x32>
 80026a0:	ffff8001 	.word	0xffff8001

080026a4 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule?11.4 AConversionshouldnotbeperformedbetweena?
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80026a4:	4b09      	ldr	r3, [pc, #36]	@ (80026cc <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule?11.4 AConversionshouldnotbeperformedbetweena?
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 80026a6:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80026aa:	f04f 1260 	mov.w	r2, #6291552	@ 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 80026ae:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 80026b2:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 80026b4:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 80026b6:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule?11.4 AConversionshouldnotbeperformedbetweena?
   * pointertoobject and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 80026b8:	2000      	movs	r0, #0
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	f362 000f 	bfi	r0, r2, #0, #16
 80026c0:	0c1b      	lsrs	r3, r3, #16
{
 80026c2:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 80026c4:	f363 401f 	bfi	r0, r3, #16, #16
}
 80026c8:	b002      	add	sp, #8
 80026ca:	4770      	bx	lr
 80026cc:	40020c00 	.word	0x40020c00

080026d0 <MCM_Park>:
{
 80026d0:	b530      	push	{r4, r5, lr}
 80026d2:	4605      	mov	r5, r0
 80026d4:	4604      	mov	r4, r0
 80026d6:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80026d8:	4608      	mov	r0, r1
 80026da:	f7ff ffe3 	bl	80026a4 <MCM_Trig_Functions>
 80026de:	b22d      	sxth	r5, r5
 80026e0:	b201      	sxth	r1, r0
 80026e2:	1424      	asrs	r4, r4, #16
 80026e4:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80026e6:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80026ea:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 80026ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026f2:	da05      	bge.n	8002700 <MCM_Park+0x30>
 80026f4:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 80026f6:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 80026fa:	da22      	bge.n	8002742 <MCM_Park+0x72>
 80026fc:	4a14      	ldr	r2, [pc, #80]	@ (8002750 <MCM_Park+0x80>)
 80026fe:	e001      	b.n	8002704 <MCM_Park+0x34>
 8002700:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8002704:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002708:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 800270c:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002710:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8002714:	da04      	bge.n	8002720 <MCM_Park+0x50>
  else if (wqd_tmp < (-32768))
 8002716:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800271a:	da0c      	bge.n	8002736 <MCM_Park+0x66>
 800271c:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <MCM_Park+0x80>)
 800271e:	e001      	b.n	8002724 <MCM_Park+0x54>
 8002720:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return (Output);
 8002724:	b292      	uxth	r2, r2
 8002726:	2000      	movs	r0, #0
 8002728:	f362 000f 	bfi	r0, r2, #0, #16
 800272c:	b29b      	uxth	r3, r3
 800272e:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002732:	b005      	add	sp, #20
 8002734:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8002736:	4906      	ldr	r1, [pc, #24]	@ (8002750 <MCM_Park+0x80>)
 8002738:	b21b      	sxth	r3, r3
 800273a:	428b      	cmp	r3, r1
 800273c:	bfb8      	it	lt
 800273e:	460b      	movlt	r3, r1
 8002740:	e7f0      	b.n	8002724 <MCM_Park+0x54>
    hqd_tmp = ((int16_t)wqd_tmp);
 8002742:	4b03      	ldr	r3, [pc, #12]	@ (8002750 <MCM_Park+0x80>)
 8002744:	b212      	sxth	r2, r2
 8002746:	429a      	cmp	r2, r3
 8002748:	bfb8      	it	lt
 800274a:	461a      	movlt	r2, r3
 800274c:	e7da      	b.n	8002704 <MCM_Park+0x34>
 800274e:	bf00      	nop
 8002750:	ffff8001 	.word	0xffff8001

08002754 <MCM_Rev_Park>:
{
 8002754:	b530      	push	{r4, r5, lr}
 8002756:	4605      	mov	r5, r0
 8002758:	b085      	sub	sp, #20
 800275a:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 800275c:	4608      	mov	r0, r1
 800275e:	f7ff ffa1 	bl	80026a4 <MCM_Trig_Functions>
 8002762:	1424      	asrs	r4, r4, #16
 8002764:	1402      	asrs	r2, r0, #16
 8002766:	b22d      	sxth	r5, r5
 8002768:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 800276a:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 800276e:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8002772:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8002776:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 800277a:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800277e:	2000      	movs	r0, #0
 8002780:	f363 000f 	bfi	r0, r3, #0, #16
 8002784:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8002788:	f364 401f 	bfi	r0, r4, #16, #16
}
 800278c:	b005      	add	sp, #20
 800278e:	bd30      	pop	{r4, r5, pc}

08002790 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8002790:	2800      	cmp	r0, #0
 8002792:	dd09      	ble.n	80027a8 <MCM_Sqrt+0x18>
 8002794:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8002796:	4b05      	ldr	r3, [pc, #20]	@ (80027ac <MCM_Sqrt+0x1c>)
 8002798:	f240 1269 	movw	r2, #361	@ 0x169
 800279c:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800279e:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 80027a0:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80027a2:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 80027a4:	b662      	cpsie	i
}
 80027a6:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 80027a8:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 80027aa:	4770      	bx	lr
 80027ac:	40020c00 	.word	0x40020c00

080027b0 <GetCurrSensoredSpeed>:

/* USER CODE END Private Functions */

// 返回当前控制器使用的速度反馈的速度
int16_t GetCurrSensoredSpeed(){
	return (pSTC[M1]->SPD->hAvrMecSpeedUnit);
 80027b0:	4b02      	ldr	r3, [pc, #8]	@ (80027bc <GetCurrSensoredSpeed+0xc>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	695b      	ldr	r3, [r3, #20]
}
 80027b6:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 80027ba:	4770      	bx	lr
 80027bc:	20000010 	.word	0x20000010

080027c0 <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	2326      	movs	r3, #38	@ 0x26
 80027c4:	4916      	ldr	r1, [pc, #88]	@ (8002820 <FOC_Clear+0x60>)
 80027c6:	fb00 f303 	mul.w	r3, r0, r3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 80027ca:	2400      	movs	r4, #0
 80027cc:	50cc      	str	r4, [r1, r3]
{
 80027ce:	4605      	mov	r5, r0
 80027d0:	f103 0208 	add.w	r2, r3, #8
 80027d4:	1858      	adds	r0, r3, r1
 80027d6:	3310      	adds	r3, #16
 80027d8:	440a      	add	r2, r1
 80027da:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80027dc:	4911      	ldr	r1, [pc, #68]	@ (8002824 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 80027de:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80027e0:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 80027e4:	6054      	str	r4, [r2, #4]
 80027e6:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80027e8:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 80027ea:	f8c3 4006 	str.w	r4, [r3, #6]
 80027ee:	f8c3 400a 	str.w	r4, [r3, #10]
 80027f2:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80027f6:	f006 f96f 	bl	8008ad8 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 80027fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <FOC_Clear+0x68>)
 80027fc:	4621      	mov	r1, r4
 80027fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002802:	f006 f969 	bl	8008ad8 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8002806:	4b09      	ldr	r3, [pc, #36]	@ (800282c <FOC_Clear+0x6c>)
 8002808:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800280c:	f007 fc02 	bl	800a014 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002810:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <FOC_Clear+0x70>)
 8002812:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8002816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800281a:	f000 be0f 	b.w	800343c <PWMC_SwitchOffPWM>
 800281e:	bf00      	nop
 8002820:	20000a88 	.word	0x20000a88
 8002824:	2000000c 	.word	0x2000000c
 8002828:	20000008 	.word	0x20000008
 800282c:	20000010 	.word	0x20000010
 8002830:	20000a84 	.word	0x20000a84

08002834 <MCboot>:
  if (MC_NULL == pMCIList)
 8002834:	2800      	cmp	r0, #0
 8002836:	d07d      	beq.n	8002934 <MCboot+0x100>
{
 8002838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pCLM[M1] = &CircleLimitationM1;
 800283c:	4b3e      	ldr	r3, [pc, #248]	@ (8002938 <MCboot+0x104>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800283e:	f8df b158 	ldr.w	fp, [pc, #344]	@ 8002998 <MCboot+0x164>
    bMCBootCompleted = (uint8_t )0;
 8002842:	f8df 9158 	ldr.w	r9, [pc, #344]	@ 800299c <MCboot+0x168>
    pCLM[M1] = &CircleLimitationM1;
 8002846:	4a3d      	ldr	r2, [pc, #244]	@ (800293c <MCboot+0x108>)
 8002848:	601a      	str	r2, [r3, #0]
{
 800284a:	b085      	sub	sp, #20
    bMCBootCompleted = (uint8_t )0;
 800284c:	f04f 0800 	mov.w	r8, #0
 8002850:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002852:	483b      	ldr	r0, [pc, #236]	@ (8002940 <MCboot+0x10c>)
 8002854:	f8cb 0000 	str.w	r0, [fp]
    bMCBootCompleted = (uint8_t )0;
 8002858:	f889 8000 	strb.w	r8, [r9]
    R3_2_Init(&PWM_Handle_M1);
 800285c:	f006 fd6c 	bl	8009338 <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 8002860:	4838      	ldr	r0, [pc, #224]	@ (8002944 <MCboot+0x110>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 8002862:	4d39      	ldr	r5, [pc, #228]	@ (8002948 <MCboot+0x114>)
    RVBS_Init(&BusVoltageSensor_M1);
 8002864:	4e39      	ldr	r6, [pc, #228]	@ (800294c <MCboot+0x118>)
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 8002866:	4f3a      	ldr	r7, [pc, #232]	@ (8002950 <MCboot+0x11c>)
    ASPEP_start(&aspepOverUartA);
 8002868:	f7fe fde8 	bl	800143c <ASPEP_start>
    startTimers();
 800286c:	f006 f9de 	bl	8008c2c <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002870:	4838      	ldr	r0, [pc, #224]	@ (8002954 <MCboot+0x120>)
 8002872:	f006 f91d 	bl	8008ab0 <PID_HandleInit>
    STO_PLL_Init (&STO_PLL_M1);
 8002876:	4838      	ldr	r0, [pc, #224]	@ (8002958 <MCboot+0x124>)
 8002878:	f007 fe70 	bl	800a55c <STO_PLL_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &STO_PLL_M1._Super);
 800287c:	4a36      	ldr	r2, [pc, #216]	@ (8002958 <MCboot+0x124>)
 800287e:	4935      	ldr	r1, [pc, #212]	@ (8002954 <MCboot+0x120>)
 8002880:	6828      	ldr	r0, [r5, #0]
 8002882:	f007 fbad 	bl	8009fe0 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8002886:	4835      	ldr	r0, [pc, #212]	@ (800295c <MCboot+0x128>)
 8002888:	f007 ff9c 	bl	800a7c4 <VSS_Init>
    RUC_Init(&RevUpControlM1, pSTC[M1], &VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 800288c:	f8db 3000 	ldr.w	r3, [fp]
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	6829      	ldr	r1, [r5, #0]
 8002894:	4a31      	ldr	r2, [pc, #196]	@ (800295c <MCboot+0x128>)
 8002896:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <MCboot+0x12c>)
 8002898:	4832      	ldr	r0, [pc, #200]	@ (8002964 <MCboot+0x130>)
 800289a:	f007 fa71 	bl	8009d80 <RUC_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 800289e:	4832      	ldr	r0, [pc, #200]	@ (8002968 <MCboot+0x134>)
 80028a0:	f006 f906 	bl	8008ab0 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 80028a4:	4831      	ldr	r0, [pc, #196]	@ (800296c <MCboot+0x138>)
 80028a6:	f006 f903 	bl	8008ab0 <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 80028aa:	4630      	mov	r0, r6
 80028ac:	f007 f988 	bl	8009bc0 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80028b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002970 <MCboot+0x13c>)
    NTC_Init(&TempSensor_M1);
 80028b2:	4830      	ldr	r0, [pc, #192]	@ (8002974 <MCboot+0x140>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f8c3 6110 	str.w	r6, [r3, #272]	@ 0x110
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 80028ba:	4e2f      	ldr	r6, [pc, #188]	@ (8002978 <MCboot+0x144>)
 80028bc:	f8c3 610c 	str.w	r6, [r3, #268]	@ 0x10c
    NTC_Init(&TempSensor_M1);
 80028c0:	f006 f8b6 	bl	8008a30 <NTC_Init>
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 80028c4:	4b2d      	ldr	r3, [pc, #180]	@ (800297c <MCboot+0x148>)
 80028c6:	482e      	ldr	r0, [pc, #184]	@ (8002980 <MCboot+0x14c>)
 80028c8:	6018      	str	r0, [r3, #0]
    REMNG_Init(pREMNG[M1]);
 80028ca:	f007 f9c7 	bl	8009c5c <REMNG_Init>
    FOC_Clear(M1);
 80028ce:	4640      	mov	r0, r8
 80028d0:	f7ff ff76 	bl	80027c0 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 80028d4:	f04f 0a01 	mov.w	sl, #1
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80028d8:	6828      	ldr	r0, [r5, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 80028da:	f886 a024 	strb.w	sl, [r6, #36]	@ 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80028de:	f007 fc39 	bl	800a154 <STC_GetDefaultIqdref>
 80028e2:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80028e4:	6828      	ldr	r0, [r5, #0]
 80028e6:	f007 fc35 	bl	800a154 <STC_GetDefaultIqdref>
 80028ea:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80028ee:	f8db 3000 	ldr.w	r3, [fp]
 80028f2:	6829      	ldr	r1, [r5, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80028f4:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80028f6:	4632      	mov	r2, r6
 80028f8:	4638      	mov	r0, r7
 80028fa:	f7ff fd45 	bl	8002388 <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 80028fe:	6828      	ldr	r0, [r5, #0]
 8002900:	f007 fc24 	bl	800a14c <STC_GetMecSpeedRefUnitDefault>
 8002904:	4642      	mov	r2, r8
 8002906:	4601      	mov	r1, r0
 8002908:	4638      	mov	r0, r7
 800290a:	f7ff fd4f 	bl	80023ac <MCI_ExecSpeedRamp>
    DAC_Init(&DAC_Handle);
 800290e:	481d      	ldr	r0, [pc, #116]	@ (8002984 <MCboot+0x150>)
    pMCIList[M1] = &Mci[M1];
 8002910:	6027      	str	r7, [r4, #0]
    DAC_Init(&DAC_Handle);
 8002912:	f7ff f983 	bl	8001c1c <DAC_Init>
    kf_init(&gSpeedFilter,0.01f,0.12f);
 8002916:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8002988 <MCboot+0x154>
 800291a:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 800298c <MCboot+0x158>
 800291e:	481c      	ldr	r0, [pc, #112]	@ (8002990 <MCboot+0x15c>)
 8002920:	f7ff fc32 	bl	8002188 <kf_init>
    GALE_Init(&gGALE);
 8002924:	481b      	ldr	r0, [pc, #108]	@ (8002994 <MCboot+0x160>)
 8002926:	f7fe f9ff 	bl	8000d28 <GALE_Init>
    bMCBootCompleted = 1U;
 800292a:	f889 a000 	strb.w	sl, [r9]
}
 800292e:	b005      	add	sp, #20
 8002930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	20000a80 	.word	0x20000a80
 800293c:	20000014 	.word	0x20000014
 8002940:	200002a4 	.word	0x200002a4
 8002944:	200005cc 	.word	0x200005cc
 8002948:	20000010 	.word	0x20000010
 800294c:	200000e0 	.word	0x200000e0
 8002950:	20000a48 	.word	0x20000a48
 8002954:	20000440 	.word	0x20000440
 8002958:	20000144 	.word	0x20000144
 800295c:	2000026c 	.word	0x2000026c
 8002960:	20000130 	.word	0x20000130
 8002964:	2000033c 	.word	0x2000033c
 8002968:	20000414 	.word	0x20000414
 800296c:	200003e8 	.word	0x200003e8
 8002970:	20000000 	.word	0x20000000
 8002974:	20000108 	.word	0x20000108
 8002978:	20000a88 	.word	0x20000a88
 800297c:	20000a7c 	.word	0x20000a7c
 8002980:	200000c8 	.word	0x200000c8
 8002984:	2000079c 	.word	0x2000079c
 8002988:	3df5c28f 	.word	0x3df5c28f
 800298c:	3c23d70a 	.word	0x3c23d70a
 8002990:	20000a2c 	.word	0x20000a2c
 8002994:	20000810 	.word	0x20000810
 8002998:	20000a84 	.word	0x20000a84
 800299c:	20000a74 	.word	0x20000a74

080029a0 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop

080029a4 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 80029a4:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 80029a6:	4c08      	ldr	r4, [pc, #32]	@ (80029c8 <FOC_CalcCurrRef+0x24>)
 80029a8:	2326      	movs	r3, #38	@ 0x26
 80029aa:	fb03 4400 	mla	r4, r3, r0, r4
 80029ae:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80029b2:	b103      	cbz	r3, 80029b6 <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 80029b4:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 80029b6:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <FOC_CalcCurrRef+0x28>)
 80029b8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80029bc:	f007 fb80 	bl	800a0c0 <STC_CalcTorqueReference>
 80029c0:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 80029c2:	8220      	strh	r0, [r4, #16]
}
 80029c4:	bd10      	pop	{r4, pc}
 80029c6:	bf00      	nop
 80029c8:	20000a88 	.word	0x20000a88
 80029cc:	20000010 	.word	0x20000010

080029d0 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80029d0:	4b01      	ldr	r3, [pc, #4]	@ (80029d8 <TSK_SetChargeBootCapDelayM1+0x8>)
 80029d2:	8018      	strh	r0, [r3, #0]
}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000a78 	.word	0x20000a78

080029dc <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 80029dc:	4b03      	ldr	r3, [pc, #12]	@ (80029ec <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 80029de:	8818      	ldrh	r0, [r3, #0]
 80029e0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80029e2:	fab0 f080 	clz	r0, r0
 80029e6:	0940      	lsrs	r0, r0, #5
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20000a78 	.word	0x20000a78

080029f0 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80029f0:	4b01      	ldr	r3, [pc, #4]	@ (80029f8 <TSK_SetStopPermanencyTimeM1+0x8>)
 80029f2:	8018      	strh	r0, [r3, #0]
}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	20000a76 	.word	0x20000a76

080029fc <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 80029fc:	4b03      	ldr	r3, [pc, #12]	@ (8002a0c <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 80029fe:	8818      	ldrh	r0, [r3, #0]
 8002a00:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002a02:	fab0 f080 	clz	r0, r0
 8002a06:	0940      	lsrs	r0, r0, #5
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000a76 	.word	0x20000a76

08002a10 <TSK_MediumFrequencyTaskM1>:
{
 8002a10:	b570      	push	{r4, r5, r6, lr}
 8002a12:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8002a14:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002a16:	4669      	mov	r1, sp
 8002a18:	48bc      	ldr	r0, [pc, #752]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
  int16_t wAux = 0;
 8002a1a:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002a1e:	f007 fca9 	bl	800a374 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8002a22:	4ebb      	ldr	r6, [pc, #748]	@ (8002d10 <TSK_MediumFrequencyTaskM1+0x300>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002a24:	4cbb      	ldr	r4, [pc, #748]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit(&STO_PLL_M1, &wAux);
 8002a26:	4605      	mov	r5, r0
  PQD_CalcElMotorPower(pMPM[M1]);
 8002a28:	6830      	ldr	r0, [r6, #0]
 8002a2a:	f006 f8c9 	bl	8008bc0 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002a2e:	4620      	mov	r0, r4
 8002a30:	f7ff fd22 	bl	8002478 <MCI_GetCurrentFaults>
 8002a34:	b118      	cbz	r0, 8002a3e <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 8002a36:	230a      	movs	r3, #10
 8002a38:	7663      	strb	r3, [r4, #25]
}
 8002a3a:	b002      	add	sp, #8
 8002a3c:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002a3e:	4620      	mov	r0, r4
 8002a40:	f7ff fd18 	bl	8002474 <MCI_GetOccurredFaults>
 8002a44:	bb70      	cbnz	r0, 8002aa4 <TSK_MediumFrequencyTaskM1+0x94>
      switch (Mci[M1].State)
 8002a46:	7e63      	ldrb	r3, [r4, #25]
 8002a48:	2b13      	cmp	r3, #19
 8002a4a:	d8f6      	bhi.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
 8002a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a54 <TSK_MediumFrequencyTaskM1+0x44>)
 8002a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a52:	bf00      	nop
 8002a54:	08002c2d 	.word	0x08002c2d
 8002a58:	08002a3b 	.word	0x08002a3b
 8002a5c:	08002a3b 	.word	0x08002a3b
 8002a60:	08002a3b 	.word	0x08002a3b
 8002a64:	08002b9b 	.word	0x08002b9b
 8002a68:	08002a3b 	.word	0x08002a3b
 8002a6c:	08002b77 	.word	0x08002b77
 8002a70:	08002a3b 	.word	0x08002a3b
 8002a74:	08002b4d 	.word	0x08002b4d
 8002a78:	08002a3b 	.word	0x08002a3b
 8002a7c:	08002aa5 	.word	0x08002aa5
 8002a80:	08002b3f 	.word	0x08002b3f
 8002a84:	08002a3b 	.word	0x08002a3b
 8002a88:	08002a3b 	.word	0x08002a3b
 8002a8c:	08002a3b 	.word	0x08002a3b
 8002a90:	08002a3b 	.word	0x08002a3b
 8002a94:	08002afd 	.word	0x08002afd
 8002a98:	08002acd 	.word	0x08002acd
 8002a9c:	08002a3b 	.word	0x08002a3b
 8002aa0:	08002aad 	.word	0x08002aad
      Mci[M1].State = FAULT_OVER;
 8002aa4:	230b      	movs	r3, #11
 8002aa6:	7663      	strb	r3, [r4, #25]
}
 8002aa8:	b002      	add	sp, #8
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002aac:	7e23      	ldrb	r3, [r4, #24]
 8002aae:	2b05      	cmp	r3, #5
 8002ab0:	f000 80d7 	beq.w	8002c62 <TSK_MediumFrequencyTaskM1+0x252>
            if(! RUC_Exec(&RevUpControlM1))
 8002ab4:	4898      	ldr	r0, [pc, #608]	@ (8002d18 <TSK_MediumFrequencyTaskM1+0x308>)
 8002ab6:	f007 f9e5 	bl	8009e84 <RUC_Exec>
 8002aba:	4602      	mov	r2, r0
 8002abc:	2800      	cmp	r0, #0
 8002abe:	f040 80eb 	bne.w	8002c98 <TSK_MediumFrequencyTaskM1+0x288>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8002ac2:	4894      	ldr	r0, [pc, #592]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002ac4:	2110      	movs	r1, #16
 8002ac6:	f7ff fc8f 	bl	80023e8 <MCI_FaultProcessing>
 8002aca:	e7b6      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
            if (MCI_STOP == Mci[M1].DirectCommand)
 8002acc:	7e23      	ldrb	r3, [r4, #24]
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002ace:	4d93      	ldr	r5, [pc, #588]	@ (8002d1c <TSK_MediumFrequencyTaskM1+0x30c>)
            if (MCI_STOP == Mci[M1].DirectCommand)
 8002ad0:	2b05      	cmp	r3, #5
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002ad2:	6828      	ldr	r0, [r5, #0]
            if (MCI_STOP == Mci[M1].DirectCommand)
 8002ad4:	f000 80c7 	beq.w	8002c66 <TSK_MediumFrequencyTaskM1+0x256>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8002ad8:	2101      	movs	r1, #1
 8002ada:	f000 fcb3 	bl	8003444 <PWMC_CurrentReadingCalibr>
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d0ab      	beq.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8002ae2:	7e23      	ldrb	r3, [r4, #24]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	f000 8127 	beq.w	8002d38 <TSK_MediumFrequencyTaskM1+0x328>
                  R3_2_TurnOnLowSides(pwmcHandle[M1]);
 8002aea:	6828      	ldr	r0, [r5, #0]
 8002aec:	f006 fa7a 	bl	8008fe4 <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8002af0:	2014      	movs	r0, #20
 8002af2:	f7ff ff6d 	bl	80029d0 <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 8002af6:	2310      	movs	r3, #16
 8002af8:	7663      	strb	r3, [r4, #25]
 8002afa:	e79e      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002afc:	7e23      	ldrb	r3, [r4, #24]
 8002afe:	2b05      	cmp	r3, #5
 8002b00:	f000 80af 	beq.w	8002c62 <TSK_MediumFrequencyTaskM1+0x252>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8002b04:	f7ff ff6a 	bl	80029dc <TSK_ChargeBootCapDelayHasElapsedM1>
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	d096      	beq.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002b0c:	4d83      	ldr	r5, [pc, #524]	@ (8002d1c <TSK_MediumFrequencyTaskM1+0x30c>)
 8002b0e:	6828      	ldr	r0, [r5, #0]
 8002b10:	f006 fadc 	bl	80090cc <R3_2_SwitchOffPWM>
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002b14:	4a82      	ldr	r2, [pc, #520]	@ (8002d20 <TSK_MediumFrequencyTaskM1+0x310>)
             FOCVars[M1].bDriveInput = EXTERNAL;
 8002b16:	4b83      	ldr	r3, [pc, #524]	@ (8002d24 <TSK_MediumFrequencyTaskM1+0x314>)
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002b18:	4983      	ldr	r1, [pc, #524]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002b1a:	6810      	ldr	r0, [r2, #0]
             FOCVars[M1].bDriveInput = EXTERNAL;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
             STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002b22:	f007 fa73 	bl	800a00c <STC_SetSpeedSensor>
              STO_PLL_Clear(&STO_PLL_M1);
 8002b26:	4879      	ldr	r0, [pc, #484]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002b28:	f007 fcf2 	bl	800a510 <STO_PLL_Clear>
              FOC_Clear( M1 );
 8002b2c:	2000      	movs	r0, #0
 8002b2e:	f7ff fe47 	bl	80027c0 <FOC_Clear>
              Mci[M1].State = START;
 8002b32:	2304      	movs	r3, #4
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002b34:	6828      	ldr	r0, [r5, #0]
              Mci[M1].State = START;
 8002b36:	7663      	strb	r3, [r4, #25]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002b38:	f000 fc82 	bl	8003440 <PWMC_SwitchOnPWM>
 8002b3c:	e77d      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8002b3e:	7e23      	ldrb	r3, [r4, #24]
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	f47f af7a 	bne.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002b46:	2300      	movs	r3, #0
 8002b48:	8323      	strh	r3, [r4, #24]
 8002b4a:	e776      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8002b4c:	f7ff ff56 	bl	80029fc <TSK_StopPermanencyTimeHasElapsedM1>
 8002b50:	2800      	cmp	r0, #0
 8002b52:	f43f af72 	beq.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);  	/*  sensor-less */
 8002b56:	4b72      	ldr	r3, [pc, #456]	@ (8002d20 <TSK_MediumFrequencyTaskM1+0x310>)
 8002b58:	4973      	ldr	r1, [pc, #460]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	f007 fa56 	bl	800a00c <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8002b60:	4871      	ldr	r0, [pc, #452]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002b62:	f007 fe21 	bl	800a7a8 <VSS_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002b66:	2300      	movs	r3, #0
 8002b68:	8323      	strh	r3, [r4, #24]
            kf_ClearSpeed();
 8002b6a:	f7ff fb63 	bl	8002234 <kf_ClearSpeed>
            GALE_Reset(&gGALE);
 8002b6e:	486f      	ldr	r0, [pc, #444]	@ (8002d2c <TSK_MediumFrequencyTaskM1+0x31c>)
 8002b70:	f7fe fa90 	bl	8001094 <GALE_Reset>
 8002b74:	e761      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002b76:	7e23      	ldrb	r3, [r4, #24]
 8002b78:	2b05      	cmp	r3, #5
 8002b7a:	d072      	beq.n	8002c62 <TSK_MediumFrequencyTaskM1+0x252>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8002b7c:	4865      	ldr	r0, [pc, #404]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002b7e:	f7ff fc3f 	bl	8002400 <MCI_ExecBufferedCommands>
            FOC_CalcCurrRef(M1);
 8002b82:	2000      	movs	r0, #0
 8002b84:	f7ff ff0e 	bl	80029a4 <FOC_CalcCurrRef>
            if(!IsSpeedReliable)
 8002b88:	2d00      	cmp	r5, #0
 8002b8a:	f47f af56 	bne.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
              MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8002b8e:	4861      	ldr	r0, [pc, #388]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002b90:	462a      	mov	r2, r5
 8002b92:	2120      	movs	r1, #32
 8002b94:	f7ff fc28 	bl	80023e8 <MCI_FaultProcessing>
 8002b98:	e74f      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002b9a:	7e23      	ldrb	r3, [r4, #24]
 8002b9c:	2b05      	cmp	r3, #5
 8002b9e:	d060      	beq.n	8002c62 <TSK_MediumFrequencyTaskM1+0x252>
            if(! RUC_Exec(&RevUpControlM1))
 8002ba0:	485d      	ldr	r0, [pc, #372]	@ (8002d18 <TSK_MediumFrequencyTaskM1+0x308>)
 8002ba2:	f007 f96f 	bl	8009e84 <RUC_Exec>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	d16b      	bne.n	8002c84 <TSK_MediumFrequencyTaskM1+0x274>
              MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8002bac:	4859      	ldr	r0, [pc, #356]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002bae:	2110      	movs	r1, #16
 8002bb0:	f7ff fc1a 	bl	80023e8 <MCI_FaultProcessing>
           (void) VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8002bb4:	485c      	ldr	r0, [pc, #368]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002bb6:	f10d 0102 	add.w	r1, sp, #2
 8002bba:	f007 fe59 	bl	800a870 <VSS_CalcAvrgMecSpeedUnit>
           if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8002bbe:	4856      	ldr	r0, [pc, #344]	@ (8002d18 <TSK_MediumFrequencyTaskM1+0x308>)
 8002bc0:	f007 f996 	bl	8009ef0 <RUC_FirstAccelerationStageReached>
 8002bc4:	2800      	cmp	r0, #0
 8002bc6:	f43f af38 	beq.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
             ObserverConverged = STO_PLL_IsObserverConverged(&STO_PLL_M1, &hForcedMecSpeedUnit);
 8002bca:	f10d 0102 	add.w	r1, sp, #2
 8002bce:	484f      	ldr	r0, [pc, #316]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002bd0:	f007 fd06 	bl	800a5e0 <STO_PLL_IsObserverConverged>
 8002bd4:	4605      	mov	r5, r0
             STO_SetDirection(&STO_PLL_M1, (int8_t)MCI_GetImposedMotorDirection(&Mci[M1]));
 8002bd6:	484f      	ldr	r0, [pc, #316]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002bd8:	f7ff fc9c 	bl	8002514 <MCI_GetImposedMotorDirection>
 8002bdc:	b241      	sxtb	r1, r0
 8002bde:	484b      	ldr	r0, [pc, #300]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002be0:	f007 fdd8 	bl	800a794 <STO_SetDirection>
              (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8002be4:	4850      	ldr	r0, [pc, #320]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002be6:	4629      	mov	r1, r5
 8002be8:	f007 fed8 	bl	800a99c <VSS_SetStartTransition>
            if (ObserverConverged)
 8002bec:	2d00      	cmp	r5, #0
 8002bee:	f43f af24 	beq.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8002bf2:	4846      	ldr	r0, [pc, #280]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002bf4:	4e4b      	ldr	r6, [pc, #300]	@ (8002d24 <TSK_MediumFrequencyTaskM1+0x314>)
              REMNG_Init(pREMNG[M1]);
 8002bf6:	4d4e      	ldr	r5, [pc, #312]	@ (8002d30 <TSK_MediumFrequencyTaskM1+0x320>)
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8002bf8:	f007 f9a6 	bl	8009f48 <SPD_GetElAngle>
 8002bfc:	4601      	mov	r1, r0
 8002bfe:	6870      	ldr	r0, [r6, #4]
 8002c00:	f7ff fd66 	bl	80026d0 <MCM_Park>
 8002c04:	4603      	mov	r3, r0
              REMNG_Init(pREMNG[M1]);
 8002c06:	6828      	ldr	r0, [r5, #0]
              qd_t StatorCurrent = MCM_Park(FOCVars[M1].Ialphabeta, SPD_GetElAngle(&STO_PLL_M1._Super));
 8002c08:	9301      	str	r3, [sp, #4]
              REMNG_Init(pREMNG[M1]);
 8002c0a:	f007 f827 	bl	8009c5c <REMNG_Init>
              (void)REMNG_ExecRamp(pREMNG[M1], FOCVars[M1].Iqdref.q, 0);
 8002c0e:	f9b6 1010 	ldrsh.w	r1, [r6, #16]
 8002c12:	6828      	ldr	r0, [r5, #0]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f007 f86d 	bl	8009cf4 <REMNG_ExecRamp>
              (void)REMNG_ExecRamp(pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION);
 8002c1a:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 8002c1e:	6828      	ldr	r0, [r5, #0]
 8002c20:	2219      	movs	r2, #25
 8002c22:	f007 f867 	bl	8009cf4 <REMNG_ExecRamp>
              Mci[M1].State = SWITCH_OVER;
 8002c26:	2313      	movs	r3, #19
 8002c28:	7663      	strb	r3, [r4, #25]
 8002c2a:	e706      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8002c2c:	7e25      	ldrb	r5, [r4, #24]
 8002c2e:	f005 05fd 	and.w	r5, r5, #253	@ 0xfd
 8002c32:	2d01      	cmp	r5, #1
 8002c34:	f47f af01 	bne.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
            RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8002c38:	4836      	ldr	r0, [pc, #216]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002c3a:	4e38      	ldr	r6, [pc, #224]	@ (8002d1c <TSK_MediumFrequencyTaskM1+0x30c>)
            RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8002c3c:	f7ff fc6a 	bl	8002514 <MCI_GetImposedMotorDirection>
 8002c40:	4601      	mov	r1, r0
 8002c42:	4835      	ldr	r0, [pc, #212]	@ (8002d18 <TSK_MediumFrequencyTaskM1+0x308>)
 8002c44:	f007 f8da 	bl	8009dfc <RUC_Clear>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002c48:	6830      	ldr	r0, [r6, #0]
 8002c4a:	f890 1074 	ldrb.w	r1, [r0, #116]	@ 0x74
 8002c4e:	2900      	cmp	r1, #0
 8002c50:	d14e      	bne.n	8002cf0 <TSK_MediumFrequencyTaskM1+0x2e0>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8002c52:	f000 fbf7 	bl	8003444 <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 8002c56:	2311      	movs	r3, #17
           GALE_Reset(&gGALE);
 8002c58:	4834      	ldr	r0, [pc, #208]	@ (8002d2c <TSK_MediumFrequencyTaskM1+0x31c>)
             Mci[M1].State = OFFSET_CALIB;
 8002c5a:	7663      	strb	r3, [r4, #25]
           GALE_Reset(&gGALE);
 8002c5c:	f7fe fa1a 	bl	8001094 <GALE_Reset>
 8002c60:	e6eb      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002c62:	4b2e      	ldr	r3, [pc, #184]	@ (8002d1c <TSK_MediumFrequencyTaskM1+0x30c>)
 8002c64:	6818      	ldr	r0, [r3, #0]
 8002c66:	f006 fa31 	bl	80090cc <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	f7ff fda8 	bl	80027c0 <FOC_Clear>
  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[motor]);
 8002c70:	6830      	ldr	r0, [r6, #0]
 8002c72:	f005 fe99 	bl	80089a8 <MPM_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8002c76:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8002c7a:	f7ff feb9 	bl	80029f0 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8002c7e:	2308      	movs	r3, #8
 8002c80:	7663      	strb	r3, [r4, #25]
  return;
 8002c82:	e6da      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
             IqdRef.q = STC_CalcTorqueReference( pSTC[M1] );
 8002c84:	4b26      	ldr	r3, [pc, #152]	@ (8002d20 <TSK_MediumFrequencyTaskM1+0x310>)
 8002c86:	6818      	ldr	r0, [r3, #0]
 8002c88:	f007 fa1a 	bl	800a0c0 <STC_CalcTorqueReference>
             IqdRef.d = FOCVars[M1].UserIdref;
 8002c8c:	4b25      	ldr	r3, [pc, #148]	@ (8002d24 <TSK_MediumFrequencyTaskM1+0x314>)
 8002c8e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
             FOCVars[M1].Iqdref = IqdRef;
 8002c92:	8218      	strh	r0, [r3, #16]
 8002c94:	825a      	strh	r2, [r3, #18]
 8002c96:	e78d      	b.n	8002bb4 <TSK_MediumFrequencyTaskM1+0x1a4>
              LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8002c98:	4823      	ldr	r0, [pc, #140]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002c9a:	a901      	add	r1, sp, #4
 8002c9c:	f007 fde8 	bl	800a870 <VSS_CalcAvrgMecSpeedUnit>
 8002ca0:	4605      	mov	r5, r0
              tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8002ca2:	4821      	ldr	r0, [pc, #132]	@ (8002d28 <TSK_MediumFrequencyTaskM1+0x318>)
 8002ca4:	f007 fe88 	bl	800a9b8 <VSS_TransitionEnded>
              LoopClosed = LoopClosed || tempBool;
 8002ca8:	b915      	cbnz	r5, 8002cb0 <TSK_MediumFrequencyTaskM1+0x2a0>
 8002caa:	2800      	cmp	r0, #0
 8002cac:	f43f aec5 	beq.w	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8002cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8002d24 <TSK_MediumFrequencyTaskM1+0x314>)
 8002cb2:	4820      	ldr	r0, [pc, #128]	@ (8002d34 <TSK_MediumFrequencyTaskM1+0x324>)
 8002cb4:	f9b3 6010 	ldrsh.w	r6, [r3, #16]
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 8002cb8:	4d19      	ldr	r5, [pc, #100]	@ (8002d20 <TSK_MediumFrequencyTaskM1+0x310>)
                                    (((int32_t)FOCVars[M1].Iqdref.q * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8002cba:	f005 ff17 	bl	8008aec <PID_GetKIDivisor>
                PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8002cbe:	b201      	sxth	r1, r0
 8002cc0:	fb06 f101 	mul.w	r1, r6, r1
 8002cc4:	481b      	ldr	r0, [pc, #108]	@ (8002d34 <TSK_MediumFrequencyTaskM1+0x324>)
 8002cc6:	f005 ff07 	bl	8008ad8 <PID_SetIntegralTerm>
                STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 8002cca:	4910      	ldr	r1, [pc, #64]	@ (8002d0c <TSK_MediumFrequencyTaskM1+0x2fc>)
 8002ccc:	6828      	ldr	r0, [r5, #0]
 8002cce:	f007 f99d 	bl	800a00c <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	f7ff fe64 	bl	80029a0 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef( M1 );
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f7ff fe63 	bl	80029a4 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8002cde:	6828      	ldr	r0, [r5, #0]
 8002ce0:	f007 fa46 	bl	800a170 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8002ce4:	480b      	ldr	r0, [pc, #44]	@ (8002d14 <TSK_MediumFrequencyTaskM1+0x304>)
 8002ce6:	f7ff fb8b 	bl	8002400 <MCI_ExecBufferedCommands>
                Mci[M1].State = RUN;
 8002cea:	2306      	movs	r3, #6
 8002cec:	7663      	strb	r3, [r4, #25]
 8002cee:	e6a4      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002cf0:	4629      	mov	r1, r5
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8002cf2:	f8a0 5052 	strh.w	r5, [r0, #82]	@ 0x52
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002cf6:	f000 fba5 	bl	8003444 <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1]);
 8002cfa:	6830      	ldr	r0, [r6, #0]
 8002cfc:	f006 f972 	bl	8008fe4 <R3_2_TurnOnLowSides>
             TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8002d00:	2014      	movs	r0, #20
 8002d02:	f7ff fe65 	bl	80029d0 <TSK_SetChargeBootCapDelayM1>
 8002d06:	2310      	movs	r3, #16
 8002d08:	e7a6      	b.n	8002c58 <TSK_MediumFrequencyTaskM1+0x248>
 8002d0a:	bf00      	nop
 8002d0c:	20000144 	.word	0x20000144
 8002d10:	20000000 	.word	0x20000000
 8002d14:	20000a48 	.word	0x20000a48
 8002d18:	2000033c 	.word	0x2000033c
 8002d1c:	20000a84 	.word	0x20000a84
 8002d20:	20000010 	.word	0x20000010
 8002d24:	20000a88 	.word	0x20000a88
 8002d28:	2000026c 	.word	0x2000026c
 8002d2c:	20000810 	.word	0x20000810
 8002d30:	20000a7c 	.word	0x20000a7c
 8002d34:	20000440 	.word	0x20000440
                  FOC_Clear(M1);
 8002d38:	2000      	movs	r0, #0
 8002d3a:	f7ff fd41 	bl	80027c0 <FOC_Clear>
                  MPM_Clear((MotorPowMeas_Handle_t*) pMPM[M1]);
 8002d3e:	6830      	ldr	r0, [r6, #0]
 8002d40:	f005 fe32 	bl	80089a8 <MPM_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002d44:	2300      	movs	r3, #0
 8002d46:	8323      	strh	r3, [r4, #24]
 8002d48:	e677      	b.n	8002a3a <TSK_MediumFrequencyTaskM1+0x2a>
 8002d4a:	bf00      	nop

08002d4c <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8002d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc0 <MC_Scheduler+0x74>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d000      	beq.n	8002d56 <MC_Scheduler+0xa>
 8002d54:	4770      	bx	lr
{
 8002d56:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002d58:	4c1a      	ldr	r4, [pc, #104]	@ (8002dc4 <MC_Scheduler+0x78>)
 8002d5a:	8823      	ldrh	r3, [r4, #0]
 8002d5c:	b19b      	cbz	r3, 8002d86 <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8002d62:	4a19      	ldr	r2, [pc, #100]	@ (8002dc8 <MC_Scheduler+0x7c>)
      hMFTaskCounterM1--;
 8002d64:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8002d66:	8813      	ldrh	r3, [r2, #0]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	b11b      	cbz	r3, 8002d74 <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8002d6c:	8813      	ldrh	r3, [r2, #0]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002d74:	4a15      	ldr	r2, [pc, #84]	@ (8002dcc <MC_Scheduler+0x80>)
 8002d76:	8813      	ldrh	r3, [r2, #0]
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	b11b      	cbz	r3, 8002d84 <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8002d7c:	8813      	ldrh	r3, [r2, #0]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	8013      	strh	r3, [r2, #0]
}
 8002d84:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002d86:	4d12      	ldr	r5, [pc, #72]	@ (8002dd0 <MC_Scheduler+0x84>)
      TSK_MediumFrequencyTaskM1();
 8002d88:	f7ff fe42 	bl	8002a10 <TSK_MediumFrequencyTaskM1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002d8c:	4629      	mov	r1, r5
 8002d8e:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002d92:	6883      	ldr	r3, [r0, #8]
 8002d94:	4798      	blx	r3
 8002d96:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8002d98:	b130      	cbz	r0, 8002da8 <MC_Scheduler+0x5c>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002d9a:	4629      	mov	r1, r5
 8002d9c:	220a      	movs	r2, #10
 8002d9e:	f851 0b08 	ldr.w	r0, [r1], #8
 8002da2:	6803      	ldr	r3, [r0, #0]
 8002da4:	4798      	blx	r3
 8002da6:	b908      	cbnz	r0, 8002dac <MC_Scheduler+0x60>
{
 8002da8:	2301      	movs	r3, #1
 8002daa:	e7da      	b.n	8002d62 <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8002dac:	4628      	mov	r0, r5
 8002dae:	f005 fbab 	bl	8008508 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002db2:	6828      	ldr	r0, [r5, #0]
 8002db4:	89ea      	ldrh	r2, [r5, #14]
 8002db6:	6846      	ldr	r6, [r0, #4]
 8002db8:	68a9      	ldr	r1, [r5, #8]
 8002dba:	230a      	movs	r3, #10
 8002dbc:	47b0      	blx	r6
 8002dbe:	e7f3      	b.n	8002da8 <MC_Scheduler+0x5c>
 8002dc0:	20000a74 	.word	0x20000a74
 8002dc4:	20000a7a 	.word	0x20000a7a
 8002dc8:	20000a78 	.word	0x20000a78
 8002dcc:	20000a76 	.word	0x20000a76
 8002dd0:	200005bc 	.word	0x200005bc

08002dd4 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8002dd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint8_t bMotorNbr = 0;

  Observer_Inputs_t STO_Inputs; /*  only if sensorless main*/

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
  if (SWITCH_OVER == Mci[M1].State)
 8002dd8:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002f74 <TSK_HighFrequencyTask+0x1a0>
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8002ddc:	4c59      	ldr	r4, [pc, #356]	@ (8002f44 <TSK_HighFrequencyTask+0x170>)
  if (SWITCH_OVER == Mci[M1].State)
 8002dde:	f898 3019 	ldrb.w	r3, [r8, #25]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8002de2:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8002de6:	b089      	sub	sp, #36	@ 0x24
  if (SWITCH_OVER == Mci[M1].State)
 8002de8:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8002dea:	9005      	str	r0, [sp, #20]
  if (SWITCH_OVER == Mci[M1].State)
 8002dec:	f000 809e 	beq.w	8002f2c <TSK_HighFrequencyTask+0x158>

  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002df0:	4b55      	ldr	r3, [pc, #340]	@ (8002f48 <TSK_HighFrequencyTask+0x174>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002df2:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 8002f7c <TSK_HighFrequencyTask+0x1a8>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	f007 f90a 	bl	800a010 <STC_GetSpeedSensor>
 8002dfc:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8002dfe:	f007 f8a3 	bl	8009f48 <SPD_GetElAngle>
 8002e02:	4605      	mov	r5, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 8002e04:	4638      	mov	r0, r7
 8002e06:	f007 f8a7 	bl	8009f58 <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002e0a:	a902      	add	r1, sp, #8
 8002e0c:	f8d9 0000 	ldr.w	r0, [r9]
 8002e10:	f000 f9ec 	bl	80031ec <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8002e14:	f001 fe6a 	bl	8004aec <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002e18:	f001 fe24 	bl	8004a64 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8002e1c:	9802      	ldr	r0, [sp, #8]
 8002e1e:	f7ff fc17 	bl	8002650 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e22:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8002e24:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e26:	f7ff fc53 	bl	80026d0 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e2a:	4b48      	ldr	r3, [pc, #288]	@ (8002f4c <TSK_HighFrequencyTask+0x178>)
 8002e2c:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e30:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e32:	b200      	sxth	r0, r0
 8002e34:	1a09      	subs	r1, r1, r0
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	f005 fe82 	bl	8008b40 <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002e3c:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8002e40:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8002e44:	1ac9      	subs	r1, r1, r3
 8002e46:	4b42      	ldr	r3, [pc, #264]	@ (8002f50 <TSK_HighFrequencyTask+0x17c>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e48:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002e4a:	6818      	ldr	r0, [r3, #0]
 8002e4c:	f005 fe78 	bl	8008b40 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8002e50:	4b40      	ldr	r3, [pc, #256]	@ (8002f54 <TSK_HighFrequencyTask+0x180>)
 8002e52:	f8ad 6004 	strh.w	r6, [sp, #4]
 8002e56:	f8ad 0006 	strh.w	r0, [sp, #6]
 8002e5a:	9901      	ldr	r1, [sp, #4]
 8002e5c:	6818      	ldr	r0, [r3, #0]
 8002e5e:	f005 fb25 	bl	80084ac <Circle_Limitation>
 8002e62:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002e64:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8002e66:	9601      	str	r6, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002e68:	f007 f876 	bl	8009f58 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002e6c:	4629      	mov	r1, r5
 8002e6e:	9801      	ldr	r0, [sp, #4]
 8002e70:	f7ff fc70 	bl	8002754 <MCM_Rev_Park>
 8002e74:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e76:	f8d9 0000 	ldr.w	r0, [r9]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002e7a:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e7c:	f000 f9b8 	bl	80031f0 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002e80:	9b02      	ldr	r3, [sp, #8]
 8002e82:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e84:	4601      	mov	r1, r0
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002e86:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Iqd = Iqd;
  FOCVars[M1].Valphabeta = Valphabeta;
 8002e88:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002e8a:	6063      	str	r3, [r4, #4]
  if(hFOCreturn == MC_FOC_DURATION)
 8002e8c:	2901      	cmp	r1, #1
  FOCVars[M1].Iqd = Iqd;
 8002e8e:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Vqd = Vqd;
 8002e90:	f8c4 6016 	str.w	r6, [r4, #22]
  FOCVars[M1].Iqd = Iqd;
 8002e94:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002e96:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8002e9a:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 8002e9c:	d03b      	beq.n	8002f16 <TSK_HighFrequencyTask+0x142>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002e9e:	482e      	ldr	r0, [pc, #184]	@ (8002f58 <TSK_HighFrequencyTask+0x184>)
 8002ea0:	f007 f826 	bl	8009ef0 <RUC_FirstAccelerationStageReached>
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8002ea4:	6862      	ldr	r2, [r4, #4]
 8002ea6:	9206      	str	r2, [sp, #24]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002ea8:	4603      	mov	r3, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002eaa:	482c      	ldr	r0, [pc, #176]	@ (8002f5c <TSK_HighFrequencyTask+0x188>)
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 8002eac:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002eae:	f005 faf5 	bl	800849c <VBS_GetAvBusVoltage_d>
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002eb2:	a905      	add	r1, sp, #20
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002eb4:	4603      	mov	r3, r0
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002eb6:	482a      	ldr	r0, [pc, #168]	@ (8002f60 <TSK_HighFrequencyTask+0x18c>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /*  only for sensorless*/
 8002eb8:	f8ad 301c 	strh.w	r3, [sp, #28]
    (void)( void )STO_PLL_CalcElAngle(&STO_PLL_M1, &STO_Inputs);
 8002ebc:	f007 f960 	bl	800a180 <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp(&STO_PLL_M1); /*  Only in case of Sensor-less */
 8002ec0:	4827      	ldr	r0, [pc, #156]	@ (8002f60 <TSK_HighFrequencyTask+0x18c>)
 8002ec2:	f007 faf9 	bl	800a4b8 <STO_PLL_CalcAvrgElSpeedDpp>
	 if (false == IsAccelerationStageReached)
 8002ec6:	b1a4      	cbz	r4, 8002ef2 <TSK_HighFrequencyTask+0x11e>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 8002ec8:	f898 3019 	ldrb.w	r3, [r8, #25]
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d017      	beq.n	8002f00 <TSK_HighFrequencyTask+0x12c>
 8002ed0:	2b13      	cmp	r3, #19
 8002ed2:	d015      	beq.n	8002f00 <TSK_HighFrequencyTask+0x12c>
  DAC_Exec(&DAC_Handle);
 8002ed4:	4823      	ldr	r0, [pc, #140]	@ (8002f64 <TSK_HighFrequencyTask+0x190>)
 8002ed6:	f7fe feaf 	bl	8001c38 <DAC_Exec>
  GLOBAL_TIMESTAMP++;
 8002eda:	4a23      	ldr	r2, [pc, #140]	@ (8002f68 <TSK_HighFrequencyTask+0x194>)
  if (0U == MCPA_UART_A.Mark)
 8002edc:	4823      	ldr	r0, [pc, #140]	@ (8002f6c <TSK_HighFrequencyTask+0x198>)
  GLOBAL_TIMESTAMP++;
 8002ede:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002ee0:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002ee8:	b9d1      	cbnz	r1, 8002f20 <TSK_HighFrequencyTask+0x14c>
}
 8002eea:	2000      	movs	r0, #0
 8002eec:	b009      	add	sp, #36	@ 0x24
 8002eee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8002ef2:	481b      	ldr	r0, [pc, #108]	@ (8002f60 <TSK_HighFrequencyTask+0x18c>)
 8002ef4:	f007 fc20 	bl	800a738 <STO_ResetPLL>
    if(((uint16_t)START == Mci[M1].State) || ((uint16_t)SWITCH_OVER == Mci[M1].State))
 8002ef8:	f898 3019 	ldrb.w	r3, [r8, #25]
 8002efc:	2b04      	cmp	r3, #4
 8002efe:	d1e7      	bne.n	8002ed0 <TSK_HighFrequencyTask+0xfc>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002f00:	4817      	ldr	r0, [pc, #92]	@ (8002f60 <TSK_HighFrequencyTask+0x18c>)
 8002f02:	f007 f821 	bl	8009f48 <SPD_GetElAngle>
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002f06:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002f08:	4603      	mov	r3, r0
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002f0a:	4819      	ldr	r0, [pc, #100]	@ (8002f70 <TSK_HighFrequencyTask+0x19c>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8002f0c:	f8ad 3010 	strh.w	r3, [sp, #16]
      (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 8002f10:	f007 fc5c 	bl	800a7cc <VSS_CalcElAngle>
 8002f14:	e7de      	b.n	8002ed4 <TSK_HighFrequencyTask+0x100>
    MCI_FaultProcessing(&Mci[M1], MC_FOC_DURATION, 0);
 8002f16:	4817      	ldr	r0, [pc, #92]	@ (8002f74 <TSK_HighFrequencyTask+0x1a0>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f7ff fa65 	bl	80023e8 <MCI_FaultProcessing>
 8002f1e:	e7d9      	b.n	8002ed4 <TSK_HighFrequencyTask+0x100>
    MCPA_dataLog (&MCPA_UART_A);
 8002f20:	f005 fbdc 	bl	80086dc <MCPA_dataLog>
}
 8002f24:	2000      	movs	r0, #0
 8002f26:	b009      	add	sp, #36	@ 0x24
 8002f28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 8002f2c:	4d12      	ldr	r5, [pc, #72]	@ (8002f78 <TSK_HighFrequencyTask+0x1a4>)
 8002f2e:	6828      	ldr	r0, [r5, #0]
 8002f30:	f006 febe 	bl	8009cb0 <REMNG_RampCompleted>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	f47f af5b 	bne.w	8002df0 <TSK_HighFrequencyTask+0x1c>
      FOCVars[M1].Iqdref.q = (int16_t)REMNG_Calc(pREMNG[M1]);
 8002f3a:	6828      	ldr	r0, [r5, #0]
 8002f3c:	f006 fe96 	bl	8009c6c <REMNG_Calc>
 8002f40:	8220      	strh	r0, [r4, #16]
 8002f42:	e755      	b.n	8002df0 <TSK_HighFrequencyTask+0x1c>
 8002f44:	20000a88 	.word	0x20000a88
 8002f48:	20000010 	.word	0x20000010
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	20000008 	.word	0x20000008
 8002f54:	20000a80 	.word	0x20000a80
 8002f58:	2000033c 	.word	0x2000033c
 8002f5c:	200000e0 	.word	0x200000e0
 8002f60:	20000144 	.word	0x20000144
 8002f64:	2000079c 	.word	0x2000079c
 8002f68:	20001f34 	.word	0x20001f34
 8002f6c:	20000590 	.word	0x20000590
 8002f70:	2000026c 	.word	0x2000026c
 8002f74:	20000a48 	.word	0x20000a48
 8002f78:	20000a7c 	.word	0x20000a7c
 8002f7c:	20000a84 	.word	0x20000a84

08002f80 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8002f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002f82:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <TSK_SafetyTask_PWMOFF+0x78>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002f84:	4e1d      	ldr	r6, [pc, #116]	@ (8002ffc <TSK_SafetyTask_PWMOFF+0x7c>)
{
 8002f86:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002f88:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002f8c:	f005 fd62 	bl	8008a54 <NTC_CalcAvTemp>
 8002f90:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002f92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002f96:	f000 fa75 	bl	8003484 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002f9a:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002f9e:	4305      	orrs	r5, r0
 8002fa0:	b2ad      	uxth	r5, r5
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 8002fa2:	b16c      	cbz	r4, 8002fc0 <TSK_SafetyTask_PWMOFF+0x40>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 8002fa4:	4f16      	ldr	r7, [pc, #88]	@ (8003000 <TSK_SafetyTask_PWMOFF+0x80>)
 8002fa6:	43ea      	mvns	r2, r5
 8002fa8:	eb07 1744 	add.w	r7, r7, r4, lsl #5
 8002fac:	4638      	mov	r0, r7
 8002fae:	b292      	uxth	r2, r2
 8002fb0:	4629      	mov	r1, r5
 8002fb2:	f7ff fa19 	bl	80023e8 <MCI_FaultProcessing>
  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002fb6:	4638      	mov	r0, r7
 8002fb8:	f7ff faa4 	bl	8002504 <MCI_GetFaultState>
 8002fbc:	b938      	cbnz	r0, 8002fce <TSK_SafetyTask_PWMOFF+0x4e>
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8002fc0:	4810      	ldr	r0, [pc, #64]	@ (8003004 <TSK_SafetyTask_PWMOFF+0x84>)
 8002fc2:	f006 fe17 	bl	8009bf4 <RVBS_CalcAvVbus>
 8002fc6:	f000 000e 	and.w	r0, r0, #14
 8002fca:	4305      	orrs	r5, r0
 8002fcc:	e7ea      	b.n	8002fa4 <TSK_SafetyTask_PWMOFF+0x24>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002fce:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002fd2:	f000 fa33 	bl	800343c <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8002fd6:	480c      	ldr	r0, [pc, #48]	@ (8003008 <TSK_SafetyTask_PWMOFF+0x88>)
 8002fd8:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 8002fdc:	b94b      	cbnz	r3, 8002ff2 <TSK_SafetyTask_PWMOFF+0x72>
    FOC_Clear(bMotor);
 8002fde:	4620      	mov	r0, r4
 8002fe0:	f7ff fbee 	bl	80027c0 <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002fe4:	4b09      	ldr	r3, [pc, #36]	@ (800300c <TSK_SafetyTask_PWMOFF+0x8c>)
 8002fe6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 8002fea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002fee:	f005 bcdb 	b.w	80089a8 <MPM_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002ff2:	f005 fc33 	bl	800885c <MCPA_flushDataLog>
 8002ff6:	e7f2      	b.n	8002fde <TSK_SafetyTask_PWMOFF+0x5e>
 8002ff8:	20000004 	.word	0x20000004
 8002ffc:	20000a84 	.word	0x20000a84
 8003000:	20000a48 	.word	0x20000a48
 8003004:	200000e0 	.word	0x200000e0
 8003008:	20000590 	.word	0x20000590
 800300c:	20000000 	.word	0x20000000

08003010 <TSK_SafetyTask>:
{
 8003010:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8003012:	4b06      	ldr	r3, [pc, #24]	@ (800302c <TSK_SafetyTask+0x1c>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d000      	beq.n	800301c <TSK_SafetyTask+0xc>
}
 800301a:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 800301c:	2000      	movs	r0, #0
 800301e:	f7ff ffaf 	bl	8002f80 <TSK_SafetyTask_PWMOFF>
}
 8003022:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8003026:	f001 bced 	b.w	8004a04 <RCM_ExecUserConv>
 800302a:	bf00      	nop
 800302c:	20000a74 	.word	0x20000a74

08003030 <MC_RunMotorControlTasks>:
{
 8003030:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8003032:	4b04      	ldr	r3, [pc, #16]	@ (8003044 <MC_RunMotorControlTasks+0x14>)
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	b903      	cbnz	r3, 800303a <MC_RunMotorControlTasks+0xa>
}
 8003038:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 800303a:	f7ff fe87 	bl	8002d4c <MC_Scheduler>
    TSK_SafetyTask();
 800303e:	f7ff ffe7 	bl	8003010 <TSK_SafetyTask>
}
 8003042:	bd08      	pop	{r3, pc}
 8003044:	20000a74 	.word	0x20000a74

08003048 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8003048:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <TSK_HardwareFaultTask+0x18>)
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	f006 f83d 	bl	80090cc <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8003052:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8003056:	4803      	ldr	r0, [pc, #12]	@ (8003064 <TSK_HardwareFaultTask+0x1c>)
 8003058:	2200      	movs	r2, #0
 800305a:	2180      	movs	r1, #128	@ 0x80
 800305c:	f7ff b9c4 	b.w	80023e8 <MCI_FaultProcessing>
 8003060:	20000a84 	.word	0x20000a84
 8003064:	20000a48 	.word	0x20000a48

08003068 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8003068:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 800306a:	f7ff f987 	bl	800237c <MC_GetSTMStateMotor1>
 800306e:	b180      	cbz	r0, 8003092 <UI_HandleStartStopButton_cb+0x2a>
    (void)MC_StartMotor1();
    MC_ProgramSpeedRampMotor1((int16_t)100, 800);
  }
  else
  {
	  if ( ( uint8_t )0 == UserState ){
 8003070:	4c0d      	ldr	r4, [pc, #52]	@ (80030a8 <UI_HandleStartStopButton_cb+0x40>)
 8003072:	7823      	ldrb	r3, [r4, #0]
 8003074:	b943      	cbnz	r3, 8003088 <UI_HandleStartStopButton_cb+0x20>
		  UserState = (uint8_t) 1;
 8003076:	2301      	movs	r3, #1
 8003078:	7023      	strb	r3, [r4, #0]
	  }

//      (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 800307a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		  MC_ProgramSpeedRampMotor1((int16_t)180, 800);
 800307e:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8003082:	20b4      	movs	r0, #180	@ 0xb4
 8003084:	f7ff b96e 	b.w	8002364 <MC_ProgramSpeedRampMotor1>
		  (void)MC_StopMotor1();
 8003088:	f7ff f966 	bl	8002358 <MC_StopMotor1>
		  UserState = (uint8_t) 0;
 800308c:	2300      	movs	r3, #0
 800308e:	7023      	strb	r3, [r4, #0]
}
 8003090:	bd10      	pop	{r4, pc}
	  UserState = ( uint8_t ) 0;
 8003092:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <UI_HandleStartStopButton_cb+0x40>)
 8003094:	7018      	strb	r0, [r3, #0]
    (void)MC_StartMotor1();
 8003096:	f7ff f959 	bl	800234c <MC_StartMotor1>
}
 800309a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_ProgramSpeedRampMotor1((int16_t)100, 800);
 800309e:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80030a2:	2064      	movs	r0, #100	@ 0x64
 80030a4:	f7ff b95e 	b.w	8002364 <MC_ProgramSpeedRampMotor1>
 80030a8:	20000a44 	.word	0x20000a44

080030ac <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80030ac:	b430      	push	{r4, r5}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030ae:	4a39      	ldr	r2, [pc, #228]	@ (8003194 <mc_lock_pins+0xe8>)
 80030b0:	4b39      	ldr	r3, [pc, #228]	@ (8003198 <mc_lock_pins+0xec>)
 80030b2:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030b4:	2120      	movs	r1, #32
 80030b6:	61d1      	str	r1, [r2, #28]
 80030b8:	b08c      	sub	sp, #48	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030ba:	61d3      	str	r3, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 80030bc:	69d3      	ldr	r3, [r2, #28]
 80030be:	930b      	str	r3, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030c0:	2110      	movs	r1, #16
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030c2:	4b36      	ldr	r3, [pc, #216]	@ (800319c <mc_lock_pins+0xf0>)
  (void) temp;
 80030c4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030c6:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030c8:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030ca:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030cc:	69d2      	ldr	r2, [r2, #28]
 80030ce:	920a      	str	r2, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030d0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80030d4:	4a32      	ldr	r2, [pc, #200]	@ (80031a0 <mc_lock_pins+0xf4>)
  (void) temp;
 80030d6:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030d8:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030da:	2180      	movs	r1, #128	@ 0x80
 80030dc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030de:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030e0:	69da      	ldr	r2, [r3, #28]
 80030e2:	9209      	str	r2, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030e8:	4a2e      	ldr	r2, [pc, #184]	@ (80031a4 <mc_lock_pins+0xf8>)
  (void) temp;
 80030ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030ec:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030ee:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030f0:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030f2:	69da      	ldr	r2, [r3, #28]
 80030f4:	9208      	str	r2, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030fa:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
  (void) temp;
 80030fe:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003100:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003102:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003104:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003106:	69da      	ldr	r2, [r3, #28]
 8003108:	9207      	str	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800310a:	f44f 3184 	mov.w	r1, #67584	@ 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 800310e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  (void) temp;
 8003112:	9a07      	ldr	r2, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003114:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003116:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003118:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800311a:	69da      	ldr	r2, [r3, #28]
 800311c:	9206      	str	r2, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800311e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003122:	f44f 3282 	mov.w	r2, #66560	@ 0x10400
  (void) temp;
 8003126:	9d06      	ldr	r5, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003128:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800312a:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800312c:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800312e:	69dc      	ldr	r4, [r3, #28]
 8003130:	9405      	str	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003132:	4a1d      	ldr	r2, [pc, #116]	@ (80031a8 <mc_lock_pins+0xfc>)
  (void) temp;
 8003134:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003136:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800313a:	f44f 34a0 	mov.w	r4, #81920	@ 0x14000
 800313e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003140:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003142:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003144:	69d4      	ldr	r4, [r2, #28]
 8003146:	9404      	str	r4, [sp, #16]
  (void) temp;
 8003148:	9d04      	ldr	r5, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800314a:	f44f 3490 	mov.w	r4, #73728	@ 0x12000
  WRITE_REG(GPIOx->LCKR, PinMask);
 800314e:	f44f 5500 	mov.w	r5, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003152:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003154:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003156:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003158:	69d4      	ldr	r4, [r2, #28]
 800315a:	9403      	str	r4, [sp, #12]
  (void) temp;
 800315c:	9d03      	ldr	r5, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800315e:	f44f 34c0 	mov.w	r4, #98304	@ 0x18000
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003162:	f44f 4500 	mov.w	r5, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003166:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003168:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800316a:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800316c:	69d4      	ldr	r4, [r2, #28]
 800316e:	9402      	str	r4, [sp, #8]
  (void) temp;
 8003170:	9d02      	ldr	r5, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003172:	4c0e      	ldr	r4, [pc, #56]	@ (80031ac <mc_lock_pins+0x100>)
 8003174:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003176:	2502      	movs	r5, #2
 8003178:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800317a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	9301      	str	r3, [sp, #4]
  (void) temp;
 8003180:	9b01      	ldr	r3, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003182:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003184:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003186:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003188:	69d3      	ldr	r3, [r2, #28]
 800318a:	9300      	str	r3, [sp, #0]
  (void) temp;
 800318c:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_EN_V_GPIO_Port, M1_PWM_EN_V_Pin);
LL_GPIO_LockPin(M1_PWM_EN_U_GPIO_Port, M1_PWM_EN_U_Pin);
LL_GPIO_LockPin(M1_PWM_EN_W_GPIO_Port, M1_PWM_EN_W_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_U_GPIO_Port, M1_CURR_AMPL_U_Pin);
LL_GPIO_LockPin(M1_CURR_AMPL_V_GPIO_Port, M1_CURR_AMPL_V_Pin);
}
 800318e:	b00c      	add	sp, #48	@ 0x30
 8003190:	bc30      	pop	{r4, r5}
 8003192:	4770      	bx	lr
 8003194:	48000800 	.word	0x48000800
 8003198:	00010020 	.word	0x00010020
 800319c:	00010010 	.word	0x00010010
 80031a0:	00010080 	.word	0x00010080
 80031a4:	00010100 	.word	0x00010100
 80031a8:	48000400 	.word	0x48000400
 80031ac:	00010002 	.word	0x00010002

080031b0 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80031b0:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80031b2:	f004 f863 	bl	800727c <HAL_RCC_GetHCLKFreq>
 80031b6:	4b0a      	ldr	r3, [pc, #40]	@ (80031e0 <MX_MotorControl_Init+0x30>)
 80031b8:	fba3 3000 	umull	r3, r0, r3, r0
 80031bc:	09c0      	lsrs	r0, r0, #7
 80031be:	f003 f99d 	bl	80064fc <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80031c2:	4b08      	ldr	r3, [pc, #32]	@ (80031e4 <MX_MotorControl_Init+0x34>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	6819      	ldr	r1, [r3, #0]
 80031c8:	f04f 30ff 	mov.w	r0, #4294967295
 80031cc:	f003 f94c 	bl	8006468 <HAL_NVIC_SetPriority>
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80031d0:	4805      	ldr	r0, [pc, #20]	@ (80031e8 <MX_MotorControl_Init+0x38>)
 80031d2:	f7ff fb2f 	bl	8002834 <MCboot>
  mc_lock_pins();

}
 80031d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 80031da:	f7ff bf67 	b.w	80030ac <mc_lock_pins>
 80031de:	bf00      	nop
 80031e0:	10624dd3 	.word	0x10624dd3
 80031e4:	20000660 	.word	0x20000660
 80031e8:	20001d3c 	.word	0x20001d3c

080031ec <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80031ec:	6843      	ldr	r3, [r0, #4]
 80031ee:	4718      	bx	r3

080031f0 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80031f0:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80031f2:	f8b0 4064 	ldrh.w	r4, [r0, #100]	@ 0x64
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80031f6:	f8b0 2040 	ldrh.w	r2, [r0, #64]	@ 0x40
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80031fa:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80031fe:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003200:	fb04 fc0c 	mul.w	ip, r4, ip
 8003204:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003208:	fb02 f303 	mul.w	r3, r2, r3

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 800320c:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8003210:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8003214:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
    wZ = (wUBeta - wUAlpha) / 2;
 8003218:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 800321c:	1c55      	adds	r5, r2, #1
{
 800321e:	b083      	sub	sp, #12
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003220:	ea4f 0494 	mov.w	r4, r4, lsr #2
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003224:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8003228:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 800322c:	ea4f 0e6e 	mov.w	lr, lr, asr #1
    if (wY < 0)
 8003230:	f2c0 8082 	blt.w	8003338 <PWMC_SetPhaseVoltage+0x148>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8003234:	1c5d      	adds	r5, r3, #1
 8003236:	db5e      	blt.n	80032f6 <PWMC_SetPhaseVoltage+0x106>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003238:	ebb1 010e 	subs.w	r1, r1, lr
 800323c:	bf44      	itt	mi
 800323e:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8003242:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003246:	2b00      	cmp	r3, #0
 8003248:	bfbc      	itt	lt
 800324a:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 800324e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8003252:	2a00      	cmp	r2, #0
 8003254:	bfb8      	it	lt
 8003256:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800325a:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 800325e:	bfb8      	it	lt
 8003260:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003264:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8003268:	eba1 42a2 	sub.w	r2, r1, r2, asr #18

        pHandle->lowDuty = (uint16_t)wTimePhB;
 800326c:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8003270:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhC;
 8003274:	b294      	uxth	r4, r2
 8003276:	2501      	movs	r5, #1
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003278:	f8a0 404e 	strh.w	r4, [r0, #78]	@ 0x4e

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 800327c:	f8b0 4062 	ldrh.w	r4, [r0, #98]	@ 0x62
          pHandle->Sector = SECTOR_4;
 8003280:	f880 5070 	strb.w	r5, [r0, #112]	@ 0x70
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003284:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8003288:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 800328c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003290:	b289      	uxth	r1, r1
 8003292:	b29b      	uxth	r3, r3
 8003294:	b292      	uxth	r2, r2
    if (1U == pHandle->DTTest)
 8003296:	2c01      	cmp	r4, #1
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003298:	f8a0 e04a 	strh.w	lr, [r0, #74]	@ 0x4a
          pHandle->midDuty = (uint16_t)wTimePhB;
 800329c:	f8a0 c04c 	strh.w	ip, [r0, #76]	@ 0x4c
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80032a0:	f8a0 1042 	strh.w	r1, [r0, #66]	@ 0x42
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80032a4:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80032a8:	f8a0 2046 	strh.w	r2, [r0, #70]	@ 0x46
    if (1U == pHandle->DTTest)
 80032ac:	d11e      	bne.n	80032ec <PWMC_SetPhaseVoltage+0xfc>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 80032ae:	f9b0 5054 	ldrsh.w	r5, [r0, #84]	@ 0x54
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 80032b2:	f8b0 4068 	ldrh.w	r4, [r0, #104]	@ 0x68
      if (pHandle->Ia > 0)
 80032b6:	2d00      	cmp	r5, #0
        pHandle->CntPhA += pHandle->DTCompCnt;
 80032b8:	bfcc      	ite	gt
 80032ba:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 80032bc:	1b09      	suble	r1, r1, r4
 80032be:	b289      	uxth	r1, r1
 80032c0:	f8a0 1042 	strh.w	r1, [r0, #66]	@ 0x42
      }

      if (pHandle->Ib > 0)
 80032c4:	f9b0 1056 	ldrsh.w	r1, [r0, #86]	@ 0x56
 80032c8:	2900      	cmp	r1, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 80032ca:	f9b0 1058 	ldrsh.w	r1, [r0, #88]	@ 0x58
        pHandle->CntPhB += pHandle->DTCompCnt;
 80032ce:	bfcc      	ite	gt
 80032d0:	191b      	addgt	r3, r3, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80032d2:	1b1b      	suble	r3, r3, r4
      if (pHandle->Ic > 0)
 80032d4:	2900      	cmp	r1, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80032d6:	b29b      	uxth	r3, r3
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 80032d8:	bfcc      	ite	gt
 80032da:	18a4      	addgt	r4, r4, r2
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80032dc:	1b12      	suble	r2, r2, r4
 80032de:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
        pHandle->CntPhC += pHandle->DTCompCnt;
 80032e2:	bfcc      	ite	gt
 80032e4:	f8a0 4046 	strhgt.w	r4, [r0, #70]	@ 0x46
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80032e8:	f8a0 2046 	strhle.w	r2, [r0, #70]	@ 0x46
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80032ec:	6983      	ldr	r3, [r0, #24]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80032ee:	b003      	add	sp, #12
 80032f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80032f4:	4718      	bx	r3
        if ( wX <= 0 )
 80032f6:	f1bc 0f00 	cmp.w	ip, #0
 80032fa:	dd3d      	ble.n	8003378 <PWMC_SetPhaseVoltage+0x188>
          wTimePhB = wTimePhA + (wZ / 131072);
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bfb8      	it	lt
 8003300:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003304:	ebac 0e0e 	sub.w	lr, ip, lr
          wTimePhB = wTimePhA + (wZ / 131072);
 8003308:	bfb8      	it	lt
 800330a:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 800330e:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003312:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003316:	bfb8      	it	lt
 8003318:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 800331c:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003320:	bfb8      	it	lt
 8003322:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 8003326:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 800332a:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhB;
 800332e:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhC;
 8003332:	b294      	uxth	r4, r2
 8003334:	2500      	movs	r5, #0
 8003336:	e79f      	b.n	8003278 <PWMC_SetPhaseVoltage+0x88>
      if (wZ < 0)
 8003338:	1c5d      	adds	r5, r3, #1
 800333a:	db5d      	blt.n	80033f8 <PWMC_SetPhaseVoltage+0x208>
        if (wX <= 0)
 800333c:	f1bc 0f00 	cmp.w	ip, #0
 8003340:	dd38      	ble.n	80033b4 <PWMC_SetPhaseVoltage+0x1c4>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003342:	ebb1 010c 	subs.w	r1, r1, ip
 8003346:	bf44      	itt	mi
 8003348:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 800334c:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8003350:	2a00      	cmp	r2, #0
 8003352:	bfb8      	it	lt
 8003354:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003358:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 800335c:	bfb8      	it	lt
 800335e:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
 8003362:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8003366:	eb02 436c 	add.w	r3, r2, ip, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 800336a:	fa1f fe83 	uxth.w	lr, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 800336e:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003372:	b28c      	uxth	r4, r1
 8003374:	2502      	movs	r5, #2
 8003376:	e77f      	b.n	8003278 <PWMC_SetPhaseVoltage+0x88>
          wTimePhC = wTimePhA - (wY / 131072);
 8003378:	2a00      	cmp	r2, #0
 800337a:	bfb8      	it	lt
 800337c:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003380:	eba1 010c 	sub.w	r1, r1, ip
          wTimePhC = wTimePhA - (wY / 131072);
 8003384:	bfb8      	it	lt
 8003386:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
          wTimePhB = wTimePhC + (wX / 131072);
 800338a:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800338e:	eb04 41a1 	add.w	r1, r4, r1, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8003392:	bfb8      	it	lt
 8003394:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 8003398:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 800339c:	bfb8      	it	lt
 800339e:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 80033a2:	eb02 4363 	add.w	r3, r2, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 80033a6:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 80033aa:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 80033ae:	b29c      	uxth	r4, r3
 80033b0:	2505      	movs	r5, #5
 80033b2:	e761      	b.n	8003278 <PWMC_SetPhaseVoltage+0x88>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80033b4:	ebbc 0e0e 	subs.w	lr, ip, lr
 80033b8:	bf44      	itt	mi
 80033ba:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80033be:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bfbc      	itt	lt
 80033c6:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 80033ca:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 80033ce:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80033d2:	eb04 41ae 	add.w	r1, r4, lr, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80033d6:	bfb8      	it	lt
 80033d8:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 80033dc:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80033e0:	bfb8      	it	lt
 80033e2:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 80033e6:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80033ea:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 80033ee:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 80033f2:	b28c      	uxth	r4, r1
 80033f4:	2503      	movs	r5, #3
 80033f6:	e73f      	b.n	8003278 <PWMC_SetPhaseVoltage+0x88>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 80033f8:	ebb1 010e 	subs.w	r1, r1, lr
 80033fc:	bf44      	itt	mi
 80033fe:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8003402:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003406:	2b00      	cmp	r3, #0
 8003408:	bfbc      	itt	lt
 800340a:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 800340e:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003412:	2a00      	cmp	r2, #0
 8003414:	bfb8      	it	lt
 8003416:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800341a:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 800341e:	bfb8      	it	lt
 8003420:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003424:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003428:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        pHandle->lowDuty = (uint16_t)wTimePhC;
 800342c:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = (uint16_t)wTimePhA;
 8003430:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhB;
 8003434:	b29c      	uxth	r4, r3
 8003436:	2504      	movs	r5, #4
 8003438:	e71e      	b.n	8003278 <PWMC_SetPhaseVoltage+0x88>
 800343a:	bf00      	nop

0800343c <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 800343c:	6883      	ldr	r3, [r0, #8]
 800343e:	4718      	bx	r3

08003440 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8003440:	68c3      	ldr	r3, [r0, #12]
 8003442:	4718      	bx	r3

08003444 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8003444:	b510      	push	{r4, lr}
 8003446:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8003448:	b179      	cbz	r1, 800346a <PWMC_CurrentReadingCalibr+0x26>
      {
        pHandle->pFctCurrReadingCalib(pHandle);
        retVal = true;
      }
    }
    else if (CRC_EXEC == action)
 800344a:	2901      	cmp	r1, #1
 800344c:	d001      	beq.n	8003452 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 800344e:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8003450:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8003452:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 8003456:	b19b      	cbz	r3, 8003480 <PWMC_CurrentReadingCalibr+0x3c>
        pHandle->OffCalibrWaitTimeCounter--;
 8003458:	3b01      	subs	r3, #1
 800345a:	b29b      	uxth	r3, r3
 800345c:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1f4      	bne.n	800344e <PWMC_CurrentReadingCalibr+0xa>
          pHandle->pFctCurrReadingCalib(pHandle);
 8003464:	6903      	ldr	r3, [r0, #16]
 8003466:	4798      	blx	r3
          retVal = true;
 8003468:	e00a      	b.n	8003480 <PWMC_CurrentReadingCalibr+0x3c>
      PWMC_SwitchOffPWM(pHandle);
 800346a:	f7ff ffe7 	bl	800343c <PWMC_SwitchOffPWM>
      pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 800346e:	f8b4 3066 	ldrh.w	r3, [r4, #102]	@ 0x66
 8003472:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
      if (0U == pHandle->OffCalibrWaitTicks)
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1e9      	bne.n	800344e <PWMC_CurrentReadingCalibr+0xa>
        pHandle->pFctCurrReadingCalib(pHandle);
 800347a:	6923      	ldr	r3, [r4, #16]
 800347c:	4620      	mov	r0, r4
 800347e:	4798      	blx	r3
        retVal = true;
 8003480:	2001      	movs	r0, #1
}
 8003482:	bd10      	pop	{r4, pc}

08003484 <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 8003484:	69c3      	ldr	r3, [r0, #28]
 8003486:	4718      	bx	r3

08003488 <RI_SetRegCommandParser>:
static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);

__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8003488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 800348c:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 8003490:	2300      	movs	r3, #0
    uint8_t accessResult;
    while (rxLength > 0)
 8003492:	429c      	cmp	r4, r3
    uint8_t * txData = pHandle->txBuffer;
 8003494:	e9d0 7601 	ldrd	r7, r6, [r0, #4]
{
 8003498:	b087      	sub	sp, #28
 800349a:	4680      	mov	r8, r0
    pHandle->txLength = 0;
 800349c:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0)
 800349e:	dd70      	ble.n	8003582 <RI_SetRegCommandParser+0xfa>
 80034a0:	eb06 0b01 	add.w	fp, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	f1c6 0a01 	rsb	sl, r6, #1
    {
       number_of_item++;
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80034aa:	463d      	mov	r5, r7
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034ac:	fa1f fc84 	uxth.w	ip, r4
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 80034b0:	f835 3b02 	ldrh.w	r3, [r5], #2

    typeID = (uint8_t)dataID & TYPE_MASK;
    motorID = 0U;
    MCI_Handle_t *pMCIN = &Mci[motorID];

    switch (typeID)
 80034b4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034b8:	f1ac 0402 	sub.w	r4, ip, #2
    uint16_t regID = dataID & REG_MASK;
 80034bc:	f023 0007 	bic.w	r0, r3, #7
    switch (typeID)
 80034c0:	3a08      	subs	r2, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034c2:	b2a1      	uxth	r1, r4
    uint16_t regID = dataID & REG_MASK;
 80034c4:	b280      	uxth	r0, r0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034c6:	b224      	sxth	r4, r4
    switch (typeID)
 80034c8:	2a20      	cmp	r2, #32
 80034ca:	d812      	bhi.n	80034f2 <RI_SetRegCommandParser+0x6a>
 80034cc:	e8df f002 	tbb	[pc, r2]
 80034d0:	111111b8 	.word	0x111111b8
 80034d4:	11111111 	.word	0x11111111
 80034d8:	11111193 	.word	0x11111193
 80034dc:	11111111 	.word	0x11111111
 80034e0:	1111117f 	.word	0x1111117f
 80034e4:	11111111 	.word	0x11111111
 80034e8:	1111115f 	.word	0x1111115f
 80034ec:	11111111 	.word	0x11111111
 80034f0:	2d          	.byte	0x2d
 80034f1:	00          	.byte	0x00
 80034f2:	2007      	movs	r0, #7
        if ((1U == number_of_item) && (0 == rxLength))
 80034f4:	eb06 030a 	add.w	r3, r6, sl
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d03d      	beq.n	800357a <RI_SetRegCommandParser+0xf2>
        if (txSyncFreeSpace !=0 )
 80034fe:	45b3      	cmp	fp, r6
 8003500:	f000 80b0 	beq.w	8003664 <RI_SetRegCommandParser+0x1dc>
          *txData = accessResult;
 8003504:	f806 0b01 	strb.w	r0, [r6], #1
          pHandle->txLength++;
 8003508:	f8b8 300e 	ldrh.w	r3, [r8, #14]
 800350c:	3301      	adds	r3, #1
 800350e:	f8a8 300e 	strh.w	r3, [r8, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003512:	2800      	cmp	r0, #0
 8003514:	f000 80ae 	beq.w	8003674 <RI_SetRegCommandParser+0x1ec>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8003518:	2807      	cmp	r0, #7
 800351a:	d002      	beq.n	8003522 <RI_SetRegCommandParser+0x9a>
 800351c:	280a      	cmp	r0, #10
 800351e:	f040 80a7 	bne.w	8003670 <RI_SetRegCommandParser+0x1e8>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003522:	2001      	movs	r0, #1
}
 8003524:	b007      	add	sp, #28
 8003526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        break;
      }

      case TYPE_DATA_RAW:
      {
        uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 800352a:	f8b7 c002 	ldrh.w	ip, [r7, #2]
        /* The size consumed by the structure is the structure size + 2 bytes used to store the size*/
        *size = rawSize + 2U;
 800352e:	f10c 0202 	add.w	r2, ip, #2
 8003532:	b292      	uxth	r2, r2
        uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
        rawData++;
        rawData++;

        if (*size > dataAvailable )
 8003534:	42a2      	cmp	r2, r4
 8003536:	f300 8238 	bgt.w	80039aa <RI_SetRegCommandParser+0x522>
      rxLength = (int16_t) (rxLength - size);
 800353a:	1a89      	subs	r1, r1, r2
 800353c:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
      rxData = rxData+size;
 8003540:	4415      	add	r5, r2
      rxLength = (int16_t) (rxLength - size);
 8003542:	b20c      	sxth	r4, r1
 8003544:	f000 8229 	beq.w	800399a <RI_SetRegCommandParser+0x512>
 8003548:	f200 8214 	bhi.w	8003974 <RI_SetRegCommandParser+0x4ec>
 800354c:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8003550:	f000 825d 	beq.w	8003a0e <RI_SetRegCommandParser+0x586>
 8003554:	f240 8205 	bls.w	8003962 <RI_SetRegCommandParser+0x4da>
 8003558:	f5b0 7ff4 	cmp.w	r0, #488	@ 0x1e8
 800355c:	f040 8086 	bne.w	800366c <RI_SetRegCommandParser+0x1e4>
              uint32_t torque;
              uint16_t duration;

              torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
              duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8003560:	893a      	ldrh	r2, [r7, #8]
 8003562:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003566:	48ab      	ldr	r0, [pc, #684]	@ (8003814 <RI_SetRegCommandParser+0x38c>)
 8003568:	f7fe ff2a 	bl	80023c0 <MCI_ExecTorqueRamp>
        if ((1U == number_of_item) && (0 == rxLength))
 800356c:	eb06 030a 	add.w	r3, r6, sl
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b01      	cmp	r3, #1
  uint8_t retVal = MCP_CMD_OK;
 8003574:	f04f 0000 	mov.w	r0, #0
        if ((1U == number_of_item) && (0 == rxLength))
 8003578:	d1c1      	bne.n	80034fe <RI_SetRegCommandParser+0x76>
 800357a:	2c00      	cmp	r4, #0
 800357c:	d1bf      	bne.n	80034fe <RI_SetRegCommandParser+0x76>
      if (MCP_CMD_OK == retVal)
 800357e:	2800      	cmp	r0, #0
 8003580:	d1d0      	bne.n	8003524 <RI_SetRegCommandParser+0x9c>
      pHandle->txLength = 0;
 8003582:	2000      	movs	r0, #0
 8003584:	f8a8 000e 	strh.w	r0, [r8, #14]
}
 8003588:	b007      	add	sp, #28
 800358a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800358e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8247 	beq.w	8003a26 <RI_SetRegCommandParser+0x59e>
 8003598:	2c01      	cmp	r4, #1
 800359a:	f340 8247 	ble.w	8003a2c <RI_SetRegCommandParser+0x5a4>
 800359e:	1c78      	adds	r0, r7, #1
 80035a0:	4408      	add	r0, r1
 80035a2:	462b      	mov	r3, r5
 80035a4:	f1c5 0c02 	rsb	ip, r5, #2
 80035a8:	e002      	b.n	80035b0 <RI_SetRegCommandParser+0x128>
 80035aa:	4298      	cmp	r0, r3
 80035ac:	f000 821b 	beq.w	80039e6 <RI_SetRegCommandParser+0x55e>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80035b0:	eb0c 0403 	add.w	r4, ip, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80035b4:	f913 2f01 	ldrsb.w	r2, [r3, #1]!
    *size = *size + 1U;
 80035b8:	b2a4      	uxth	r4, r4
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80035ba:	2a00      	cmp	r2, #0
 80035bc:	d1f5      	bne.n	80035aa <RI_SetRegCommandParser+0x122>
      rxData = rxData+size;
 80035be:	4623      	mov	r3, r4
      rxLength = (int16_t) (rxLength - size);
 80035c0:	1b0c      	subs	r4, r1, r4
      rxData = rxData+size;
 80035c2:	441d      	add	r5, r3
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *destString = (int8_t)0;
 80035c4:	2300      	movs	r3, #0
      rxLength = (int16_t) (rxLength - size);
 80035c6:	b224      	sxth	r4, r4
    *destString = (int8_t)0;
 80035c8:	70bb      	strb	r3, [r7, #2]
        retVal = MCP_ERROR_RO_REG;
 80035ca:	2004      	movs	r0, #4
 80035cc:	e792      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
      rxLength = (int16_t) (rxLength - size);
 80035ce:	f1ac 0c06 	sub.w	ip, ip, #6
 80035d2:	2898      	cmp	r0, #152	@ 0x98
 80035d4:	fa0f f48c 	sxth.w	r4, ip
      rxData = rxData+size;
 80035d8:	f107 0506 	add.w	r5, r7, #6
 80035dc:	f000 81f6 	beq.w	80039cc <RI_SetRegCommandParser+0x544>
 80035e0:	d94d      	bls.n	800367e <RI_SetRegCommandParser+0x1f6>
 80035e2:	f5b0 7fac 	cmp.w	r0, #344	@ 0x158
 80035e6:	d03b      	beq.n	8003660 <RI_SetRegCommandParser+0x1d8>
 80035e8:	d950      	bls.n	800368c <RI_SetRegCommandParser+0x204>
 80035ea:	f5b0 7fcc 	cmp.w	r0, #408	@ 0x198
 80035ee:	bf0c      	ite	eq
 80035f0:	2004      	moveq	r0, #4
 80035f2:	2005      	movne	r0, #5
 80035f4:	e77e      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
      rxLength = (int16_t) (rxLength - size);
 80035f6:	f1ac 0c04 	sub.w	ip, ip, #4
 80035fa:	f5b0 6fd2 	cmp.w	r0, #1680	@ 0x690
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80035fe:	f8b7 9002 	ldrh.w	r9, [r7, #2]
      rxLength = (int16_t) (rxLength - size);
 8003602:	fa0f f48c 	sxth.w	r4, ip
      rxData = rxData+size;
 8003606:	f107 0504 	add.w	r5, r7, #4
 800360a:	f000 823b 	beq.w	8003a84 <RI_SetRegCommandParser+0x5fc>
 800360e:	d870      	bhi.n	80036f2 <RI_SetRegCommandParser+0x26a>
 8003610:	f5b0 7f34 	cmp.w	r0, #720	@ 0x2d0
 8003614:	f000 8286 	beq.w	8003b24 <RI_SetRegCommandParser+0x69c>
 8003618:	d856      	bhi.n	80036c8 <RI_SetRegCommandParser+0x240>
 800361a:	f5b0 7fc8 	cmp.w	r0, #400	@ 0x190
 800361e:	f000 828f 	beq.w	8003b40 <RI_SetRegCommandParser+0x6b8>
 8003622:	d945      	bls.n	80036b0 <RI_SetRegCommandParser+0x228>
 8003624:	f5b0 7f04 	cmp.w	r0, #528	@ 0x210
 8003628:	f000 8283 	beq.w	8003b32 <RI_SetRegCommandParser+0x6aa>
 800362c:	f5b0 7f24 	cmp.w	r0, #656	@ 0x290
 8003630:	d134      	bne.n	800369c <RI_SetRegCommandParser+0x214>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 8003632:	4b79      	ldr	r3, [pc, #484]	@ (8003818 <RI_SetRegCommandParser+0x390>)
 8003634:	fa0f f189 	sxth.w	r1, r9
 8003638:	6818      	ldr	r0, [r3, #0]
 800363a:	f005 fa41 	bl	8008ac0 <PID_SetKP>
            break;
 800363e:	e795      	b.n	800356c <RI_SetRegCommandParser+0xe4>
      rxLength = (int16_t) (rxLength - size);
 8003640:	f1ac 0c03 	sub.w	ip, ip, #3
 8003644:	2888      	cmp	r0, #136	@ 0x88
 8003646:	fa0f f48c 	sxth.w	r4, ip
      rxData = rxData+size;
 800364a:	f107 0503 	add.w	r5, r7, #3
 800364e:	f000 81ae 	beq.w	80039ae <RI_SetRegCommandParser+0x526>
 8003652:	f023 0387 	bic.w	r3, r3, #135	@ 0x87
 8003656:	2b48      	cmp	r3, #72	@ 0x48
 8003658:	bf0c      	ite	eq
 800365a:	2004      	moveq	r0, #4
 800365c:	2005      	movne	r0, #5
 800365e:	e749      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003660:	2004      	movs	r0, #4
 8003662:	e747      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003664:	2008      	movs	r0, #8
}
 8003666:	b007      	add	sp, #28
 8003668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_UNKNOWN_REG;
 800366c:	2005      	movs	r0, #5
 800366e:	e741      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003670:	2301      	movs	r3, #1
 8003672:	9300      	str	r3, [sp, #0]
    while (rxLength > 0)
 8003674:	2c00      	cmp	r4, #0
 8003676:	f340 8276 	ble.w	8003b66 <RI_SetRegCommandParser+0x6de>
 800367a:	462f      	mov	r7, r5
 800367c:	e715      	b.n	80034aa <RI_SetRegCommandParser+0x22>
 800367e:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8003682:	2b18      	cmp	r3, #24
 8003684:	bf0c      	ite	eq
 8003686:	2004      	moveq	r0, #4
 8003688:	2005      	movne	r0, #5
 800368a:	e733      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 800368c:	28d8      	cmp	r0, #216	@ 0xd8
 800368e:	d0e7      	beq.n	8003660 <RI_SetRegCommandParser+0x1d8>
 8003690:	f5b0 7f8c 	cmp.w	r0, #280	@ 0x118
 8003694:	bf0c      	ite	eq
 8003696:	2004      	moveq	r0, #4
 8003698:	2005      	movne	r0, #5
 800369a:	e72b      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 800369c:	f5b0 7fe8 	cmp.w	r0, #464	@ 0x1d0
 80036a0:	d1e4      	bne.n	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 80036a2:	4b5e      	ldr	r3, [pc, #376]	@ (800381c <RI_SetRegCommandParser+0x394>)
 80036a4:	fa0f f189 	sxth.w	r1, r9
 80036a8:	6818      	ldr	r0, [r3, #0]
 80036aa:	f005 fa0b 	bl	8008ac4 <PID_SetKI>
            break;
 80036ae:	e75d      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80036b0:	28d0      	cmp	r0, #208	@ 0xd0
 80036b2:	f000 8252 	beq.w	8003b5a <RI_SetRegCommandParser+0x6d2>
 80036b6:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 80036ba:	d135      	bne.n	8003728 <RI_SetRegCommandParser+0x2a0>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 80036bc:	4858      	ldr	r0, [pc, #352]	@ (8003820 <RI_SetRegCommandParser+0x398>)
 80036be:	fa0f f189 	sxth.w	r1, r9
 80036c2:	f005 fa2f 	bl	8008b24 <PID_SetKD>
            break;
 80036c6:	e751      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80036c8:	f5b0 6f8a 	cmp.w	r0, #1104	@ 0x450
 80036cc:	f000 823f 	beq.w	8003b4e <RI_SetRegCommandParser+0x6c6>
 80036d0:	d956      	bls.n	8003780 <RI_SetRegCommandParser+0x2f8>
 80036d2:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 80036d6:	d0c3      	beq.n	8003660 <RI_SetRegCommandParser+0x1d8>
 80036d8:	d949      	bls.n	800376e <RI_SetRegCommandParser+0x2e6>
 80036da:	f5b0 6fc2 	cmp.w	r0, #1552	@ 0x610
 80036de:	d0bf      	beq.n	8003660 <RI_SetRegCommandParser+0x1d8>
 80036e0:	f5b0 6fca 	cmp.w	r0, #1616	@ 0x650
 80036e4:	d1c2      	bne.n	800366c <RI_SetRegCommandParser+0x1e4>
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH1, regdata16);
 80036e6:	484f      	ldr	r0, [pc, #316]	@ (8003824 <RI_SetRegCommandParser+0x39c>)
 80036e8:	464a      	mov	r2, r9
 80036ea:	2100      	movs	r1, #0
 80036ec:	f7fe fabc 	bl	8001c68 <DAC_SetChannelConfig>
            break;
 80036f0:	e73c      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80036f2:	f241 5210 	movw	r2, #5392	@ 0x1510
 80036f6:	4290      	cmp	r0, r2
 80036f8:	f000 81f9 	beq.w	8003aee <RI_SetRegCommandParser+0x666>
 80036fc:	d975      	bls.n	80037ea <RI_SetRegCommandParser+0x362>
 80036fe:	f241 6310 	movw	r3, #5648	@ 0x1610
 8003702:	4298      	cmp	r0, r3
 8003704:	f000 81ed 	beq.w	8003ae2 <RI_SetRegCommandParser+0x65a>
 8003708:	d960      	bls.n	80037cc <RI_SetRegCommandParser+0x344>
 800370a:	f641 03d0 	movw	r3, #6352	@ 0x18d0
 800370e:	4298      	cmp	r0, r3
 8003710:	f000 81e2 	beq.w	8003ad8 <RI_SetRegCommandParser+0x650>
 8003714:	d921      	bls.n	800375a <RI_SetRegCommandParser+0x2d2>
 8003716:	f641 1310 	movw	r3, #6416	@ 0x1910
 800371a:	4298      	cmp	r0, r3
 800371c:	d10c      	bne.n	8003738 <RI_SetRegCommandParser+0x2b0>
            PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 800371e:	4842      	ldr	r0, [pc, #264]	@ (8003828 <RI_SetRegCommandParser+0x3a0>)
 8003720:	4649      	mov	r1, r9
 8003722:	f005 f9dd 	bl	8008ae0 <PID_SetKPDivisorPOW2>
            break;
 8003726:	e721      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003728:	2890      	cmp	r0, #144	@ 0x90
 800372a:	d19f      	bne.n	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 800372c:	483c      	ldr	r0, [pc, #240]	@ (8003820 <RI_SetRegCommandParser+0x398>)
 800372e:	fa0f f189 	sxth.w	r1, r9
 8003732:	f005 f9c5 	bl	8008ac0 <PID_SetKP>
            break;
 8003736:	e719      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003738:	f641 130f 	movw	r3, #6415	@ 0x190f
 800373c:	4298      	cmp	r0, r3
 800373e:	d995      	bls.n	800366c <RI_SetRegCommandParser+0x1e4>
 8003740:	f641 5350 	movw	r3, #7504	@ 0x1d50
 8003744:	4298      	cmp	r0, r3
 8003746:	d08b      	beq.n	8003660 <RI_SetRegCommandParser+0x1d8>
 8003748:	f240 80f5 	bls.w	8003936 <RI_SetRegCommandParser+0x4ae>
 800374c:	f641 5390 	movw	r3, #7568	@ 0x1d90
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003750:	4298      	cmp	r0, r3
 8003752:	bf0c      	ite	eq
 8003754:	2004      	moveq	r0, #4
 8003756:	2005      	movne	r0, #5
 8003758:	e6cc      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 800375a:	f241 6350 	movw	r3, #5712	@ 0x1650
 800375e:	4298      	cmp	r0, r3
 8003760:	d184      	bne.n	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 8003762:	4b2e      	ldr	r3, [pc, #184]	@ (800381c <RI_SetRegCommandParser+0x394>)
 8003764:	4649      	mov	r1, r9
 8003766:	6818      	ldr	r0, [r3, #0]
 8003768:	f005 f9e4 	bl	8008b34 <PID_SetKDDivisorPOW2>
            break;
 800376c:	e6fe      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 800376e:	f5b0 6f92 	cmp.w	r0, #1168	@ 0x490
 8003772:	d11a      	bne.n	80037aa <RI_SetRegCommandParser+0x322>
            PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8003774:	482c      	ldr	r0, [pc, #176]	@ (8003828 <RI_SetRegCommandParser+0x3a0>)
 8003776:	fa0f f189 	sxth.w	r1, r9
 800377a:	f005 f9a1 	bl	8008ac0 <PID_SetKP>
            break;
 800377e:	e6f5      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003780:	f5b0 7f54 	cmp.w	r0, #848	@ 0x350
 8003784:	f000 819a 	beq.w	8003abc <RI_SetRegCommandParser+0x634>
 8003788:	f5b0 7f64 	cmp.w	r0, #912	@ 0x390
 800378c:	d113      	bne.n	80037b6 <RI_SetRegCommandParser+0x32e>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 800378e:	aa03      	add	r2, sp, #12
 8003790:	f10d 010a 	add.w	r1, sp, #10
 8003794:	4825      	ldr	r0, [pc, #148]	@ (800382c <RI_SetRegCommandParser+0x3a4>)
 8003796:	f006 ffa7 	bl	800a6e8 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 800379a:	f9bd 100a 	ldrsh.w	r1, [sp, #10]
 800379e:	4823      	ldr	r0, [pc, #140]	@ (800382c <RI_SetRegCommandParser+0x3a4>)
 80037a0:	fa0f f289 	sxth.w	r2, r9
 80037a4:	f006 ffae 	bl	800a704 <STO_PLL_SetObserverGains>
            break;
 80037a8:	e6e0      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            retVal = MCP_ERROR_UNKNOWN_REG;
 80037aa:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 80037ae:	bf0c      	ite	eq
 80037b0:	2004      	moveq	r0, #4
 80037b2:	2005      	movne	r0, #5
 80037b4:	e69e      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 80037b6:	f5b0 7f44 	cmp.w	r0, #784	@ 0x310
 80037ba:	f47f af57 	bne.w	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 80037be:	4b16      	ldr	r3, [pc, #88]	@ (8003818 <RI_SetRegCommandParser+0x390>)
 80037c0:	fa0f f189 	sxth.w	r1, r9
 80037c4:	6818      	ldr	r0, [r3, #0]
 80037c6:	f005 f9ad 	bl	8008b24 <PID_SetKD>
            break;
 80037ca:	e6cf      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80037cc:	f241 5390 	movw	r3, #5520	@ 0x1590
 80037d0:	4298      	cmp	r0, r3
 80037d2:	f000 816d 	beq.w	8003ab0 <RI_SetRegCommandParser+0x628>
 80037d6:	f241 53d0 	movw	r3, #5584	@ 0x15d0
 80037da:	4298      	cmp	r0, r3
 80037dc:	d128      	bne.n	8003830 <RI_SetRegCommandParser+0x3a8>
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 80037de:	4b0f      	ldr	r3, [pc, #60]	@ (800381c <RI_SetRegCommandParser+0x394>)
 80037e0:	4649      	mov	r1, r9
 80037e2:	6818      	ldr	r0, [r3, #0]
 80037e4:	f005 f97c 	bl	8008ae0 <PID_SetKPDivisorPOW2>
            break;
 80037e8:	e6c0      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80037ea:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 80037ee:	f43f aebd 	beq.w	800356c <RI_SetRegCommandParser+0xe4>
 80037f2:	d931      	bls.n	8003858 <RI_SetRegCommandParser+0x3d0>
 80037f4:	f241 4390 	movw	r3, #5264	@ 0x1490
 80037f8:	4298      	cmp	r0, r3
 80037fa:	f000 8154 	beq.w	8003aa6 <RI_SetRegCommandParser+0x61e>
 80037fe:	d922      	bls.n	8003846 <RI_SetRegCommandParser+0x3be>
 8003800:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8003804:	4298      	cmp	r0, r3
 8003806:	f47f af31 	bne.w	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800380a:	4805      	ldr	r0, [pc, #20]	@ (8003820 <RI_SetRegCommandParser+0x398>)
 800380c:	4649      	mov	r1, r9
 800380e:	f005 f991 	bl	8008b34 <PID_SetKDDivisorPOW2>
            break;
 8003812:	e6ab      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003814:	20000a48 	.word	0x20000a48
 8003818:	20000008 	.word	0x20000008
 800381c:	2000000c 	.word	0x2000000c
 8003820:	20000440 	.word	0x20000440
 8003824:	2000079c 	.word	0x2000079c
 8003828:	20000178 	.word	0x20000178
 800382c:	20000144 	.word	0x20000144
 8003830:	f241 5350 	movw	r3, #5456	@ 0x1550
 8003834:	4298      	cmp	r0, r3
 8003836:	f47f af19 	bne.w	800366c <RI_SetRegCommandParser+0x1e4>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 800383a:	4bb0      	ldr	r3, [pc, #704]	@ (8003afc <RI_SetRegCommandParser+0x674>)
 800383c:	4649      	mov	r1, r9
 800383e:	6818      	ldr	r0, [r3, #0]
 8003840:	f005 f95c 	bl	8008afc <PID_SetKIDivisorPOW2>
            break;
 8003844:	e692      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003846:	f241 4350 	movw	r3, #5200	@ 0x1450
 800384a:	4298      	cmp	r0, r3
 800384c:	d123      	bne.n	8003896 <RI_SetRegCommandParser+0x40e>
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800384e:	48ac      	ldr	r0, [pc, #688]	@ (8003b00 <RI_SetRegCommandParser+0x678>)
 8003850:	4649      	mov	r1, r9
 8003852:	f005 f945 	bl	8008ae0 <PID_SetKPDivisorPOW2>
            break;
 8003856:	e689      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003858:	f5b0 6f19 	cmp.w	r0, #2448	@ 0x990
 800385c:	f000 8118 	beq.w	8003a90 <RI_SetRegCommandParser+0x608>
 8003860:	d93c      	bls.n	80038dc <RI_SetRegCommandParser+0x454>
 8003862:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8003866:	f43f ae81 	beq.w	800356c <RI_SetRegCommandParser+0xe4>
 800386a:	f63f aeff 	bhi.w	800366c <RI_SetRegCommandParser+0x1e4>
 800386e:	f5b0 6f35 	cmp.w	r0, #2896	@ 0xb50
 8003872:	f43f aef5 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 8003876:	d922      	bls.n	80038be <RI_SetRegCommandParser+0x436>
 8003878:	f5b0 6f41 	cmp.w	r0, #3088	@ 0xc10
 800387c:	f43f aef0 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 8003880:	d915      	bls.n	80038ae <RI_SetRegCommandParser+0x426>
 8003882:	f5b0 6f45 	cmp.w	r0, #3152	@ 0xc50
 8003886:	f43f aeeb 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
            retVal = MCP_ERROR_UNKNOWN_REG;
 800388a:	f5b0 6f49 	cmp.w	r0, #3216	@ 0xc90
 800388e:	bf0c      	ite	eq
 8003890:	2004      	moveq	r0, #4
 8003892:	2005      	movne	r0, #5
 8003894:	e62e      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003896:	f63f aee9 	bhi.w	800366c <RI_SetRegCommandParser+0x1e4>
 800389a:	f5b0 6f6d 	cmp.w	r0, #3792	@ 0xed0
 800389e:	f43f aedf 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 80038a2:	f5b0 6f71 	cmp.w	r0, #3856	@ 0xf10
 80038a6:	bf0c      	ite	eq
 80038a8:	2004      	moveq	r0, #4
 80038aa:	2005      	movne	r0, #5
 80038ac:	e622      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 80038ae:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 80038b2:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 80038b6:	bf0c      	ite	eq
 80038b8:	2004      	moveq	r0, #4
 80038ba:	2005      	movne	r0, #5
 80038bc:	e61a      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 80038be:	f5b0 6f29 	cmp.w	r0, #2704	@ 0xa90
 80038c2:	f43f aecd 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 80038c6:	d917      	bls.n	80038f8 <RI_SetRegCommandParser+0x470>
 80038c8:	f5b0 6f2d 	cmp.w	r0, #2768	@ 0xad0
 80038cc:	f43f aec8 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 80038d0:	f5b0 6f31 	cmp.w	r0, #2832	@ 0xb10
 80038d4:	bf0c      	ite	eq
 80038d6:	2004      	moveq	r0, #4
 80038d8:	2005      	movne	r0, #5
 80038da:	e60b      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 80038dc:	f5b0 6f15 	cmp.w	r0, #2384	@ 0x950
 80038e0:	d116      	bne.n	8003910 <RI_SetRegCommandParser+0x488>
            currComp = MCI_GetIqdref(pMCIN);
 80038e2:	4888      	ldr	r0, [pc, #544]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80038e4:	f7fe fe7c 	bl	80025e0 <MCI_GetIqdref>
 80038e8:	9003      	str	r0, [sp, #12]
            currComp.q = (int16_t)regdata16;
 80038ea:	f8ad 900c 	strh.w	r9, [sp, #12]
            MCI_SetCurrentReferences(pMCIN,currComp);
 80038ee:	9903      	ldr	r1, [sp, #12]
 80038f0:	4884      	ldr	r0, [pc, #528]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80038f2:	f7fe fd6f 	bl	80023d4 <MCI_SetCurrentReferences>
            break;
 80038f6:	e639      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 80038f8:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 80038fc:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 8003900:	f43f aeae 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003904:	f5b0 6f1d 	cmp.w	r0, #2512	@ 0x9d0
 8003908:	bf0c      	ite	eq
 800390a:	2004      	moveq	r0, #4
 800390c:	2005      	movne	r0, #5
 800390e:	e5f1      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003910:	f63f aeac 	bhi.w	800366c <RI_SetRegCommandParser+0x1e4>
 8003914:	f5b0 6f05 	cmp.w	r0, #2128	@ 0x850
 8003918:	f43f aea2 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 800391c:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
 8003920:	d915      	bls.n	800394e <RI_SetRegCommandParser+0x4c6>
 8003922:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8003926:	f43f ae9b 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 800392a:	f5b0 6f11 	cmp.w	r0, #2320	@ 0x910
 800392e:	bf0c      	ite	eq
 8003930:	2004      	moveq	r0, #4
 8003932:	2005      	movne	r0, #5
 8003934:	e5de      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003936:	f641 43d0 	movw	r3, #7376	@ 0x1cd0
 800393a:	4298      	cmp	r0, r3
 800393c:	f43f ae90 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 8003940:	f641 5310 	movw	r3, #7440	@ 0x1d10
 8003944:	4298      	cmp	r0, r3
 8003946:	bf0c      	ite	eq
 8003948:	2004      	moveq	r0, #4
 800394a:	2005      	movne	r0, #5
 800394c:	e5d2      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 800394e:	f5b3 6ff2 	cmp.w	r3, #1936	@ 0x790
 8003952:	f43f ae85 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 8003956:	f5b0 6f01 	cmp.w	r0, #2064	@ 0x810
 800395a:	bf0c      	ite	eq
 800395c:	2004      	moveq	r0, #4
 800395e:	2005      	movne	r0, #5
 8003960:	e5c8      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003962:	28a8      	cmp	r0, #168	@ 0xa8
 8003964:	f43f ae7c 	beq.w	8003660 <RI_SetRegCommandParser+0x1d8>
 8003968:	d910      	bls.n	800398c <RI_SetRegCommandParser+0x504>
              retVal = MCP_ERROR_UNKNOWN_REG;
 800396a:	28e8      	cmp	r0, #232	@ 0xe8
 800396c:	bf0c      	ite	eq
 800396e:	2004      	moveq	r0, #4
 8003970:	2005      	movne	r0, #5
 8003972:	e5bf      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 8003974:	f5b0 7f5a 	cmp.w	r0, #872	@ 0x368
 8003978:	d043      	beq.n	8003a02 <RI_SetRegCommandParser+0x57a>
 800397a:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 800397e:	f47f ae75 	bne.w	800366c <RI_SetRegCommandParser+0x1e4>
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8003982:	1d39      	adds	r1, r7, #4
 8003984:	4860      	ldr	r0, [pc, #384]	@ (8003b08 <RI_SetRegCommandParser+0x680>)
 8003986:	f004 ff97 	bl	80088b8 <MCPA_cfgLog>
              break;
 800398a:	e5b3      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
 800398c:	f023 0347 	bic.w	r3, r3, #71	@ 0x47
              retVal = MCP_ERROR_UNKNOWN_REG;
 8003990:	2b28      	cmp	r3, #40	@ 0x28
 8003992:	bf0c      	ite	eq
 8003994:	2004      	moveq	r0, #4
 8003996:	2005      	movne	r0, #5
 8003998:	e5ac      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 800399a:	f01c 0307 	ands.w	r3, ip, #7
 800399e:	d104      	bne.n	80039aa <RI_SetRegCommandParser+0x522>
              uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 80039a0:	fa5f fc8c 	uxtb.w	ip, ip
              if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 80039a4:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 80039a8:	d947      	bls.n	8003a3a <RI_SetRegCommandParser+0x5b2>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 80039aa:	200a      	movs	r0, #10
 80039ac:	e5a2      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
            uint8_t regdata8 = *data;
 80039ae:	78bf      	ldrb	r7, [r7, #2]
            if ((uint8_t)STC_TORQUE_MODE == regdata8)
 80039b0:	b1f7      	cbz	r7, 80039f0 <RI_SetRegCommandParser+0x568>
            if ((uint8_t)STC_SPEED_MODE == regdata8)
 80039b2:	2f01      	cmp	r7, #1
 80039b4:	f47f adda 	bne.w	800356c <RI_SetRegCommandParser+0xe4>
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80039b8:	4852      	ldr	r0, [pc, #328]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80039ba:	f7fe fde3 	bl	8002584 <MCI_GetMecSpeedRefUnit>
 80039be:	2200      	movs	r2, #0
 80039c0:	4601      	mov	r1, r0
 80039c2:	4850      	ldr	r0, [pc, #320]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80039c4:	f7fe fcf2 	bl	80023ac <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80039c8:	2000      	movs	r0, #0
 80039ca:	e593      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80039cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80039d0:	494e      	ldr	r1, [pc, #312]	@ (8003b0c <RI_SetRegCommandParser+0x684>)
 80039d2:	484c      	ldr	r0, [pc, #304]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80039d4:	fb81 2103 	smull	r2, r1, r1, r3
 80039d8:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80039dc:	b209      	sxth	r1, r1
 80039de:	2200      	movs	r2, #0
 80039e0:	f7fe fce4 	bl	80023ac <MCI_ExecSpeedRamp>
 80039e4:	e5c2      	b.n	800356c <RI_SetRegCommandParser+0xe4>
      rxLength = (int16_t) (rxLength - size);
 80039e6:	1b09      	subs	r1, r1, r4
      rxData = rxData+size;
 80039e8:	4425      	add	r5, r4
        retVal = MCP_ERROR_RO_REG;
 80039ea:	2004      	movs	r0, #4
      rxLength = (int16_t) (rxLength - size);
 80039ec:	b20c      	sxth	r4, r1
 80039ee:	e581      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80039f0:	4844      	ldr	r0, [pc, #272]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80039f2:	f7fe fe1f 	bl	8002634 <MCI_GetTeref>
 80039f6:	463a      	mov	r2, r7
 80039f8:	4601      	mov	r1, r0
 80039fa:	4842      	ldr	r0, [pc, #264]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 80039fc:	f7fe fce0 	bl	80023c0 <MCI_ExecTorqueRamp>
            if ((uint8_t)STC_SPEED_MODE == regdata8)
 8003a00:	e5b4      	b.n	800356c <RI_SetRegCommandParser+0xe4>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003a02:	6879      	ldr	r1, [r7, #4]
              MCI_SetCurrentReferences(pMCIN, currComp);
 8003a04:	483f      	ldr	r0, [pc, #252]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 8003a06:	9103      	str	r1, [sp, #12]
              MCI_SetCurrentReferences(pMCIN, currComp);
 8003a08:	f7fe fce4 	bl	80023d4 <MCI_SetCurrentReferences>
              break;
 8003a0c:	e5ae      	b.n	800356c <RI_SetRegCommandParser+0xe4>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	493e      	ldr	r1, [pc, #248]	@ (8003b0c <RI_SetRegCommandParser+0x684>)
 8003a12:	893a      	ldrh	r2, [r7, #8]
 8003a14:	fb81 0103 	smull	r0, r1, r1, r3
 8003a18:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8003a1c:	4839      	ldr	r0, [pc, #228]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 8003a1e:	b209      	sxth	r1, r1
 8003a20:	f7fe fcc4 	bl	80023ac <MCI_ExecSpeedRamp>
              break;
 8003a24:	e5a2      	b.n	800356c <RI_SetRegCommandParser+0xe4>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003a26:	2301      	movs	r3, #1
  *size= 1U ; /* /0 is the min String size */
 8003a28:	461c      	mov	r4, r3
 8003a2a:	e5c9      	b.n	80035c0 <RI_SetRegCommandParser+0x138>
      rxLength = (int16_t) (rxLength - size);
 8003a2c:	f1ac 0c03 	sub.w	ip, ip, #3
      rxData = rxData+size;
 8003a30:	1cfd      	adds	r5, r7, #3
      rxLength = (int16_t) (rxLength - size);
 8003a32:	fa0f f48c 	sxth.w	r4, ip
        retVal = MCP_ERROR_RO_REG;
 8003a36:	2004      	movs	r0, #4
 8003a38:	e55c      	b.n	80034f4 <RI_SetRegCommandParser+0x6c>
                for (i = 0; i <nbrOfPhase; i++)
 8003a3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003a3e:	f43f ad95 	beq.w	800356c <RI_SetRegCommandParser+0xe4>
 8003a42:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8003a46:	9401      	str	r4, [sp, #4]
 8003a48:	4691      	mov	r9, r2
 8003a4a:	461c      	mov	r4, r3
                  revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8003a4c:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8003a50:	4b2e      	ldr	r3, [pc, #184]	@ (8003b0c <RI_SetRegCommandParser+0x684>)
 8003a52:	fb83 c200 	smull	ip, r2, r3, r0
 8003a56:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
 8003a5a:	f8ad 200e 	strh.w	r2, [sp, #14]
                revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003a5e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003a62:	f8ad 2010 	strh.w	r2, [sp, #16]
                revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8003a66:	897a      	ldrh	r2, [r7, #10]
 8003a68:	f8ad 200c 	strh.w	r2, [sp, #12]
                  (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 8003a6c:	b2e1      	uxtb	r1, r4
 8003a6e:	4828      	ldr	r0, [pc, #160]	@ (8003b10 <RI_SetRegCommandParser+0x688>)
                for (i = 0; i <nbrOfPhase; i++)
 8003a70:	3708      	adds	r7, #8
                  (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 8003a72:	aa03      	add	r2, sp, #12
 8003a74:	f006 fa46 	bl	8009f04 <RUC_SetPhase>
                for (i = 0; i <nbrOfPhase; i++)
 8003a78:	45b9      	cmp	r9, r7
 8003a7a:	f104 0401 	add.w	r4, r4, #1
 8003a7e:	d1e5      	bne.n	8003a4c <RI_SetRegCommandParser+0x5c4>
 8003a80:	9c01      	ldr	r4, [sp, #4]
 8003a82:	e573      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            DAC_SetChannelConfig(&DAC_Handle , DAC_CH2, regdata16);
 8003a84:	4823      	ldr	r0, [pc, #140]	@ (8003b14 <RI_SetRegCommandParser+0x68c>)
 8003a86:	464a      	mov	r2, r9
 8003a88:	2101      	movs	r1, #1
 8003a8a:	f7fe f8ed 	bl	8001c68 <DAC_SetChannelConfig>
            break;
 8003a8e:	e56d      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            currComp = MCI_GetIqdref(pMCIN);
 8003a90:	481c      	ldr	r0, [pc, #112]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 8003a92:	f7fe fda5 	bl	80025e0 <MCI_GetIqdref>
 8003a96:	9003      	str	r0, [sp, #12]
            currComp.d = (int16_t)regdata16;
 8003a98:	f8ad 900e 	strh.w	r9, [sp, #14]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8003a9c:	9903      	ldr	r1, [sp, #12]
 8003a9e:	4819      	ldr	r0, [pc, #100]	@ (8003b04 <RI_SetRegCommandParser+0x67c>)
 8003aa0:	f7fe fc98 	bl	80023d4 <MCI_SetCurrentReferences>
            break;
 8003aa4:	e562      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003aa6:	4816      	ldr	r0, [pc, #88]	@ (8003b00 <RI_SetRegCommandParser+0x678>)
 8003aa8:	4649      	mov	r1, r9
 8003aaa:	f005 f827 	bl	8008afc <PID_SetKIDivisorPOW2>
            break;
 8003aae:	e55d      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8003ab0:	4b12      	ldr	r3, [pc, #72]	@ (8003afc <RI_SetRegCommandParser+0x674>)
 8003ab2:	4649      	mov	r1, r9
 8003ab4:	6818      	ldr	r0, [r3, #0]
 8003ab6:	f005 f83d 	bl	8008b34 <PID_SetKDDivisorPOW2>
            break;
 8003aba:	e557      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003abc:	aa03      	add	r2, sp, #12
 8003abe:	f10d 010a 	add.w	r1, sp, #10
 8003ac2:	4815      	ldr	r0, [pc, #84]	@ (8003b18 <RI_SetRegCommandParser+0x690>)
 8003ac4:	f006 fe10 	bl	800a6e8 <STO_PLL_GetObserverGains>
            STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 8003ac8:	f9bd 200c 	ldrsh.w	r2, [sp, #12]
 8003acc:	4812      	ldr	r0, [pc, #72]	@ (8003b18 <RI_SetRegCommandParser+0x690>)
 8003ace:	fa0f f189 	sxth.w	r1, r9
 8003ad2:	f006 fe17 	bl	800a704 <STO_PLL_SetObserverGains>
            break;
 8003ad6:	e549      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 8003ad8:	4810      	ldr	r0, [pc, #64]	@ (8003b1c <RI_SetRegCommandParser+0x694>)
 8003ada:	4649      	mov	r1, r9
 8003adc:	f005 f80e 	bl	8008afc <PID_SetKIDivisorPOW2>
            break;
 8003ae0:	e544      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <RI_SetRegCommandParser+0x698>)
 8003ae4:	4649      	mov	r1, r9
 8003ae6:	6818      	ldr	r0, [r3, #0]
 8003ae8:	f005 f808 	bl	8008afc <PID_SetKIDivisorPOW2>
            break;
 8003aec:	e53e      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8003aee:	4b03      	ldr	r3, [pc, #12]	@ (8003afc <RI_SetRegCommandParser+0x674>)
 8003af0:	4649      	mov	r1, r9
 8003af2:	6818      	ldr	r0, [r3, #0]
 8003af4:	f004 fff4 	bl	8008ae0 <PID_SetKPDivisorPOW2>
            break;
 8003af8:	e538      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003afa:	bf00      	nop
 8003afc:	20000008 	.word	0x20000008
 8003b00:	20000440 	.word	0x20000440
 8003b04:	20000a48 	.word	0x20000a48
 8003b08:	20000590 	.word	0x20000590
 8003b0c:	2aaaaaab 	.word	0x2aaaaaab
 8003b10:	2000033c 	.word	0x2000033c
 8003b14:	2000079c 	.word	0x2000079c
 8003b18:	20000144 	.word	0x20000144
 8003b1c:	20000178 	.word	0x20000178
 8003b20:	2000000c 	.word	0x2000000c
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <RI_SetRegCommandParser+0x6e4>)
 8003b26:	fa0f f189 	sxth.w	r1, r9
 8003b2a:	6818      	ldr	r0, [r3, #0]
 8003b2c:	f004 ffca 	bl	8008ac4 <PID_SetKI>
            break;
 8003b30:	e51c      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8003b32:	4b0f      	ldr	r3, [pc, #60]	@ (8003b70 <RI_SetRegCommandParser+0x6e8>)
 8003b34:	fa0f f189 	sxth.w	r1, r9
 8003b38:	6818      	ldr	r0, [r3, #0]
 8003b3a:	f004 fff3 	bl	8008b24 <PID_SetKD>
            break;
 8003b3e:	e515      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 8003b40:	4b0b      	ldr	r3, [pc, #44]	@ (8003b70 <RI_SetRegCommandParser+0x6e8>)
 8003b42:	fa0f f189 	sxth.w	r1, r9
 8003b46:	6818      	ldr	r0, [r3, #0]
 8003b48:	f004 ffba 	bl	8008ac0 <PID_SetKP>
            break;
 8003b4c:	e50e      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 8003b4e:	4809      	ldr	r0, [pc, #36]	@ (8003b74 <RI_SetRegCommandParser+0x6ec>)
 8003b50:	fa0f f189 	sxth.w	r1, r9
 8003b54:	f004 ffb6 	bl	8008ac4 <PID_SetKI>
            break;
 8003b58:	e508      	b.n	800356c <RI_SetRegCommandParser+0xe4>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8003b5a:	4807      	ldr	r0, [pc, #28]	@ (8003b78 <RI_SetRegCommandParser+0x6f0>)
 8003b5c:	fa0f f189 	sxth.w	r1, r9
 8003b60:	f004 ffb0 	bl	8008ac4 <PID_SetKI>
            break;
 8003b64:	e502      	b.n	800356c <RI_SetRegCommandParser+0xe4>
 8003b66:	9800      	ldr	r0, [sp, #0]
 8003b68:	e509      	b.n	800357e <RI_SetRegCommandParser+0xf6>
 8003b6a:	bf00      	nop
 8003b6c:	20000008 	.word	0x20000008
 8003b70:	2000000c 	.word	0x2000000c
 8003b74:	20000178 	.word	0x20000178
 8003b78:	20000440 	.word	0x20000440

08003b7c <RI_GetRegCommandParser>:
{
 8003b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t rxLength = pHandle->rxLength;
 8003b80:	f8b0 900c 	ldrh.w	r9, [r0, #12]
    uint8_t * rxData = pHandle->rxBuffer;
 8003b84:	f8d0 b004 	ldr.w	fp, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8003b88:	6886      	ldr	r6, [r0, #8]
    pHandle->txLength = 0;
 8003b8a:	2300      	movs	r3, #0
{
 8003b8c:	b099      	sub	sp, #100	@ 0x64
    pHandle->txLength = 0;
 8003b8e:	81c3      	strh	r3, [r0, #14]
    while (rxLength > 0U)
 8003b90:	f1b9 0f00 	cmp.w	r9, #0
 8003b94:	f000 83b1 	beq.w	80042fa <RI_GetRegCommandParser+0x77e>
 8003b98:	b20c      	sxth	r4, r1
 8003b9a:	4680      	mov	r8, r0
 8003b9c:	4619      	mov	r1, r3
    uint8_t * rxData = pHandle->rxBuffer;
 8003b9e:	465d      	mov	r5, fp
 8003ba0:	f241 47d0 	movw	r7, #5328	@ 0x14d0
 8003ba4:	4620      	mov	r0, r4
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8003ba6:	f835 3b02 	ldrh.w	r3, [r5], #2
    switch (typeID)
 8003baa:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003bae:	3a08      	subs	r2, #8
    uint16_t regID = dataID & REG_MASK;
 8003bb0:	f023 0307 	bic.w	r3, r3, #7
 8003bb4:	b29b      	uxth	r3, r3
    switch (typeID)
 8003bb6:	2a20      	cmp	r2, #32
 8003bb8:	d812      	bhi.n	8003be0 <RI_GetRegCommandParser+0x64>
 8003bba:	e8df f002 	tbb	[pc, r2]
 8003bbe:	11b5      	.short	0x11b5
 8003bc0:	11111111 	.word	0x11111111
 8003bc4:	116a1111 	.word	0x116a1111
 8003bc8:	11111111 	.word	0x11111111
 8003bcc:	11c31111 	.word	0x11c31111
 8003bd0:	11111111 	.word	0x11111111
 8003bd4:	11311111 	.word	0x11311111
 8003bd8:	11111111 	.word	0x11111111
 8003bdc:	1111      	.short	0x1111
 8003bde:	15          	.byte	0x15
 8003bdf:	00          	.byte	0x00
 8003be0:	2007      	movs	r0, #7
}
 8003be2:	b019      	add	sp, #100	@ 0x64
 8003be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8003be8:	f5b3 7fd4 	cmp.w	r3, #424	@ 0x1a8
 8003bec:	f106 0202 	add.w	r2, r6, #2
        switch (regID)
 8003bf0:	f000 832b 	beq.w	800424a <RI_GetRegCommandParser+0x6ce>
 8003bf4:	f200 80da 	bhi.w	8003dac <RI_GetRegCommandParser+0x230>
 8003bf8:	2ba8      	cmp	r3, #168	@ 0xa8
 8003bfa:	f000 833b 	beq.w	8004274 <RI_GetRegCommandParser+0x6f8>
 8003bfe:	f200 80cb 	bhi.w	8003d98 <RI_GetRegCommandParser+0x21c>
 8003c02:	2b28      	cmp	r3, #40	@ 0x28
 8003c04:	f000 834e 	beq.w	80042a4 <RI_GetRegCommandParser+0x728>
 8003c08:	2b68      	cmp	r3, #104	@ 0x68
 8003c0a:	f040 8099 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003c0e:	233c      	movs	r3, #60	@ 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 8003c10:	283d      	cmp	r0, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003c12:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003c14:	f200 8373 	bhi.w	80042fe <RI_GetRegCommandParser+0x782>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003c18:	2008      	movs	r0, #8
}
 8003c1a:	b019      	add	sp, #100	@ 0x64
 8003c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 8003c20:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c22:	f000 829c 	beq.w	800415e <RI_GetRegCommandParser+0x5e2>
 8003c26:	f200 80de 	bhi.w	8003de6 <RI_GetRegCommandParser+0x26a>
 8003c2a:	2b20      	cmp	r3, #32
 8003c2c:	f000 8280 	beq.w	8004130 <RI_GetRegCommandParser+0x5b4>
 8003c30:	2b60      	cmp	r3, #96	@ 0x60
 8003c32:	f040 8085 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003c36:	4bb6      	ldr	r3, [pc, #728]	@ (8003f10 <RI_GetRegCommandParser+0x394>)
 8003c38:	f993 1000 	ldrsb.w	r1, [r3]
 8003c3c:	2900      	cmp	r1, #0
 8003c3e:	f000 82c6 	beq.w	80041ce <RI_GetRegCommandParser+0x652>
 8003c42:	2801      	cmp	r0, #1
 8003c44:	f340 8272 	ble.w	800412c <RI_GetRegCommandParser+0x5b0>
 8003c48:	469c      	mov	ip, r3
 8003c4a:	4634      	mov	r4, r6
 8003c4c:	f1c6 0201 	rsb	r2, r6, #1
 8003c50:	e002      	b.n	8003c58 <RI_GetRegCommandParser+0xdc>
 8003c52:	4283      	cmp	r3, r0
 8003c54:	f280 826a 	bge.w	800412c <RI_GetRegCommandParser+0x5b0>
    *tempdestString = *tempsrcString;
 8003c58:	f804 1b01 	strb.w	r1, [r4], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003c5c:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
    *size = *size + 1U;
 8003c60:	18a3      	adds	r3, r4, r2
 8003c62:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d1f4      	bne.n	8003c52 <RI_GetRegCommandParser+0xd6>
        txData = txData+size;
 8003c68:	469c      	mov	ip, r3
    *destString = (int8_t)0;
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	7032      	strb	r2, [r6, #0]
        pHandle->txLength += size;
 8003c6e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        if (freeSpace >= 2U)
 8003c72:	b284      	uxth	r4, r0
    while (rxLength > 0U)
 8003c74:	eb0b 0209 	add.w	r2, fp, r9
        freeSpaceS16 = freeSpaceS16-size;
 8003c78:	1ae0      	subs	r0, r4, r3
        pHandle->txLength += size;
 8003c7a:	4419      	add	r1, r3
    while (rxLength > 0U)
 8003c7c:	b2ac      	uxth	r4, r5
 8003c7e:	b293      	uxth	r3, r2
        pHandle->txLength += size;
 8003c80:	b289      	uxth	r1, r1
    while (rxLength > 0U)
 8003c82:	429c      	cmp	r4, r3
        pHandle->txLength += size;
 8003c84:	f8a8 100e 	strh.w	r1, [r8, #14]
        txData = txData+size;
 8003c88:	4466      	add	r6, ip
        freeSpaceS16 = freeSpaceS16-size;
 8003c8a:	b200      	sxth	r0, r0
    while (rxLength > 0U)
 8003c8c:	d18b      	bne.n	8003ba6 <RI_GetRegCommandParser+0x2a>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8003c8e:	2000      	movs	r0, #0
 8003c90:	e7a7      	b.n	8003be2 <RI_GetRegCommandParser+0x66>
        if (freeSpace >= 2U)
 8003c92:	b284      	uxth	r4, r0
 8003c94:	2c01      	cmp	r4, #1
 8003c96:	d9bf      	bls.n	8003c18 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8003c98:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8003c9c:	f000 8351 	beq.w	8004342 <RI_GetRegCommandParser+0x7c6>
 8003ca0:	f200 80ce 	bhi.w	8003e40 <RI_GetRegCommandParser+0x2c4>
 8003ca4:	f5b3 6fb2 	cmp.w	r3, #1424	@ 0x590
 8003ca8:	f000 83e7 	beq.w	800447a <RI_GetRegCommandParser+0x8fe>
 8003cac:	d91f      	bls.n	8003cee <RI_GetRegCommandParser+0x172>
 8003cae:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 8003cb2:	f000 83d6 	beq.w	8004462 <RI_GetRegCommandParser+0x8e6>
 8003cb6:	f240 8153 	bls.w	8003f60 <RI_GetRegCommandParser+0x3e4>
 8003cba:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 8003cbe:	f000 83cb 	beq.w	8004458 <RI_GetRegCommandParser+0x8dc>
 8003cc2:	f240 80e4 	bls.w	8003e8e <RI_GetRegCommandParser+0x312>
 8003cc6:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 8003cca:	f000 83a9 	beq.w	8004420 <RI_GetRegCommandParser+0x8a4>
 8003cce:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 8003cd2:	d135      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8003cd4:	488f      	ldr	r0, [pc, #572]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003cd6:	f7fe fc83 	bl	80025e0 <MCI_GetIqdref>
 8003cda:	900d      	str	r0, [sp, #52]	@ 0x34
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003cdc:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003ce0:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003ce2:	f04f 0c02 	mov.w	ip, #2
 8003ce6:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003cea:	4663      	mov	r3, ip
 8003cec:	e7c2      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003cee:	f5b3 7f24 	cmp.w	r3, #656	@ 0x290
 8003cf2:	f000 83af 	beq.w	8004454 <RI_GetRegCommandParser+0x8d8>
 8003cf6:	f240 80f3 	bls.w	8003ee0 <RI_GetRegCommandParser+0x364>
 8003cfa:	f5b3 7f64 	cmp.w	r3, #912	@ 0x390
 8003cfe:	f000 839a 	beq.w	8004436 <RI_GetRegCommandParser+0x8ba>
 8003d02:	f240 80d7 	bls.w	8003eb4 <RI_GetRegCommandParser+0x338>
 8003d06:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8003d0a:	f000 8387 	beq.w	800441c <RI_GetRegCommandParser+0x8a0>
 8003d0e:	f5b3 6f92 	cmp.w	r3, #1168	@ 0x490
 8003d12:	d115      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 8003d14:	4880      	ldr	r0, [pc, #512]	@ (8003f18 <RI_GetRegCommandParser+0x39c>)
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8003d16:	f004 fed7 	bl	8008ac8 <PID_GetKP>
        pHandle->txLength += size;
 8003d1a:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8003d1e:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003d20:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003d24:	4663      	mov	r3, ip
 8003d26:	e7a5      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
        if (freeSpace > 0U)
 8003d28:	2800      	cmp	r0, #0
 8003d2a:	f43f af75 	beq.w	8003c18 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8003d2e:	2b88      	cmp	r3, #136	@ 0x88
 8003d30:	f000 8237 	beq.w	80041a2 <RI_GetRegCommandParser+0x626>
 8003d34:	2bc8      	cmp	r3, #200	@ 0xc8
 8003d36:	f000 8229 	beq.w	800418c <RI_GetRegCommandParser+0x610>
 8003d3a:	2b48      	cmp	r3, #72	@ 0x48
 8003d3c:	f000 823c 	beq.w	80041b8 <RI_GetRegCommandParser+0x63c>
 8003d40:	2005      	movs	r0, #5
 8003d42:	e74e      	b.n	8003be2 <RI_GetRegCommandParser+0x66>
        if (freeSpace >= 4U)
 8003d44:	b284      	uxth	r4, r0
 8003d46:	2c03      	cmp	r4, #3
 8003d48:	f67f af66 	bls.w	8003c18 <RI_GetRegCommandParser+0x9c>
          switch (regID)
 8003d4c:	2b98      	cmp	r3, #152	@ 0x98
 8003d4e:	f000 82bc 	beq.w	80042ca <RI_GetRegCommandParser+0x74e>
 8003d52:	d90f      	bls.n	8003d74 <RI_GetRegCommandParser+0x1f8>
 8003d54:	2bd8      	cmp	r3, #216	@ 0xd8
 8003d56:	f000 82bc 	beq.w	80042d2 <RI_GetRegCommandParser+0x756>
 8003d5a:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8003d5e:	d1ef      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 8003d60:	486e      	ldr	r0, [pc, #440]	@ (8003f1c <RI_GetRegCommandParser+0x3a0>)
 8003d62:	f006 fcfb 	bl	800a75c <STO_PLL_GetObservedBemfLevel>
        pHandle->txLength += size;
 8003d66:	f04f 0c04 	mov.w	ip, #4
 8003d6a:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
 8003d6e:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003d70:	4663      	mov	r3, ip
 8003d72:	e77f      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003d74:	2b18      	cmp	r3, #24
 8003d76:	f000 82b6 	beq.w	80042e6 <RI_GetRegCommandParser+0x76a>
 8003d7a:	2b58      	cmp	r3, #88	@ 0x58
 8003d7c:	d1e0      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d7e:	4865      	ldr	r0, [pc, #404]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003d80:	f7fe fbf8 	bl	8002574 <MCI_GetAvrgMecSpeedUnit>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d84:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003d88:	0040      	lsls	r0, r0, #1
        pHandle->txLength += size;
 8003d8a:	f04f 0c04 	mov.w	ip, #4
 8003d8e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d92:	6030      	str	r0, [r6, #0]
          *size = 4;
 8003d94:	4663      	mov	r3, ip
 8003d96:	e76d      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003d98:	2be8      	cmp	r3, #232	@ 0xe8
 8003d9a:	d1d1      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003d9c:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 8003d9e:	280f      	cmp	r0, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003da0:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003da2:	f67f af39 	bls.w	8003c18 <RI_GetRegCommandParser+0x9c>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8003da6:	4b5e      	ldr	r3, [pc, #376]	@ (8003f20 <RI_GetRegCommandParser+0x3a4>)
        if (freeSpace >= 2U)
 8003da8:	b284      	uxth	r4, r0
 8003daa:	e26a      	b.n	8004282 <RI_GetRegCommandParser+0x706>
 8003dac:	f5b3 7f0a 	cmp.w	r3, #552	@ 0x228
 8003db0:	f000 8226 	beq.w	8004200 <RI_GetRegCommandParser+0x684>
 8003db4:	f5b3 7f5a 	cmp.w	r3, #872	@ 0x368
 8003db8:	d133      	bne.n	8003e22 <RI_GetRegCommandParser+0x2a6>
            *rawSize = 4;
 8003dba:	2304      	movs	r3, #4
 8003dbc:	8033      	strh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8003dbe:	b284      	uxth	r4, r0
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8003dc0:	4854      	ldr	r0, [pc, #336]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003dc2:	f7fe fc0d 	bl	80025e0 <MCI_GetIqdref>
 8003dc6:	8070      	strh	r0, [r6, #2]
 8003dc8:	9004      	str	r0, [sp, #16]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003dca:	4852      	ldr	r0, [pc, #328]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003dcc:	f7fe fc08 	bl	80025e0 <MCI_GetIqdref>
 8003dd0:	9003      	str	r0, [sp, #12]
 8003dd2:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003dd6:	80b0      	strh	r0, [r6, #4]
        *size = (*rawSize) + 2U;
 8003dd8:	8833      	ldrh	r3, [r6, #0]
        pHandle->txLength += size;
 8003dda:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 8003dde:	3302      	adds	r3, #2
 8003de0:	b29b      	uxth	r3, r3
        txData = txData+size;
 8003de2:	469c      	mov	ip, r3
 8003de4:	e746      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003de6:	2be0      	cmp	r3, #224	@ 0xe0
 8003de8:	d1aa      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
        retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003dea:	4b4e      	ldr	r3, [pc, #312]	@ (8003f24 <RI_GetRegCommandParser+0x3a8>)
 8003dec:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003dee:	f993 1024 	ldrsb.w	r1, [r3, #36]	@ 0x24
 8003df2:	2900      	cmp	r1, #0
 8003df4:	f000 81eb 	beq.w	80041ce <RI_GetRegCommandParser+0x652>
 8003df8:	2801      	cmp	r0, #1
 8003dfa:	f340 8197 	ble.w	800412c <RI_GetRegCommandParser+0x5b0>
 8003dfe:	f103 0c24 	add.w	ip, r3, #36	@ 0x24
 8003e02:	4634      	mov	r4, r6
 8003e04:	f1c6 0201 	rsb	r2, r6, #1
 8003e08:	e002      	b.n	8003e10 <RI_GetRegCommandParser+0x294>
 8003e0a:	4283      	cmp	r3, r0
 8003e0c:	f280 818e 	bge.w	800412c <RI_GetRegCommandParser+0x5b0>
    *tempdestString = *tempsrcString;
 8003e10:	f804 1b01 	strb.w	r1, [r4], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003e14:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
    *size = *size + 1U;
 8003e18:	18a3      	adds	r3, r4, r2
 8003e1a:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003e1c:	2900      	cmp	r1, #0
 8003e1e:	d1f4      	bne.n	8003e0a <RI_GetRegCommandParser+0x28e>
 8003e20:	e722      	b.n	8003c68 <RI_GetRegCommandParser+0xec>
 8003e22:	f5b3 7ff4 	cmp.w	r3, #488	@ 0x1e8
 8003e26:	d18b      	bne.n	8003d40 <RI_GetRegCommandParser+0x1c4>
            *rawSize = 4;
 8003e28:	2304      	movs	r3, #4
 8003e2a:	8033      	strh	r3, [r6, #0]
        if (freeSpace >= 2U)
 8003e2c:	b284      	uxth	r4, r0
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003e2e:	4839      	ldr	r0, [pc, #228]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003e30:	f7fe fb96 	bl	8002560 <MCI_GetLastRampFinalTorque>
 8003e34:	8070      	strh	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003e36:	4837      	ldr	r0, [pc, #220]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003e38:	f7fe fb96 	bl	8002568 <MCI_GetLastRampFinalDuration>
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8003e3c:	80b0      	strh	r0, [r6, #4]
 8003e3e:	e7cb      	b.n	8003dd8 <RI_GetRegCommandParser+0x25c>
 8003e40:	42bb      	cmp	r3, r7
 8003e42:	f000 8334 	beq.w	80044ae <RI_GetRegCommandParser+0x932>
 8003e46:	f240 80cc 	bls.w	8003fe2 <RI_GetRegCommandParser+0x466>
 8003e4a:	f641 02d0 	movw	r2, #6352	@ 0x18d0
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	f000 82d7 	beq.w	8004402 <RI_GetRegCommandParser+0x886>
 8003e54:	f240 8096 	bls.w	8003f84 <RI_GetRegCommandParser+0x408>
 8003e58:	f641 5210 	movw	r2, #7440	@ 0x1d10
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	f000 82c6 	beq.w	80043ee <RI_GetRegCommandParser+0x872>
 8003e62:	f240 80ab 	bls.w	8003fbc <RI_GetRegCommandParser+0x440>
 8003e66:	f641 5250 	movw	r2, #7504	@ 0x1d50
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	f000 82b5 	beq.w	80043da <RI_GetRegCommandParser+0x85e>
 8003e70:	f641 5290 	movw	r2, #7568	@ 0x1d90
 8003e74:	4293      	cmp	r3, r2
 8003e76:	f47f af63 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
        	  *regdata16 = SMO_GetSpeed(&gSMO);
 8003e7a:	482b      	ldr	r0, [pc, #172]	@ (8003f28 <RI_GetRegCommandParser+0x3ac>)
 8003e7c:	f000 ffc2 	bl	8004e04 <SMO_GetSpeed>
        pHandle->txLength += size;
 8003e80:	f04f 0c02 	mov.w	ip, #2
        	  *regdata16 = SMO_GetSpeed(&gSMO);
 8003e84:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003e86:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003e8a:	4663      	mov	r3, ip
 8003e8c:	e6f2      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003e8e:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 8003e92:	f000 829d 	beq.w	80043d0 <RI_GetRegCommandParser+0x854>
 8003e96:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8003e9a:	f47f af51 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003e9e:	481d      	ldr	r0, [pc, #116]	@ (8003f14 <RI_GetRegCommandParser+0x398>)
 8003ea0:	f7fe fb90 	bl	80025c4 <MCI_GetIqd>
        pHandle->txLength += size;
 8003ea4:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003ea8:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003eaa:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8003eae:	9010      	str	r0, [sp, #64]	@ 0x40
          *size = 2;
 8003eb0:	4663      	mov	r3, ip
 8003eb2:	e6df      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003eb4:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8003eb8:	f000 8288 	beq.w	80043cc <RI_GetRegCommandParser+0x850>
 8003ebc:	f5b3 7f54 	cmp.w	r3, #848	@ 0x350
 8003ec0:	d136      	bne.n	8003f30 <RI_GetRegCommandParser+0x3b4>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8003ec2:	f10d 010a 	add.w	r1, sp, #10
 8003ec6:	4815      	ldr	r0, [pc, #84]	@ (8003f1c <RI_GetRegCommandParser+0x3a0>)
 8003ec8:	aa15      	add	r2, sp, #84	@ 0x54
 8003eca:	f006 fc0d 	bl	800a6e8 <STO_PLL_GetObserverGains>
              *regdata16 = hC1;
 8003ece:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8003ed2:	8033      	strh	r3, [r6, #0]
        pHandle->txLength += size;
 8003ed4:	f04f 0c02 	mov.w	ip, #2
 8003ed8:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003edc:	4663      	mov	r3, ip
 8003ede:	e6c9      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003ee0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8003ee4:	f000 826f 	beq.w	80043c6 <RI_GetRegCommandParser+0x84a>
 8003ee8:	d931      	bls.n	8003f4e <RI_GetRegCommandParser+0x3d2>
 8003eea:	f5b3 7fe8 	cmp.w	r3, #464	@ 0x1d0
 8003eee:	f000 8268 	beq.w	80043c2 <RI_GetRegCommandParser+0x846>
 8003ef2:	f5b3 7f04 	cmp.w	r3, #528	@ 0x210
 8003ef6:	f47f af23 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8003efa:	4b0c      	ldr	r3, [pc, #48]	@ (8003f2c <RI_GetRegCommandParser+0x3b0>)
 8003efc:	6818      	ldr	r0, [r3, #0]
 8003efe:	f004 fe13 	bl	8008b28 <PID_GetKD>
        pHandle->txLength += size;
 8003f02:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8003f06:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003f08:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003f0c:	4663      	mov	r3, ip
 8003f0e:	e6b1      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003f10:	0800ac7c 	.word	0x0800ac7c
 8003f14:	20000a48 	.word	0x20000a48
 8003f18:	20000178 	.word	0x20000178
 8003f1c:	20000144 	.word	0x20000144
 8003f20:	20000588 	.word	0x20000588
 8003f24:	20000584 	.word	0x20000584
 8003f28:	200007a8 	.word	0x200007a8
 8003f2c:	2000000c 	.word	0x2000000c
 8003f30:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 8003f34:	f47f af04 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003f38:	4ba7      	ldr	r3, [pc, #668]	@ (80041d8 <RI_GetRegCommandParser+0x65c>)
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003f3a:	6818      	ldr	r0, [r3, #0]
 8003f3c:	f004 fdc8 	bl	8008ad0 <PID_GetKI>
        pHandle->txLength += size;
 8003f40:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003f44:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003f46:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003f4a:	4663      	mov	r3, ip
 8003f4c:	e692      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003f4e:	2bd0      	cmp	r3, #208	@ 0xd0
 8003f50:	f000 8221 	beq.w	8004396 <RI_GetRegCommandParser+0x81a>
 8003f54:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8003f58:	f040 80c8 	bne.w	80040ec <RI_GetRegCommandParser+0x570>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 8003f5c:	489f      	ldr	r0, [pc, #636]	@ (80041dc <RI_GetRegCommandParser+0x660>)
 8003f5e:	e7ce      	b.n	8003efe <RI_GetRegCommandParser+0x382>
 8003f60:	f5b3 6fd2 	cmp.w	r3, #1680	@ 0x690
 8003f64:	f000 822a 	beq.w	80043bc <RI_GetRegCommandParser+0x840>
 8003f68:	d97b      	bls.n	8004062 <RI_GetRegCommandParser+0x4e6>
 8003f6a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003f6e:	f000 821a 	beq.w	80043a6 <RI_GetRegCommandParser+0x82a>
 8003f72:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8003f76:	f47f aee3 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003f7a:	4899      	ldr	r0, [pc, #612]	@ (80041e0 <RI_GetRegCommandParser+0x664>)
 8003f7c:	f7fe fb06 	bl	800258c <MCI_GetIab>
 8003f80:	9013      	str	r0, [sp, #76]	@ 0x4c
 8003f82:	e6ab      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
 8003f84:	f241 52d0 	movw	r2, #5584	@ 0x15d0
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	f000 8209 	beq.w	80043a0 <RI_GetRegCommandParser+0x824>
 8003f8e:	f240 80b2 	bls.w	80040f6 <RI_GetRegCommandParser+0x57a>
 8003f92:	f241 6210 	movw	r2, #5648	@ 0x1610
 8003f96:	4293      	cmp	r3, r2
 8003f98:	f000 81ff 	beq.w	800439a <RI_GetRegCommandParser+0x81e>
 8003f9c:	f241 6250 	movw	r2, #5712	@ 0x1650
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	f47f aecd 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8003fa6:	4b8f      	ldr	r3, [pc, #572]	@ (80041e4 <RI_GetRegCommandParser+0x668>)
 8003fa8:	6818      	ldr	r0, [r3, #0]
 8003faa:	f004 fdc1 	bl	8008b30 <PID_GetKDDivisorPOW2>
        pHandle->txLength += size;
 8003fae:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 8003fb2:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003fb4:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003fb8:	4663      	mov	r3, ip
 8003fba:	e65b      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003fbc:	f641 1210 	movw	r2, #6416	@ 0x1910
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	f000 826a 	beq.w	800449a <RI_GetRegCommandParser+0x91e>
 8003fc6:	f641 42d0 	movw	r2, #7376	@ 0x1cd0
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	f47f aeb8 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
        	  *regdata16 =  GetCurrSensoredSpeed();
 8003fd0:	f7fe fbee 	bl	80027b0 <GetCurrSensoredSpeed>
        pHandle->txLength += size;
 8003fd4:	f04f 0c02 	mov.w	ip, #2
        	  *regdata16 =  GetCurrSensoredSpeed();
 8003fd8:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8003fda:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8003fde:	4663      	mov	r3, ip
 8003fe0:	e648      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8003fe2:	f5b3 6f41 	cmp.w	r3, #3088	@ 0xc10
 8003fe6:	f000 8253 	beq.w	8004490 <RI_GetRegCommandParser+0x914>
 8003fea:	d922      	bls.n	8004032 <RI_GetRegCommandParser+0x4b6>
 8003fec:	f5b3 6f69 	cmp.w	r3, #3728	@ 0xe90
 8003ff0:	d01b      	beq.n	800402a <RI_GetRegCommandParser+0x4ae>
 8003ff2:	d913      	bls.n	800401c <RI_GetRegCommandParser+0x4a0>
 8003ff4:	f241 4250 	movw	r2, #5200	@ 0x1450
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	f000 825a 	beq.w	80044b2 <RI_GetRegCommandParser+0x936>
 8003ffe:	f241 4290 	movw	r2, #5264	@ 0x1490
 8004002:	4293      	cmp	r3, r2
 8004004:	f47f ae9c 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8004008:	4874      	ldr	r0, [pc, #464]	@ (80041dc <RI_GetRegCommandParser+0x660>)
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 800400a:	f004 fd71 	bl	8008af0 <PID_GetKIDivisorPOW2>
        pHandle->txLength += size;
 800400e:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8004012:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004014:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8004018:	4663      	mov	r3, ip
 800401a:	e62b      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 800401c:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 8004020:	f000 823d 	beq.w	800449e <RI_GetRegCommandParser+0x922>
 8004024:	f5b3 6f65 	cmp.w	r3, #3664	@ 0xe50
 8004028:	d148      	bne.n	80040bc <RI_GetRegCommandParser+0x540>
 800402a:	f04f 0c02 	mov.w	ip, #2
 800402e:	4663      	mov	r3, ip
 8004030:	e620      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8004032:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 8004036:	f000 81a4 	beq.w	8004382 <RI_GetRegCommandParser+0x806>
 800403a:	d924      	bls.n	8004086 <RI_GetRegCommandParser+0x50a>
 800403c:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 8004040:	f000 8195 	beq.w	800436e <RI_GetRegCommandParser+0x7f2>
 8004044:	f5b3 6f3d 	cmp.w	r3, #3024	@ 0xbd0
 8004048:	f47f ae7a 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 800404c:	4866      	ldr	r0, [pc, #408]	@ (80041e8 <RI_GetRegCommandParser+0x66c>)
 800404e:	f006 fb39 	bl	800a6c4 <STO_PLL_GetEstimatedCurrent>
        pHandle->txLength += size;
 8004052:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 8004056:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004058:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 800405c:	9008      	str	r0, [sp, #32]
          *size = 2;
 800405e:	4663      	mov	r3, ip
 8004060:	e608      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8004062:	f5b3 6fc2 	cmp.w	r3, #1552	@ 0x610
 8004066:	f000 8177 	beq.w	8004358 <RI_GetRegCommandParser+0x7dc>
 800406a:	f5b3 6fca 	cmp.w	r3, #1616	@ 0x650
 800406e:	d116      	bne.n	800409e <RI_GetRegCommandParser+0x522>
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH1);
 8004070:	485e      	ldr	r0, [pc, #376]	@ (80041ec <RI_GetRegCommandParser+0x670>)
 8004072:	2100      	movs	r1, #0
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 8004074:	f7fd fe02 	bl	8001c7c <DAC_GetChannelConfig>
        pHandle->txLength += size;
 8004078:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 800407c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800407e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8004082:	4663      	mov	r3, ip
 8004084:	e5f6      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 8004086:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 800408a:	f000 81bc 	beq.w	8004406 <RI_GetRegCommandParser+0x88a>
 800408e:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 8004092:	d122      	bne.n	80040da <RI_GetRegCommandParser+0x55e>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8004094:	4852      	ldr	r0, [pc, #328]	@ (80041e0 <RI_GetRegCommandParser+0x664>)
 8004096:	f7fe fabf 	bl	8002618 <MCI_GetValphabeta>
 800409a:	9009      	str	r0, [sp, #36]	@ 0x24
 800409c:	e61e      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
 800409e:	f5b3 6fba 	cmp.w	r3, #1488	@ 0x5d0
 80040a2:	f47f ae4d 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 80040a6:	4b52      	ldr	r3, [pc, #328]	@ (80041f0 <RI_GetRegCommandParser+0x674>)
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	f004 fcef 	bl	8008a8c <NTC_GetAvTemp_C>
        pHandle->txLength += size;
 80040ae:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 80040b2:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80040b4:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 80040b8:	4663      	mov	r3, ip
 80040ba:	e5db      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 80040bc:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 80040c0:	f47f ae3e 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80040c4:	4848      	ldr	r0, [pc, #288]	@ (80041e8 <RI_GetRegCommandParser+0x66c>)
 80040c6:	f006 faf1 	bl	800a6ac <STO_PLL_GetEstimatedBemf>
        pHandle->txLength += size;
 80040ca:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80040ce:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80040d0:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 80040d4:	9006      	str	r0, [sp, #24]
          *size = 2;
 80040d6:	4663      	mov	r3, ip
 80040d8:	e5cc      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
 80040da:	f5b3 6f21 	cmp.w	r3, #2576	@ 0xa10
 80040de:	f47f ae2f 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 80040e2:	483f      	ldr	r0, [pc, #252]	@ (80041e0 <RI_GetRegCommandParser+0x664>)
 80040e4:	f7fe fa8a 	bl	80025fc <MCI_GetVqd>
 80040e8:	900b      	str	r0, [sp, #44]	@ 0x2c
 80040ea:	e5f7      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
 80040ec:	2b90      	cmp	r3, #144	@ 0x90
 80040ee:	f47f ae27 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 80040f2:	483a      	ldr	r0, [pc, #232]	@ (80041dc <RI_GetRegCommandParser+0x660>)
 80040f4:	e60f      	b.n	8003d16 <RI_GetRegCommandParser+0x19a>
 80040f6:	f241 5250 	movw	r2, #5456	@ 0x1550
 80040fa:	4293      	cmp	r3, r2
 80040fc:	f000 81d4 	beq.w	80044a8 <RI_GetRegCommandParser+0x92c>
 8004100:	f241 5290 	movw	r2, #5520	@ 0x1590
 8004104:	4293      	cmp	r3, r2
 8004106:	d101      	bne.n	800410c <RI_GetRegCommandParser+0x590>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8004108:	4b33      	ldr	r3, [pc, #204]	@ (80041d8 <RI_GetRegCommandParser+0x65c>)
 800410a:	e74d      	b.n	8003fa8 <RI_GetRegCommandParser+0x42c>
 800410c:	f241 5210 	movw	r2, #5392	@ 0x1510
 8004110:	4293      	cmp	r3, r2
 8004112:	f47f ae15 	bne.w	8003d40 <RI_GetRegCommandParser+0x1c4>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8004116:	4b30      	ldr	r3, [pc, #192]	@ (80041d8 <RI_GetRegCommandParser+0x65c>)
 8004118:	6818      	ldr	r0, [r3, #0]
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 800411a:	f004 fcdf 	bl	8008adc <PID_GetKPDivisorPOW2>
        pHandle->txLength += size;
 800411e:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8004122:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004124:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8004128:	4663      	mov	r3, ip
 800412a:	e5a3      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800412c:	2006      	movs	r0, #6
 800412e:	e558      	b.n	8003be2 <RI_GetRegCommandParser+0x66>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004130:	4b30      	ldr	r3, [pc, #192]	@ (80041f4 <RI_GetRegCommandParser+0x678>)
 8004132:	f993 1000 	ldrsb.w	r1, [r3]
 8004136:	2900      	cmp	r1, #0
 8004138:	d049      	beq.n	80041ce <RI_GetRegCommandParser+0x652>
 800413a:	2801      	cmp	r0, #1
 800413c:	ddf6      	ble.n	800412c <RI_GetRegCommandParser+0x5b0>
 800413e:	469c      	mov	ip, r3
 8004140:	4634      	mov	r4, r6
 8004142:	f1c6 0201 	rsb	r2, r6, #1
 8004146:	e001      	b.n	800414c <RI_GetRegCommandParser+0x5d0>
 8004148:	4283      	cmp	r3, r0
 800414a:	daef      	bge.n	800412c <RI_GetRegCommandParser+0x5b0>
    *tempdestString = *tempsrcString;
 800414c:	f804 1b01 	strb.w	r1, [r4], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004150:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
    *size = *size + 1U;
 8004154:	18a3      	adds	r3, r4, r2
 8004156:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004158:	2900      	cmp	r1, #0
 800415a:	d1f5      	bne.n	8004148 <RI_GetRegCommandParser+0x5cc>
 800415c:	e584      	b.n	8003c68 <RI_GetRegCommandParser+0xec>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 800415e:	4b26      	ldr	r3, [pc, #152]	@ (80041f8 <RI_GetRegCommandParser+0x67c>)
 8004160:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004162:	f993 1000 	ldrsb.w	r1, [r3]
 8004166:	b391      	cbz	r1, 80041ce <RI_GetRegCommandParser+0x652>
 8004168:	2801      	cmp	r0, #1
 800416a:	dddf      	ble.n	800412c <RI_GetRegCommandParser+0x5b0>
 800416c:	469c      	mov	ip, r3
 800416e:	4634      	mov	r4, r6
 8004170:	f1c6 0201 	rsb	r2, r6, #1
 8004174:	e001      	b.n	800417a <RI_GetRegCommandParser+0x5fe>
 8004176:	4283      	cmp	r3, r0
 8004178:	dad8      	bge.n	800412c <RI_GetRegCommandParser+0x5b0>
    *tempdestString = *tempsrcString;
 800417a:	f804 1b01 	strb.w	r1, [r4], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800417e:	f91c 1f01 	ldrsb.w	r1, [ip, #1]!
    *size = *size + 1U;
 8004182:	18a3      	adds	r3, r4, r2
 8004184:	b29b      	uxth	r3, r3
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004186:	2900      	cmp	r1, #0
 8004188:	d1f5      	bne.n	8004176 <RI_GetRegCommandParser+0x5fa>
 800418a:	e56d      	b.n	8003c68 <RI_GetRegCommandParser+0xec>
        if (freeSpace >= 2U)
 800418c:	b284      	uxth	r4, r0
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 800418e:	481b      	ldr	r0, [pc, #108]	@ (80041fc <RI_GetRegCommandParser+0x680>)
 8004190:	f005 fec6 	bl	8009f20 <RUC_GetNumberOfPhases>
        if (freeSpace >= 2U)
 8004194:	f04f 0c01 	mov.w	ip, #1
              *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpControl[motorID]) : 0U;
 8004198:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 800419a:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 800419e:	4663      	mov	r3, ip
 80041a0:	e568      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
        if (freeSpace >= 2U)
 80041a2:	b284      	uxth	r4, r0
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80041a4:	480e      	ldr	r0, [pc, #56]	@ (80041e0 <RI_GetRegCommandParser+0x664>)
 80041a6:	f7fe f9b3 	bl	8002510 <MCI_GetControlMode>
        if (freeSpace >= 2U)
 80041aa:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80041ae:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 80041b0:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 80041b4:	4663      	mov	r3, ip
 80041b6:	e55d      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
        if (freeSpace >= 2U)
 80041b8:	b284      	uxth	r4, r0
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 80041ba:	4809      	ldr	r0, [pc, #36]	@ (80041e0 <RI_GetRegCommandParser+0x664>)
 80041bc:	f7fe f958 	bl	8002470 <MCI_GetSTMState>
        if (freeSpace >= 2U)
 80041c0:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 80041c4:	7030      	strb	r0, [r6, #0]
        pHandle->txLength += size;
 80041c6:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 1;
 80041ca:	4663      	mov	r3, ip
 80041cc:	e552      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 80041ce:	f04f 0c01 	mov.w	ip, #1
  *size= 1U ; /* /0 is the min String size */
 80041d2:	4663      	mov	r3, ip
 80041d4:	e549      	b.n	8003c6a <RI_GetRegCommandParser+0xee>
 80041d6:	bf00      	nop
 80041d8:	20000008 	.word	0x20000008
 80041dc:	20000440 	.word	0x20000440
 80041e0:	20000a48 	.word	0x20000a48
 80041e4:	2000000c 	.word	0x2000000c
 80041e8:	20000144 	.word	0x20000144
 80041ec:	2000079c 	.word	0x2000079c
 80041f0:	20000004 	.word	0x20000004
 80041f4:	0800ac50 	.word	0x0800ac50
 80041f8:	2000058c 	.word	0x2000058c
 80041fc:	2000033c 	.word	0x2000033c
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8004200:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > freeSpace)
 8004202:	2829      	cmp	r0, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8004204:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8004206:	f67f ad07 	bls.w	8003c18 <RI_GetRegCommandParser+0x9c>
 800420a:	f04f 0a00 	mov.w	sl, #0
 800420e:	9501      	str	r5, [sp, #4]
 8004210:	4634      	mov	r4, r6
 8004212:	4655      	mov	r5, sl
 8004214:	4682      	mov	sl, r0
                (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
 8004216:	b2e9      	uxtb	r1, r5
 8004218:	aa15      	add	r2, sp, #84	@ 0x54
 800421a:	48a7      	ldr	r0, [pc, #668]	@ (80044b8 <RI_GetRegCommandParser+0x93c>)
 800421c:	f005 fe84 	bl	8009f28 <RUC_GetPhase>
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8004220:	f9bd 2056 	ldrsh.w	r2, [sp, #86]	@ 0x56
 8004224:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004228:	0052      	lsls	r2, r2, #1
 800422a:	f8c4 2002 	str.w	r2, [r4, #2]
                *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 800422e:	f8bd 2058 	ldrh.w	r2, [sp, #88]	@ 0x58
 8004232:	80e2      	strh	r2, [r4, #6]
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 8004234:	3501      	adds	r5, #1
                *durationms  = revUpPhase.hDurationms;
 8004236:	f8bd 2054 	ldrh.w	r2, [sp, #84]	@ 0x54
 800423a:	f824 2f08 	strh.w	r2, [r4, #8]!
              for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
 800423e:	2d05      	cmp	r5, #5
 8004240:	d1e9      	bne.n	8004216 <RI_GetRegCommandParser+0x69a>
        if (freeSpace >= 2U)
 8004242:	9d01      	ldr	r5, [sp, #4]
 8004244:	fa1f f48a 	uxth.w	r4, sl
 8004248:	e5c6      	b.n	8003dd8 <RI_GetRegCommandParser+0x25c>
 800424a:	b284      	uxth	r4, r0
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 800424c:	489b      	ldr	r0, [pc, #620]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 800424e:	f7fe f983 	bl	8002558 <MCI_GetLastRampFinalSpeed>
 8004252:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004256:	0040      	lsls	r0, r0, #1
 8004258:	f8c6 0002 	str.w	r0, [r6, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 800425c:	4897      	ldr	r0, [pc, #604]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 800425e:	f7fe f983 	bl	8002568 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8004262:	2306      	movs	r3, #6
 8004264:	8033      	strh	r3, [r6, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8004266:	80f0      	strh	r0, [r6, #6]
        if (freeSpace >= 2U)
 8004268:	f04f 0c08 	mov.w	ip, #8
        pHandle->txLength += size;
 800426c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 8004270:	4663      	mov	r3, ip
 8004272:	e4ff      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8004274:	230e      	movs	r3, #14
        if ((*rawSize) +2  > freeSpace)
 8004276:	280f      	cmp	r0, #15
        *rawSize = sizeof(ApplicationConfig_reg_t);
 8004278:	8033      	strh	r3, [r6, #0]
        if ((*rawSize) +2  > freeSpace)
 800427a:	f77f accd 	ble.w	8003c18 <RI_GetRegCommandParser+0x9c>
          memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 800427e:	4b90      	ldr	r3, [pc, #576]	@ (80044c0 <RI_GetRegCommandParser+0x944>)
        if (freeSpace >= 2U)
 8004280:	b284      	uxth	r4, r0
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6859      	ldr	r1, [r3, #4]
 8004286:	6818      	ldr	r0, [r3, #0]
 8004288:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800428c:	f8c2 e008 	str.w	lr, [r2, #8]
 8004290:	6010      	str	r0, [r2, #0]
 8004292:	6051      	str	r1, [r2, #4]
 8004294:	899b      	ldrh	r3, [r3, #12]
 8004296:	8193      	strh	r3, [r2, #12]
        if (freeSpace >= 2U)
 8004298:	f04f 0c10 	mov.w	ip, #16
        pHandle->txLength += size;
 800429c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 80042a0:	4663      	mov	r3, ip
 80042a2:	e4e7      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80042a4:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 80042a6:	280b      	cmp	r0, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 80042a8:	8033      	strh	r3, [r6, #0]
            if (((*rawSize) + 2U) > freeSpace)
 80042aa:	f67f acb5 	bls.w	8003c18 <RI_GetRegCommandParser+0x9c>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80042ae:	4b85      	ldr	r3, [pc, #532]	@ (80044c4 <RI_GetRegCommandParser+0x948>)
 80042b0:	6819      	ldr	r1, [r3, #0]
 80042b2:	6011      	str	r1, [r2, #0]
 80042b4:	6859      	ldr	r1, [r3, #4]
 80042b6:	891b      	ldrh	r3, [r3, #8]
 80042b8:	8113      	strh	r3, [r2, #8]
        if (freeSpace >= 2U)
 80042ba:	f04f 0c0c 	mov.w	ip, #12
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80042be:	6051      	str	r1, [r2, #4]
        pHandle->txLength += size;
 80042c0:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        if (freeSpace >= 2U)
 80042c4:	b284      	uxth	r4, r0
        *size = (*rawSize) + 2U;
 80042c6:	4663      	mov	r3, ip
 80042c8:	e4d4      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 80042ca:	487c      	ldr	r0, [pc, #496]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 80042cc:	f7fe f95a 	bl	8002584 <MCI_GetMecSpeedRefUnit>
 80042d0:	e558      	b.n	8003d84 <RI_GetRegCommandParser+0x208>
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 80042d2:	487d      	ldr	r0, [pc, #500]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 80042d4:	f006 fa3e 	bl	800a754 <STO_PLL_GetEstimatedBemfLevel>
        pHandle->txLength += size;
 80042d8:	f04f 0c04 	mov.w	ip, #4
 80042dc:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
 80042e0:	6030      	str	r0, [r6, #0]
          *size = 4;
 80042e2:	4663      	mov	r3, ip
 80042e4:	e4c6      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80042e6:	4875      	ldr	r0, [pc, #468]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 80042e8:	f7fe f90c 	bl	8002504 <MCI_GetFaultState>
        pHandle->txLength += size;
 80042ec:	f04f 0c04 	mov.w	ip, #4
 80042f0:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdataU32 = MCI_GetFaultState(pMCIN);
 80042f4:	6030      	str	r0, [r6, #0]
          *size = 4;
 80042f6:	4663      	mov	r3, ip
 80042f8:	e4bc      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
  uint8_t retVal = MCP_CMD_NOK;
 80042fa:	2001      	movs	r0, #1
 80042fc:	e471      	b.n	8003be2 <RI_GetRegCommandParser+0x66>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 80042fe:	4b73      	ldr	r3, [pc, #460]	@ (80044cc <RI_GetRegCommandParser+0x950>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f103 0a30 	add.w	sl, r3, #48	@ 0x30
 8004306:	f8d3 c000 	ldr.w	ip, [r3]
 800430a:	685c      	ldr	r4, [r3, #4]
 800430c:	6899      	ldr	r1, [r3, #8]
 800430e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8004312:	f8c2 e00c 	str.w	lr, [r2, #12]
 8004316:	3310      	adds	r3, #16
 8004318:	4553      	cmp	r3, sl
 800431a:	f8c2 c000 	str.w	ip, [r2]
 800431e:	6054      	str	r4, [r2, #4]
 8004320:	6091      	str	r1, [r2, #8]
 8004322:	f102 0210 	add.w	r2, r2, #16
 8004326:	d1ee      	bne.n	8004306 <RI_GetRegCommandParser+0x78a>
 8004328:	6859      	ldr	r1, [r3, #4]
        if (freeSpace >= 2U)
 800432a:	b284      	uxth	r4, r0
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800432c:	6818      	ldr	r0, [r3, #0]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	6093      	str	r3, [r2, #8]
 8004332:	6010      	str	r0, [r2, #0]
 8004334:	6051      	str	r1, [r2, #4]
        if (freeSpace >= 2U)
 8004336:	f04f 0c3e 	mov.w	ip, #62	@ 0x3e
        pHandle->txLength += size;
 800433a:	f8b8 100e 	ldrh.w	r1, [r8, #14]
        *size = (*rawSize) + 2U;
 800433e:	4663      	mov	r3, ip
 8004340:	e498      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004342:	485e      	ldr	r0, [pc, #376]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 8004344:	f7fe f95a 	bl	80025fc <MCI_GetVqd>
        pHandle->txLength += size;
 8004348:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetVqd(pMCIN).q;
 800434c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800434e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004352:	900c      	str	r0, [sp, #48]	@ 0x30
          *size = 2;
 8004354:	4663      	mov	r3, ip
 8004356:	e48d      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8004358:	4b5d      	ldr	r3, [pc, #372]	@ (80044d0 <RI_GetRegCommandParser+0x954>)
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	f004 fb52 	bl	8008a04 <MPM_GetAvrgElMotorPowerW>
        pHandle->txLength += size;
 8004360:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MPM_GetAvrgElMotorPowerW((MotorPowMeas_Handle_t *)pMPM[motorID]); //cstat !MISRAC2012-Rule-11.3
 8004364:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004366:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 800436a:	4663      	mov	r3, ip
 800436c:	e482      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 800436e:	4856      	ldr	r0, [pc, #344]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 8004370:	f005 fe2c 	bl	8009fcc <SPD_GetS16Speed>
        pHandle->txLength += size;
 8004374:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8004378:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800437a:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 800437e:	4663      	mov	r3, ip
 8004380:	e478      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 8004382:	4851      	ldr	r0, [pc, #324]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 8004384:	f005 fde0 	bl	8009f48 <SPD_GetElAngle>
        pHandle->txLength += size;
 8004388:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 800438c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800438e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8004392:	4663      	mov	r3, ip
 8004394:	e46e      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8004396:	484f      	ldr	r0, [pc, #316]	@ (80044d4 <RI_GetRegCommandParser+0x958>)
 8004398:	e5d0      	b.n	8003f3c <RI_GetRegCommandParser+0x3c0>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 800439a:	4b4f      	ldr	r3, [pc, #316]	@ (80044d8 <RI_GetRegCommandParser+0x95c>)
 800439c:	6818      	ldr	r0, [r3, #0]
 800439e:	e634      	b.n	800400a <RI_GetRegCommandParser+0x48e>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 80043a0:	4b4d      	ldr	r3, [pc, #308]	@ (80044d8 <RI_GetRegCommandParser+0x95c>)
 80043a2:	6818      	ldr	r0, [r3, #0]
 80043a4:	e6b9      	b.n	800411a <RI_GetRegCommandParser+0x59e>
              *regdata16 = MCI_GetIab(pMCIN).a;
 80043a6:	4845      	ldr	r0, [pc, #276]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 80043a8:	f7fe f8f0 	bl	800258c <MCI_GetIab>
        pHandle->txLength += size;
 80043ac:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIab(pMCIN).a;
 80043b0:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80043b2:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIab(pMCIN).a;
 80043b6:	9014      	str	r0, [sp, #80]	@ 0x50
          *size = 2;
 80043b8:	4663      	mov	r3, ip
 80043ba:	e45b      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = (int16_t)DAC_GetChannelConfig(&DAC_Handle , DAC_CH2);
 80043bc:	4847      	ldr	r0, [pc, #284]	@ (80044dc <RI_GetRegCommandParser+0x960>)
 80043be:	2101      	movs	r1, #1
 80043c0:	e658      	b.n	8004074 <RI_GetRegCommandParser+0x4f8>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 80043c2:	4b45      	ldr	r3, [pc, #276]	@ (80044d8 <RI_GetRegCommandParser+0x95c>)
 80043c4:	e5b9      	b.n	8003f3a <RI_GetRegCommandParser+0x3be>
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 80043c6:	4b44      	ldr	r3, [pc, #272]	@ (80044d8 <RI_GetRegCommandParser+0x95c>)
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	e4a4      	b.n	8003d16 <RI_GetRegCommandParser+0x19a>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 80043cc:	4b44      	ldr	r3, [pc, #272]	@ (80044e0 <RI_GetRegCommandParser+0x964>)
 80043ce:	e595      	b.n	8003efc <RI_GetRegCommandParser+0x380>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 80043d0:	483a      	ldr	r0, [pc, #232]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 80043d2:	f7fe f8e9 	bl	80025a8 <MCI_GetIalphabeta>
 80043d6:	9011      	str	r0, [sp, #68]	@ 0x44
 80043d8:	e480      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
        	  *regdata16 = GetGALESpeed(&gGALE);
 80043da:	4842      	ldr	r0, [pc, #264]	@ (80044e4 <RI_GetRegCommandParser+0x968>)
 80043dc:	f7fc fe4e 	bl	800107c <GetGALESpeed>
        pHandle->txLength += size;
 80043e0:	f04f 0c02 	mov.w	ip, #2
        	  *regdata16 = GetGALESpeed(&gGALE);
 80043e4:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80043e6:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 80043ea:	4663      	mov	r3, ip
 80043ec:	e442      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
        	  *regdata16 = kf_GetFilteredSpeedInt16(&gSpeedFilter);
 80043ee:	483e      	ldr	r0, [pc, #248]	@ (80044e8 <RI_GetRegCommandParser+0x96c>)
 80043f0:	f7fd ff1c 	bl	800222c <kf_GetFilteredSpeedInt16>
        pHandle->txLength += size;
 80043f4:	f04f 0c02 	mov.w	ip, #2
        	  *regdata16 = kf_GetFilteredSpeedInt16(&gSpeedFilter);
 80043f8:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 80043fa:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 80043fe:	4663      	mov	r3, ip
 8004400:	e438      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 8004402:	483a      	ldr	r0, [pc, #232]	@ (80044ec <RI_GetRegCommandParser+0x970>)
 8004404:	e601      	b.n	800400a <RI_GetRegCommandParser+0x48e>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004406:	482d      	ldr	r0, [pc, #180]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 8004408:	f7fe f906 	bl	8002618 <MCI_GetValphabeta>
        pHandle->txLength += size;
 800440c:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004410:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004412:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004416:	900a      	str	r0, [sp, #40]	@ 0x28
          *size = 2;
 8004418:	4663      	mov	r3, ip
 800441a:	e42b      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 800441c:	4833      	ldr	r0, [pc, #204]	@ (80044ec <RI_GetRegCommandParser+0x970>)
 800441e:	e58d      	b.n	8003f3c <RI_GetRegCommandParser+0x3c0>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004420:	4826      	ldr	r0, [pc, #152]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 8004422:	f7fe f8dd 	bl	80025e0 <MCI_GetIqdref>
        pHandle->txLength += size;
 8004426:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 800442a:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800442c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004430:	900e      	str	r0, [sp, #56]	@ 0x38
          *size = 2;
 8004432:	4663      	mov	r3, ip
 8004434:	e41e      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 8004436:	f10d 010a 	add.w	r1, sp, #10
 800443a:	4823      	ldr	r0, [pc, #140]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 800443c:	aa15      	add	r2, sp, #84	@ 0x54
 800443e:	f006 f953 	bl	800a6e8 <STO_PLL_GetObserverGains>
              *regdata16 = hC2;
 8004442:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	@ 0x54
 8004446:	8033      	strh	r3, [r6, #0]
        pHandle->txLength += size;
 8004448:	f04f 0c02 	mov.w	ip, #2
 800444c:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 8004450:	4663      	mov	r3, ip
 8004452:	e40f      	b.n	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 8004454:	4b22      	ldr	r3, [pc, #136]	@ (80044e0 <RI_GetRegCommandParser+0x964>)
 8004456:	e7b7      	b.n	80043c8 <RI_GetRegCommandParser+0x84c>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8004458:	4818      	ldr	r0, [pc, #96]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 800445a:	f7fe f8b3 	bl	80025c4 <MCI_GetIqd>
 800445e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004460:	e43c      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004462:	4816      	ldr	r0, [pc, #88]	@ (80044bc <RI_GetRegCommandParser+0x940>)
 8004464:	f7fe f8a0 	bl	80025a8 <MCI_GetIalphabeta>
        pHandle->txLength += size;
 8004468:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800446c:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 800446e:	f8b8 100e 	ldrh.w	r1, [r8, #14]
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004472:	9012      	str	r0, [sp, #72]	@ 0x48
          *size = 2;
 8004474:	4663      	mov	r3, ip
 8004476:	f7ff bbfd 	b.w	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 800447a:	481d      	ldr	r0, [pc, #116]	@ (80044f0 <RI_GetRegCommandParser+0x974>)
 800447c:	f004 f810 	bl	80084a0 <VBS_GetAvBusVoltage_V>
        pHandle->txLength += size;
 8004480:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8004484:	8030      	strh	r0, [r6, #0]
        pHandle->txLength += size;
 8004486:	f8b8 100e 	ldrh.w	r1, [r8, #14]
          *size = 2;
 800448a:	4663      	mov	r3, ip
 800448c:	f7ff bbf2 	b.w	8003c74 <RI_GetRegCommandParser+0xf8>
              *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 8004490:	480d      	ldr	r0, [pc, #52]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 8004492:	f006 f917 	bl	800a6c4 <STO_PLL_GetEstimatedCurrent>
 8004496:	9007      	str	r0, [sp, #28]
 8004498:	e420      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
              *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
 800449a:	4814      	ldr	r0, [pc, #80]	@ (80044ec <RI_GetRegCommandParser+0x970>)
 800449c:	e63d      	b.n	800411a <RI_GetRegCommandParser+0x59e>
              *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 800449e:	480a      	ldr	r0, [pc, #40]	@ (80044c8 <RI_GetRegCommandParser+0x94c>)
 80044a0:	f006 f904 	bl	800a6ac <STO_PLL_GetEstimatedBemf>
 80044a4:	9005      	str	r0, [sp, #20]
 80044a6:	e419      	b.n	8003cdc <RI_GetRegCommandParser+0x160>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 80044a8:	4b0d      	ldr	r3, [pc, #52]	@ (80044e0 <RI_GetRegCommandParser+0x964>)
 80044aa:	6818      	ldr	r0, [r3, #0]
 80044ac:	e5ad      	b.n	800400a <RI_GetRegCommandParser+0x48e>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 80044ae:	4809      	ldr	r0, [pc, #36]	@ (80044d4 <RI_GetRegCommandParser+0x958>)
 80044b0:	e57b      	b.n	8003faa <RI_GetRegCommandParser+0x42e>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 80044b2:	4808      	ldr	r0, [pc, #32]	@ (80044d4 <RI_GetRegCommandParser+0x958>)
 80044b4:	e631      	b.n	800411a <RI_GetRegCommandParser+0x59e>
 80044b6:	bf00      	nop
 80044b8:	2000033c 	.word	0x2000033c
 80044bc:	20000a48 	.word	0x20000a48
 80044c0:	20000580 	.word	0x20000580
 80044c4:	0800ac44 	.word	0x0800ac44
 80044c8:	20000144 	.word	0x20000144
 80044cc:	20000584 	.word	0x20000584
 80044d0:	20000000 	.word	0x20000000
 80044d4:	20000440 	.word	0x20000440
 80044d8:	2000000c 	.word	0x2000000c
 80044dc:	2000079c 	.word	0x2000079c
 80044e0:	20000008 	.word	0x20000008
 80044e4:	20000810 	.word	0x20000810
 80044e8:	20000a2c 	.word	0x20000a2c
 80044ec:	20000178 	.word	0x20000178
 80044f0:	200000e0 	.word	0x200000e0

080044f4 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80044f4:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 80044f8:	3808      	subs	r0, #8
 80044fa:	b2c0      	uxtb	r0, r0
 80044fc:	2810      	cmp	r0, #16
 80044fe:	bf9a      	itte	ls
 8004500:	4b01      	ldrls	r3, [pc, #4]	@ (8004508 <RI_GetIDSize+0x14>)
 8004502:	5c18      	ldrbls	r0, [r3, r0]
 8004504:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8004506:	4770      	bx	lr
 8004508:	0800ad58 	.word	0x0800ad58

0800450c <RI_GetPtrReg>:

    uint16_t regID = dataID & REG_MASK;
    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 800450c:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 8004510:	2b10      	cmp	r3, #16
 8004512:	d003      	beq.n	800451c <RI_GetPtrReg+0x10>
 8004514:	4a54      	ldr	r2, [pc, #336]	@ (8004668 <RI_GetPtrReg+0x15c>)
      }

      default:
      {
        *dataPtr = &nullData16;
        retVal = MCP_ERROR_UNKNOWN_REG;
 8004516:	2005      	movs	r0, #5
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 8004518:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 800451a:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 800451c:	f020 0007 	bic.w	r0, r0, #7
 8004520:	f5b0 6f21 	cmp.w	r0, #2576	@ 0xa10
 8004524:	b283      	uxth	r3, r0
 8004526:	f000 8081 	beq.w	800462c <RI_GetPtrReg+0x120>
 800452a:	d811      	bhi.n	8004550 <RI_GetPtrReg+0x44>
 800452c:	f5b3 6f0d 	cmp.w	r3, #2256	@ 0x8d0
 8004530:	f000 8081 	beq.w	8004636 <RI_GetPtrReg+0x12a>
 8004534:	d949      	bls.n	80045ca <RI_GetPtrReg+0xbe>
 8004536:	f5b3 6f19 	cmp.w	r3, #2448	@ 0x990
 800453a:	f000 8081 	beq.w	8004640 <RI_GetPtrReg+0x134>
 800453e:	d939      	bls.n	80045b4 <RI_GetPtrReg+0xa8>
 8004540:	f5b3 6f1d 	cmp.w	r3, #2512	@ 0x9d0
 8004544:	d1e6      	bne.n	8004514 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8004546:	4b49      	ldr	r3, [pc, #292]	@ (800466c <RI_GetPtrReg+0x160>)
 8004548:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800454a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 800454c:	3216      	adds	r2, #22
            break;
 800454e:	e7e3      	b.n	8004518 <RI_GetPtrReg+0xc>
 8004550:	f5b3 6f45 	cmp.w	r3, #3152	@ 0xc50
 8004554:	d067      	beq.n	8004626 <RI_GetPtrReg+0x11a>
 8004556:	d91f      	bls.n	8004598 <RI_GetPtrReg+0x8c>
 8004558:	f641 5210 	movw	r2, #7440	@ 0x1d10
 800455c:	4293      	cmp	r3, r2
 800455e:	d05a      	beq.n	8004616 <RI_GetPtrReg+0x10a>
 8004560:	d90d      	bls.n	800457e <RI_GetPtrReg+0x72>
 8004562:	f641 5250 	movw	r2, #7504	@ 0x1d50
 8004566:	4293      	cmp	r3, r2
 8004568:	d003      	beq.n	8004572 <RI_GetPtrReg+0x66>
 800456a:	f641 5290 	movw	r2, #7568	@ 0x1d90
 800456e:	4293      	cmp	r3, r2
 8004570:	d1d0      	bne.n	8004514 <RI_GetPtrReg+0x8>
        	*dataPtr = & (gSMO.Speed);
 8004572:	4b3f      	ldr	r3, [pc, #252]	@ (8004670 <RI_GetPtrReg+0x164>)
 8004574:	600b      	str	r3, [r1, #0]
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8004576:	4b3d      	ldr	r3, [pc, #244]	@ (800466c <RI_GetPtrReg+0x160>)
  uint8_t retVal = MCP_CMD_OK;
 8004578:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800457a:	685a      	ldr	r2, [r3, #4]
             break;
 800457c:	e7cc      	b.n	8004518 <RI_GetPtrReg+0xc>
 800457e:	f5b3 6f49 	cmp.w	r3, #3216	@ 0xc90
 8004582:	d044      	beq.n	800460e <RI_GetPtrReg+0x102>
 8004584:	f641 42d0 	movw	r2, #7376	@ 0x1cd0
 8004588:	4293      	cmp	r3, r2
 800458a:	d1c3      	bne.n	8004514 <RI_GetPtrReg+0x8>
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 800458c:	4b37      	ldr	r3, [pc, #220]	@ (800466c <RI_GetPtrReg+0x160>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	695a      	ldr	r2, [r3, #20]
  uint8_t retVal = MCP_CMD_OK;
 8004592:	2000      	movs	r0, #0
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 8004594:	320c      	adds	r2, #12
        	break;
 8004596:	e7bf      	b.n	8004518 <RI_GetPtrReg+0xc>
 8004598:	f5b3 6f35 	cmp.w	r3, #2896	@ 0xb50
 800459c:	d03f      	beq.n	800461e <RI_GetPtrReg+0x112>
 800459e:	d920      	bls.n	80045e2 <RI_GetPtrReg+0xd6>
 80045a0:	4831      	ldr	r0, [pc, #196]	@ (8004668 <RI_GetPtrReg+0x15c>)
 80045a2:	4a34      	ldr	r2, [pc, #208]	@ (8004674 <RI_GetPtrReg+0x168>)
 80045a4:	f5b3 6f39 	cmp.w	r3, #2960	@ 0xb90
 80045a8:	bf16      	itet	ne
 80045aa:	4602      	movne	r2, r0
 80045ac:	2000      	moveq	r0, #0
 80045ae:	2005      	movne	r0, #5
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 80045b0:	600a      	str	r2, [r1, #0]
}
 80045b2:	4770      	bx	lr
 80045b4:	f5b3 6f11 	cmp.w	r3, #2320	@ 0x910
 80045b8:	d04c      	beq.n	8004654 <RI_GetPtrReg+0x148>
 80045ba:	f5b3 6f15 	cmp.w	r3, #2384	@ 0x950
 80045be:	d1a9      	bne.n	8004514 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80045c0:	4b2a      	ldr	r3, [pc, #168]	@ (800466c <RI_GetPtrReg+0x160>)
 80045c2:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80045c4:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 80045c6:	3210      	adds	r2, #16
            break;
 80045c8:	e7a6      	b.n	8004518 <RI_GetPtrReg+0xc>
 80045ca:	f5b3 6f05 	cmp.w	r3, #2128	@ 0x850
 80045ce:	d03c      	beq.n	800464a <RI_GetPtrReg+0x13e>
 80045d0:	d912      	bls.n	80045f8 <RI_GetPtrReg+0xec>
 80045d2:	f5b3 6f09 	cmp.w	r3, #2192	@ 0x890
 80045d6:	d19d      	bne.n	8004514 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80045d8:	4b24      	ldr	r3, [pc, #144]	@ (800466c <RI_GetPtrReg+0x160>)
 80045da:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80045dc:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80045de:	3206      	adds	r2, #6
            break;
 80045e0:	e79a      	b.n	8004518 <RI_GetPtrReg+0xc>
 80045e2:	f5b3 6f25 	cmp.w	r3, #2640	@ 0xa50
 80045e6:	d03a      	beq.n	800465e <RI_GetPtrReg+0x152>
 80045e8:	f5b3 6f29 	cmp.w	r3, #2704	@ 0xa90
 80045ec:	d192      	bne.n	8004514 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80045ee:	4b1f      	ldr	r3, [pc, #124]	@ (800466c <RI_GetPtrReg+0x160>)
 80045f0:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80045f2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80045f4:	321c      	adds	r2, #28
            break;
 80045f6:	e78f      	b.n	8004518 <RI_GetPtrReg+0xc>
 80045f8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80045fc:	d0bb      	beq.n	8004576 <RI_GetPtrReg+0x6a>
 80045fe:	f5b3 6f01 	cmp.w	r3, #2064	@ 0x810
 8004602:	d187      	bne.n	8004514 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004604:	4b19      	ldr	r3, [pc, #100]	@ (800466c <RI_GetPtrReg+0x160>)
 8004606:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004608:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800460a:	3202      	adds	r2, #2
            break;
 800460c:	e784      	b.n	8004518 <RI_GetPtrReg+0xc>
 800460e:	4a1a      	ldr	r2, [pc, #104]	@ (8004678 <RI_GetPtrReg+0x16c>)
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 8004610:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8004612:	2000      	movs	r0, #0
}
 8004614:	4770      	bx	lr
 8004616:	4a19      	ldr	r2, [pc, #100]	@ (800467c <RI_GetPtrReg+0x170>)
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 8004618:	600a      	str	r2, [r1, #0]
 800461a:	2000      	movs	r0, #0
}
 800461c:	4770      	bx	lr
 800461e:	4a18      	ldr	r2, [pc, #96]	@ (8004680 <RI_GetPtrReg+0x174>)
        	*dataPtr = &( pMCIN->pSTC->SPD->hAvrMecSpeedUnit );
 8004620:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8004622:	2000      	movs	r0, #0
}
 8004624:	4770      	bx	lr
 8004626:	4a17      	ldr	r2, [pc, #92]	@ (8004684 <RI_GetPtrReg+0x178>)
  uint8_t retVal = MCP_CMD_OK;
 8004628:	2000      	movs	r0, #0
 800462a:	e775      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 800462c:	4b0f      	ldr	r3, [pc, #60]	@ (800466c <RI_GetPtrReg+0x160>)
 800462e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004630:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8004632:	3218      	adds	r2, #24
            break;
 8004634:	e770      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8004636:	4b0d      	ldr	r3, [pc, #52]	@ (800466c <RI_GetPtrReg+0x160>)
 8004638:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800463a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 800463c:	320c      	adds	r2, #12
            break;
 800463e:	e76b      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8004640:	4b0a      	ldr	r3, [pc, #40]	@ (800466c <RI_GetPtrReg+0x160>)
 8004642:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004644:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8004646:	3212      	adds	r2, #18
            break;
 8004648:	e766      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 800464a:	4b08      	ldr	r3, [pc, #32]	@ (800466c <RI_GetPtrReg+0x160>)
 800464c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800464e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8004650:	3204      	adds	r2, #4
            break;
 8004652:	e761      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8004654:	4b05      	ldr	r3, [pc, #20]	@ (800466c <RI_GetPtrReg+0x160>)
 8004656:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004658:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800465a:	320e      	adds	r2, #14
            break;
 800465c:	e75c      	b.n	8004518 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 800465e:	4b03      	ldr	r3, [pc, #12]	@ (800466c <RI_GetPtrReg+0x160>)
 8004660:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004662:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8004664:	321a      	adds	r2, #26
            break;
 8004666:	e757      	b.n	8004518 <RI_GetPtrReg+0xc>
 8004668:	20001d40 	.word	0x20001d40
 800466c:	20000a48 	.word	0x20000a48
 8004670:	2000080c 	.word	0x2000080c
 8004674:	20000150 	.word	0x20000150
 8004678:	200001b6 	.word	0x200001b6
 800467c:	20000a30 	.word	0x20000a30
 8004680:	20000148 	.word	0x20000148
 8004684:	200001b4 	.word	0x200001b4

08004688 <RCM_RegisterRegConv>:
  *         Contains ADC, Channel and sampling time to be used.
  *
  *  @retval the handle of the registered conversion or 255 if the registration failed
  */
uint8_t RCM_RegisterRegConv(RegConv_t *regConv)
{
 8004688:	b470      	push	{r4, r5, r6}

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800468a:	4e78      	ldr	r6, [pc, #480]	@ (800486c <RCM_RegisterRegConv+0x1e4>)
 800468c:	6834      	ldr	r4, [r6, #0]
{
 800468e:	4601      	mov	r1, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004690:	2c00      	cmp	r4, #0
 8004692:	d034      	beq.n	80046fe <RCM_RegisterRegConv+0x76>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004694:	7902      	ldrb	r2, [r0, #4]
 8004696:	7923      	ldrb	r3, [r4, #4]
 8004698:	429a      	cmp	r2, r3
 800469a:	d01e      	beq.n	80046da <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800469c:	6875      	ldr	r5, [r6, #4]
 800469e:	2d00      	cmp	r5, #0
 80046a0:	f000 80c1 	beq.w	8004826 <RCM_RegisterRegConv+0x19e>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80046a4:	792b      	ldrb	r3, [r5, #4]
 80046a6:	4293      	cmp	r3, r2
  uint8_t handle = 255U;
 80046a8:	f04f 00ff 	mov.w	r0, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80046ac:	d030      	beq.n	8004710 <RCM_RegisterRegConv+0x88>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80046ae:	68b4      	ldr	r4, [r6, #8]
 80046b0:	2c00      	cmp	r4, #0
 80046b2:	f000 809e 	beq.w	80047f2 <RCM_RegisterRegConv+0x16a>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80046b6:	7923      	ldrb	r3, [r4, #4]
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d02f      	beq.n	800471c <RCM_RegisterRegConv+0x94>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80046bc:	68f4      	ldr	r4, [r6, #12]
 80046be:	2c00      	cmp	r4, #0
 80046c0:	f000 80a3 	beq.w	800480a <RCM_RegisterRegConv+0x182>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80046c4:	7923      	ldrb	r3, [r4, #4]
 80046c6:	4293      	cmp	r3, r2
 80046c8:	f000 80a6 	beq.w	8004818 <RCM_RegisterRegConv+0x190>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 80046cc:	2803      	cmp	r0, #3
 80046ce:	bf88      	it	hi
 80046d0:	20ff      	movhi	r0, #255	@ 0xff
 80046d2:	f240 80b2 	bls.w	800483a <RCM_RegisterRegConv+0x1b2>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 80046d6:	bc70      	pop	{r4, r5, r6}
 80046d8:	4770      	bx	lr
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80046da:	6803      	ldr	r3, [r0, #0]
 80046dc:	6820      	ldr	r0, [r4, #0]
 80046de:	4283      	cmp	r3, r0
 80046e0:	d022      	beq.n	8004728 <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80046e2:	6875      	ldr	r5, [r6, #4]
 80046e4:	2d00      	cmp	r5, #0
 80046e6:	d1dd      	bne.n	80046a4 <RCM_RegisterRegConv+0x1c>
 80046e8:	68b4      	ldr	r4, [r6, #8]
      i++;
 80046ea:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80046ec:	2c00      	cmp	r4, #0
 80046ee:	d1e2      	bne.n	80046b6 <RCM_RegisterRegConv+0x2e>
 80046f0:	68f4      	ldr	r4, [r6, #12]
 80046f2:	b1e4      	cbz	r4, 800472e <RCM_RegisterRegConv+0xa6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80046f4:	7925      	ldrb	r5, [r4, #4]
 80046f6:	790a      	ldrb	r2, [r1, #4]
 80046f8:	4295      	cmp	r5, r2
 80046fa:	d116      	bne.n	800472a <RCM_RegisterRegConv+0xa2>
 80046fc:	e08d      	b.n	800481a <RCM_RegisterRegConv+0x192>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80046fe:	6875      	ldr	r5, [r6, #4]
 8004700:	2d00      	cmp	r5, #0
 8004702:	f000 80a2 	beq.w	800484a <RCM_RegisterRegConv+0x1c2>
 8004706:	7902      	ldrb	r2, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004708:	792b      	ldrb	r3, [r5, #4]
 800470a:	4293      	cmp	r3, r2
    uint8_t i = 0;
 800470c:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800470e:	d1ce      	bne.n	80046ae <RCM_RegisterRegConv+0x26>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004710:	682c      	ldr	r4, [r5, #0]
 8004712:	680b      	ldr	r3, [r1, #0]
 8004714:	42a3      	cmp	r3, r4
 8004716:	d1ca      	bne.n	80046ae <RCM_RegisterRegConv+0x26>
      i++;
 8004718:	2001      	movs	r0, #1
 800471a:	e006      	b.n	800472a <RCM_RegisterRegConv+0xa2>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800471c:	6824      	ldr	r4, [r4, #0]
 800471e:	680b      	ldr	r3, [r1, #0]
 8004720:	429c      	cmp	r4, r3
 8004722:	d1cb      	bne.n	80046bc <RCM_RegisterRegConv+0x34>
      i++;
 8004724:	2002      	movs	r0, #2
 8004726:	e000      	b.n	800472a <RCM_RegisterRegConv+0xa2>
    uint8_t i = 0;
 8004728:	2000      	movs	r0, #0
    while (i < RCM_MAX_CONV)
 800472a:	f04f 0400 	mov.w	r4, #0
 800472e:	f360 0407 	bfi	r4, r0, #0, #8
 8004732:	f360 240f 	bfi	r4, r0, #8, #8
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8004736:	4d4e      	ldr	r5, [pc, #312]	@ (8004870 <RCM_RegisterRegConv+0x1e8>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004738:	689a      	ldr	r2, [r3, #8]
      RCM_handle_array [handle] = regConv;
 800473a:	f846 1020 	str.w	r1, [r6, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 800473e:	2600      	movs	r6, #0
 8004740:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8004744:	07d6      	lsls	r6, r2, #31
 8004746:	d422      	bmi.n	800478e <RCM_RegisterRegConv+0x106>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	f022 0204 	bic.w	r2, r2, #4
 800474e:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004750:	2204      	movs	r2, #4
 8004752:	601a      	str	r2, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	f022 0220 	bic.w	r2, r2, #32
 800475a:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800475c:	2220      	movs	r2, #32
 800475e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8004766:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800476a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800476e:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	2a00      	cmp	r2, #0
 8004774:	dbfc      	blt.n	8004770 <RCM_RegisterRegConv+0xe8>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	07d5      	lsls	r5, r2, #31
 800477a:	d408      	bmi.n	800478e <RCM_RegisterRegConv+0x106>
  MODIFY_REG(ADCx->CR,
 800477c:	4d3d      	ldr	r5, [pc, #244]	@ (8004874 <RCM_RegisterRegConv+0x1ec>)
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	402a      	ands	r2, r5
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	07d2      	lsls	r2, r2, #31
 800478c:	d5f7      	bpl.n	800477e <RCM_RegisterRegConv+0xf6>
      RCM_NoInj_array[handle].enable = false;
 800478e:	4d3a      	ldr	r5, [pc, #232]	@ (8004878 <RCM_RegisterRegConv+0x1f0>)
 8004790:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8004794:	0052      	lsls	r2, r2, #1
      RCM_NoInj_array[handle].prev = handle;
 8004796:	1d2e      	adds	r6, r5, #4
 8004798:	52b4      	strh	r4, [r6, r2]
      RCM_NoInj_array[handle].enable = false;
 800479a:	2400      	movs	r4, #0
 800479c:	54ac      	strb	r4, [r5, r2]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800479e:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80047a0:	f024 040f 	bic.w	r4, r4, #15
 80047a4:	631c      	str	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80047a6:	f891 c004 	ldrb.w	ip, [r1, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	fa02 f20c 	lsl.w	r2, r2, ip
 80047b0:	f1bc 0f09 	cmp.w	ip, #9
 80047b4:	ea42 628c 	orr.w	r2, r2, ip, lsl #26
 80047b8:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 80047bc:	d813      	bhi.n	80047e6 <RCM_RegisterRegConv+0x15e>
 80047be:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80047c2:	0dd4      	lsrs	r4, r2, #23
 80047c4:	f004 0404 	and.w	r4, r4, #4
 80047c8:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 80047ca:	688d      	ldr	r5, [r1, #8]
 80047cc:	5919      	ldr	r1, [r3, r4]
 80047ce:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80047d2:	2607      	movs	r6, #7
 80047d4:	4095      	lsls	r5, r2
 80047d6:	fa06 f202 	lsl.w	r2, r6, r2
 80047da:	ea21 0202 	bic.w	r2, r1, r2
 80047de:	432a      	orrs	r2, r5
 80047e0:	511a      	str	r2, [r3, r4]
}
 80047e2:	bc70      	pop	{r4, r5, r6}
 80047e4:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80047e6:	3c1e      	subs	r4, #30
 80047e8:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 80047ec:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80047f0:	e7e7      	b.n	80047c2 <RCM_RegisterRegConv+0x13a>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80047f2:	2804      	cmp	r0, #4
 80047f4:	d92e      	bls.n	8004854 <RCM_RegisterRegConv+0x1cc>
 80047f6:	68f0      	ldr	r0, [r6, #12]
 80047f8:	b370      	cbz	r0, 8004858 <RCM_RegisterRegConv+0x1d0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80047fa:	7903      	ldrb	r3, [r0, #4]
 80047fc:	429a      	cmp	r2, r3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80047fe:	680b      	ldr	r3, [r1, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004800:	d02f      	beq.n	8004862 <RCM_RegisterRegConv+0x1da>
      i++;
 8004802:	2002      	movs	r0, #2
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004804:	f240 2402 	movw	r4, #514	@ 0x202
 8004808:	e795      	b.n	8004736 <RCM_RegisterRegConv+0xae>
 800480a:	2804      	cmp	r0, #4
 800480c:	d917      	bls.n	800483e <RCM_RegisterRegConv+0x1b6>
 800480e:	680b      	ldr	r3, [r1, #0]
 8004810:	2003      	movs	r0, #3
 8004812:	f240 3403 	movw	r4, #771	@ 0x303
 8004816:	e78e      	b.n	8004736 <RCM_RegisterRegConv+0xae>
 8004818:	680b      	ldr	r3, [r1, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800481a:	6822      	ldr	r2, [r4, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	f47f af55 	bne.w	80046cc <RCM_RegisterRegConv+0x44>
      i++;
 8004822:	2003      	movs	r0, #3
 8004824:	e781      	b.n	800472a <RCM_RegisterRegConv+0xa2>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004826:	68b4      	ldr	r4, [r6, #8]
      i++;
 8004828:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800482a:	2c00      	cmp	r4, #0
 800482c:	f47f af43 	bne.w	80046b6 <RCM_RegisterRegConv+0x2e>
 8004830:	68f4      	ldr	r4, [r6, #12]
 8004832:	b124      	cbz	r4, 800483e <RCM_RegisterRegConv+0x1b6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004834:	7923      	ldrb	r3, [r4, #4]
 8004836:	4293      	cmp	r3, r2
 8004838:	d0ee      	beq.n	8004818 <RCM_RegisterRegConv+0x190>
 800483a:	f04f 0400 	mov.w	r4, #0
 800483e:	f360 0407 	bfi	r4, r0, #0, #8
 8004842:	680b      	ldr	r3, [r1, #0]
 8004844:	f360 240f 	bfi	r4, r0, #8, #8
 8004848:	e775      	b.n	8004736 <RCM_RegisterRegConv+0xae>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800484a:	68b4      	ldr	r4, [r6, #8]
 800484c:	b134      	cbz	r4, 800485c <RCM_RegisterRegConv+0x1d4>
 800484e:	7902      	ldrb	r2, [r0, #4]
    uint8_t i = 0;
 8004850:	4628      	mov	r0, r5
 8004852:	e730      	b.n	80046b6 <RCM_RegisterRegConv+0x2e>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004854:	4620      	mov	r0, r4
 8004856:	e7eb      	b.n	8004830 <RCM_RegisterRegConv+0x1a8>
 8004858:	680b      	ldr	r3, [r1, #0]
 800485a:	e7d2      	b.n	8004802 <RCM_RegisterRegConv+0x17a>
 800485c:	6803      	ldr	r3, [r0, #0]
    uint8_t i = 0;
 800485e:	4620      	mov	r0, r4
 8004860:	e746      	b.n	80046f0 <RCM_RegisterRegConv+0x68>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004862:	6802      	ldr	r2, [r0, #0]
 8004864:	4293      	cmp	r3, r2
 8004866:	d0dc      	beq.n	8004822 <RCM_RegisterRegConv+0x19a>
 8004868:	e7cb      	b.n	8004802 <RCM_RegisterRegConv+0x17a>
 800486a:	bf00      	nop
 800486c:	20001d80 	.word	0x20001d80
 8004870:	20001d60 	.word	0x20001d60
 8004874:	7fffffc0 	.word	0x7fffffc0
 8004878:	20001d48 	.word	0x20001d48

0800487c <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 800487c:	4b5d      	ldr	r3, [pc, #372]	@ (80049f4 <RCM_ExecRegularConv+0x178>)
 800487e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 8004882:	b510      	push	{r4, lr}
  if (false == RCM_NoInj_array [handle].enable)
 8004884:	f813 1012 	ldrb.w	r1, [r3, r2, lsl #1]
 8004888:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 800488c:	2900      	cmp	r1, #0
 800488e:	d139      	bne.n	8004904 <RCM_ExecRegularConv+0x88>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8004890:	781a      	ldrb	r2, [r3, #0]
 8004892:	b992      	cbnz	r2, 80048ba <RCM_ExecRegularConv+0x3e>
  uint8_t LastEnable = RCM_MAX_CONV;
 8004894:	2104      	movs	r1, #4
      if (true == RCM_NoInj_array [i].enable)
 8004896:	799a      	ldrb	r2, [r3, #6]
 8004898:	2a00      	cmp	r2, #0
 800489a:	d173      	bne.n	8004984 <RCM_ExecRegularConv+0x108>
 800489c:	7b1a      	ldrb	r2, [r3, #12]
 800489e:	2a00      	cmp	r2, #0
 80048a0:	d175      	bne.n	800498e <RCM_ExecRegularConv+0x112>
 80048a2:	7c9a      	ldrb	r2, [r3, #18]
 80048a4:	2a00      	cmp	r2, #0
 80048a6:	f000 8098 	beq.w	80049da <RCM_ExecRegularConv+0x15e>
      {
        if (RCM_NoInj_array[i].next > handle)
 80048aa:	7dda      	ldrb	r2, [r3, #23]
 80048ac:	4282      	cmp	r2, r0
 80048ae:	f240 809e 	bls.w	80049ee <RCM_ExecRegularConv+0x172>
 80048b2:	f04f 0e03 	mov.w	lr, #3
      if (true == RCM_NoInj_array [i].enable)
 80048b6:	4671      	mov	r1, lr
 80048b8:	e003      	b.n	80048c2 <RCM_ExecRegularConv+0x46>
        if (RCM_NoInj_array[i].next > handle)
 80048ba:	795a      	ldrb	r2, [r3, #5]
 80048bc:	4290      	cmp	r0, r2
 80048be:	d2ea      	bcs.n	8004896 <RCM_ExecRegularConv+0x1a>
  uint8_t i=0;
 80048c0:	468e      	mov	lr, r1
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 80048c2:	eb0c 0400 	add.w	r4, ip, r0
 80048c6:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array[handle].prev = i;
          RCM_NoInj_array[i].next = handle;
 80048ca:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 80048ce:	7162      	strb	r2, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 80048d0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
          RCM_NoInj_array[handle].prev = i;
 80048d4:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array[formerNext].prev = handle;
 80048d8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80048dc:	4c46      	ldr	r4, [pc, #280]	@ (80049f8 <RCM_ExecRegularConv+0x17c>)
          RCM_NoInj_array[formerNext].prev = handle;
 80048de:	7110      	strb	r0, [r2, #4]
          RCM_NoInj_array[i].next = handle;
 80048e0:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80048e4:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 80048e6:	7148      	strb	r0, [r1, #5]
    RCM_NoInj_array[handle].enable = true;
 80048e8:	eb0c 0100 	add.w	r1, ip, r0
 80048ec:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80048f0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 80048f4:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80048f8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80048fc:	7852      	ldrb	r2, [r2, #1]
 80048fe:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8004900:	bf18      	it	ne
 8004902:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8004904:	4a3d      	ldr	r2, [pc, #244]	@ (80049fc <RCM_ExecRegularConv+0x180>)
 8004906:	f892 2094 	ldrb.w	r2, [r2, #148]	@ 0x94
 800490a:	2a00      	cmp	r2, #0
 800490c:	d135      	bne.n	800497a <RCM_ExecRegularConv+0xfe>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800490e:	4a3c      	ldr	r2, [pc, #240]	@ (8004a00 <RCM_ExecRegularConv+0x184>)
 8004910:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004914:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004916:	6811      	ldr	r1, [r2, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004918:	2201      	movs	r2, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800491a:	2c09      	cmp	r4, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800491c:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8004920:	fa02 f204 	lsl.w	r2, r2, r4
 8004924:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8004928:	bf84      	itt	hi
 800492a:	f1ae 0e1e 	subhi.w	lr, lr, #30
 800492e:	ea42 520e 	orrhi.w	r2, r2, lr, lsl #20
  MODIFY_REG(*preg,
 8004932:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004934:	bf94      	ite	ls
 8004936:	ea42 520e 	orrls.w	r2, r2, lr, lsl #20
 800493a:	f042 7200 	orrhi.w	r2, r2, #33554432	@ 0x2000000
 800493e:	0d12      	lsrs	r2, r2, #20
 8004940:	f402 62f8 	and.w	r2, r2, #1984	@ 0x7c0
 8004944:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 8004948:	4322      	orrs	r2, r4
 800494a:	630a      	str	r2, [r1, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800494c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 800494e:	688a      	ldr	r2, [r1, #8]
 8004950:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004954:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8004958:	f042 0204 	orr.w	r2, r2, #4
 800495c:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800495e:	680a      	ldr	r2, [r1, #0]
 8004960:	0752      	lsls	r2, r2, #29
 8004962:	d5fc      	bpl.n	800495e <RCM_ExecRegularConv+0xe2>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8004964:	eb0c 0200 	add.w	r2, ip, r0
 8004968:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800496c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800496e:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8004970:	4921      	ldr	r1, [pc, #132]	@ (80049f8 <RCM_ExecRegularConv+0x17c>)
 8004972:	7954      	ldrb	r4, [r2, #5]
 8004974:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array[handle].status = valid;
 8004976:	2102      	movs	r1, #2
 8004978:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 800497a:	4484      	add	ip, r0
 800497c:	eb03 034c 	add.w	r3, r3, ip, lsl #1
  return retVal;
}
 8004980:	8858      	ldrh	r0, [r3, #2]
 8004982:	bd10      	pop	{r4, pc}
        if (RCM_NoInj_array[i].next > handle)
 8004984:	7ada      	ldrb	r2, [r3, #11]
 8004986:	4290      	cmp	r0, r2
 8004988:	d31d      	bcc.n	80049c6 <RCM_ExecRegularConv+0x14a>
      if (true == RCM_NoInj_array [i].enable)
 800498a:	7b1a      	ldrb	r2, [r3, #12]
 800498c:	b1fa      	cbz	r2, 80049ce <RCM_ExecRegularConv+0x152>
        if (RCM_NoInj_array[i].next > handle)
 800498e:	7c5a      	ldrb	r2, [r3, #17]
 8004990:	4282      	cmp	r2, r0
 8004992:	d828      	bhi.n	80049e6 <RCM_ExecRegularConv+0x16a>
      if (true == RCM_NoInj_array [i].enable)
 8004994:	7c9a      	ldrb	r2, [r3, #18]
 8004996:	2a00      	cmp	r2, #0
 8004998:	d187      	bne.n	80048aa <RCM_ExecRegularConv+0x2e>
 800499a:	2202      	movs	r2, #2
         formerNext = RCM_NoInj_array[LastEnable].next;
 800499c:	4611      	mov	r1, r2
 800499e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 80049a2:	eb0c 0400 	add.w	r4, ip, r0
 80049a6:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 80049aa:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 80049ae:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 80049b0:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 80049b2:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 80049b4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80049b8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80049bc:	4c0e      	ldr	r4, [pc, #56]	@ (80049f8 <RCM_ExecRegularConv+0x17c>)
         RCM_NoInj_array[formerNext].prev = handle;
 80049be:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 80049c0:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 80049c2:	7822      	ldrb	r2, [r4, #0]
 80049c4:	e790      	b.n	80048e8 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array[i].next > handle)
 80049c6:	f04f 0e01 	mov.w	lr, #1
      if (true == RCM_NoInj_array [i].enable)
 80049ca:	4671      	mov	r1, lr
 80049cc:	e779      	b.n	80048c2 <RCM_ExecRegularConv+0x46>
 80049ce:	7c9a      	ldrb	r2, [r3, #18]
 80049d0:	2a00      	cmp	r2, #0
 80049d2:	f47f af6a 	bne.w	80048aa <RCM_ExecRegularConv+0x2e>
 80049d6:	2201      	movs	r2, #1
 80049d8:	e7e0      	b.n	800499c <RCM_ExecRegularConv+0x120>
       if (LastEnable != RCM_MAX_CONV )
 80049da:	2900      	cmp	r1, #0
 80049dc:	d0de      	beq.n	800499c <RCM_ExecRegularConv+0x120>
         RCM_currentHandle = handle;
 80049de:	4c06      	ldr	r4, [pc, #24]	@ (80049f8 <RCM_ExecRegularConv+0x17c>)
 80049e0:	4602      	mov	r2, r0
 80049e2:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 80049e4:	e780      	b.n	80048e8 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array[i].next > handle)
 80049e6:	f04f 0e02 	mov.w	lr, #2
      if (true == RCM_NoInj_array [i].enable)
 80049ea:	4671      	mov	r1, lr
 80049ec:	e769      	b.n	80048c2 <RCM_ExecRegularConv+0x46>
 80049ee:	2103      	movs	r1, #3
 80049f0:	460a      	mov	r2, r1
 80049f2:	e7d4      	b.n	800499e <RCM_ExecRegularConv+0x122>
 80049f4:	20001d48 	.word	0x20001d48
 80049f8:	20001d46 	.word	0x20001d46
 80049fc:	200002a4 	.word	0x200002a4
 8004a00:	20001d80 	.word	0x20001d80

08004a04 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8004a04:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8004a06:	4c12      	ldr	r4, [pc, #72]	@ (8004a50 <RCM_ExecUserConv+0x4c>)
 8004a08:	7823      	ldrb	r3, [r4, #0]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d000      	beq.n	8004a10 <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 8004a0e:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004a10:	4b10      	ldr	r3, [pc, #64]	@ (8004a54 <RCM_ExecUserConv+0x50>)
 8004a12:	781d      	ldrb	r5, [r3, #0]
 8004a14:	4628      	mov	r0, r5
 8004a16:	f7ff ff31 	bl	800487c <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a58 <RCM_ExecUserConv+0x54>)
 8004a1c:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8004a20:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004a24:	4a0d      	ldr	r2, [pc, #52]	@ (8004a5c <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004a26:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8004a28:	8010      	strh	r0, [r2, #0]
 8004a2a:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8004a2c:	b10b      	cbz	r3, 8004a32 <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8004a2e:	2302      	movs	r3, #2
 8004a30:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 8004a32:	4b0b      	ldr	r3, [pc, #44]	@ (8004a60 <RCM_ExecUserConv+0x5c>)
 8004a34:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 8004a38:	2e00      	cmp	r6, #0
 8004a3a:	d0e8      	beq.n	8004a0e <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004a3c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004a40:	4628      	mov	r0, r5
 8004a42:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 8004a44:	2300      	movs	r3, #0
 8004a46:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004a48:	4633      	mov	r3, r6
}
 8004a4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8004a4e:	4718      	bx	r3
 8004a50:	20001d43 	.word	0x20001d43
 8004a54:	20001d42 	.word	0x20001d42
 8004a58:	20001d48 	.word	0x20001d48
 8004a5c:	20001d44 	.word	0x20001d44
 8004a60:	20001d60 	.word	0x20001d60

08004a64 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8004a64:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae0 <RCM_ExecNextConv+0x7c>)
 8004a66:	491f      	ldr	r1, [pc, #124]	@ (8004ae4 <RCM_ExecNextConv+0x80>)
 8004a68:	781a      	ldrb	r2, [r3, #0]
 8004a6a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8004a6e:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8004a72:	b3a3      	cbz	r3, 8004ade <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004a74:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae8 <RCM_ExecNextConv+0x84>)
{
 8004a76:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a7c:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004a7e:	2404      	movs	r4, #4
 8004a80:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8004a82:	f893 c004 	ldrb.w	ip, [r3, #4]
 8004a86:	2301      	movs	r3, #1
 8004a88:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004a8c:	f1bc 0f09 	cmp.w	ip, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8004a90:	fa03 f30c 	lsl.w	r3, r3, ip
 8004a94:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 8004a98:	bf84      	itt	hi
 8004a9a:	3c1e      	subhi	r4, #30
 8004a9c:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 8004aa0:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004aa4:	bf98      	it	ls
 8004aa6:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8004aaa:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004aac:	bf88      	it	hi
 8004aae:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 8004ab2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004ab4:	0d1b      	lsrs	r3, r3, #20
 8004ab6:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004aba:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	6303      	str	r3, [r0, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8004ac2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8004ac4:	6883      	ldr	r3, [r0, #8]
 8004ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8004aca:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 8004ace:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004ad2:	2401      	movs	r4, #1
 8004ad4:	f043 0304 	orr.w	r3, r3, #4
 8004ad8:	6083      	str	r3, [r0, #8]
 8004ada:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8004adc:	bd10      	pop	{r4, pc}
 8004ade:	4770      	bx	lr
 8004ae0:	20001d46 	.word	0x20001d46
 8004ae4:	20001d48 	.word	0x20001d48
 8004ae8:	20001d80 	.word	0x20001d80

08004aec <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8004aec:	b510      	push	{r4, lr}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 8004aee:	4811      	ldr	r0, [pc, #68]	@ (8004b34 <RCM_ReadOngoingConv+0x48>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004af0:	4a11      	ldr	r2, [pc, #68]	@ (8004b38 <RCM_ReadOngoingConv+0x4c>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8004af2:	7803      	ldrb	r3, [r0, #0]
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004af4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004af8:	6814      	ldr	r4, [r2, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8004afa:	6822      	ldr	r2, [r4, #0]
 8004afc:	f012 0f04 	tst.w	r2, #4
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8004b00:	ea4f 0143 	mov.w	r1, r3, lsl #1
 8004b04:	4a0d      	ldr	r2, [pc, #52]	@ (8004b3c <RCM_ReadOngoingConv+0x50>)
 8004b06:	d00e      	beq.n	8004b26 <RCM_ReadOngoingConv+0x3a>
 8004b08:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 8004b0c:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8004b10:	f89c e001 	ldrb.w	lr, [ip, #1]
 8004b14:	f01e 0ffd 	tst.w	lr, #253	@ 0xfd
 8004b18:	d005      	beq.n	8004b26 <RCM_ReadOngoingConv+0x3a>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8004b1a:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 8004b1c:	f8ac 4002 	strh.w	r4, [ip, #2]
  else
  {
    /* Reading of ADC Converted Value */
    RCM_NoInj_array[RCM_currentHandle].value
                  = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 8004b20:	2402      	movs	r4, #2
 8004b22:	f88c 4001 	strb.w	r4, [ip, #1]
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8004b26:	440b      	add	r3, r1
 8004b28:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8004b2c:	7953      	ldrb	r3, [r2, #5]
 8004b2e:	7003      	strb	r3, [r0, #0]
}
 8004b30:	bd10      	pop	{r4, pc}
 8004b32:	bf00      	nop
 8004b34:	20001d46 	.word	0x20001d46
 8004b38:	20001d80 	.word	0x20001d80
 8004b3c:	20001d48 	.word	0x20001d48

08004b40 <SMO_InitFromSTO>:
#include "mc_math.h"

#include <stdint.h>

void SMO_InitFromSTO(SMO_Handle_t *pSMO, const STO_PLL_Handle_t *pSTO){
    if ((pSMO == NULL) || (pSTO == NULL))
 8004b40:	2800      	cmp	r0, #0
 8004b42:	d03a      	beq.n	8004bba <SMO_InitFromSTO+0x7a>
 8004b44:	2900      	cmp	r1, #0
 8004b46:	d038      	beq.n	8004bba <SMO_InitFromSTO+0x7a>
void SMO_InitFromSTO(SMO_Handle_t *pSMO, const STO_PLL_Handle_t *pSTO){
 8004b48:	b570      	push	{r4, r5, r6, lr}
        return;

    pSMO->hF1 = pSTO->hF1;
 8004b4a:	e9d1 340a 	ldrd	r3, r4, [r1, #40]	@ 0x28
 8004b4e:	4605      	mov	r5, r0
 8004b50:	e9d1 0208 	ldrd	r0, r2, [r1, #32]
 8004b54:	e9c5 4000 	strd	r4, r0, [r5]
 8004b58:	e9c5 2302 	strd	r2, r3, [r5, #8]
    pSMO->hC2 = pSTO->hC2;
    pSMO->hC3 = pSTO->hC3;
    pSMO->hC4 = pSTO->hC4;
    pSMO->hC5 = pSTO->hC5;
    pSMO->hC6 = pSTO->hC6;
    pSMO->F1LOG = pSTO->F1LOG;
 8004b5c:	f8d1 311c 	ldr.w	r3, [r1, #284]	@ 0x11c
 8004b60:	612b      	str	r3, [r5, #16]
    pSMO->F2LOG = pSTO->F2LOG;
    pSMO->F3POW2 = pSTO->F3POW2;
 8004b62:	8e4a      	ldrh	r2, [r1, #50]	@ 0x32
    pSMO->hF3 = pSTO->hF3;
 8004b64:	8e0b      	ldrh	r3, [r1, #48]	@ 0x30
 8004b66:	82eb      	strh	r3, [r5, #22]
    pSMO->F3POW2 = pSTO->F3POW2;
 8004b68:	82aa      	strh	r2, [r5, #20]
    pSMO->hForcedDirection = pSTO->hForcedDirection;
 8004b6a:	f991 3124 	ldrsb.w	r3, [r1, #292]	@ 0x124
 8004b6e:	832b      	strh	r3, [r5, #24]

    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004b70:	e9d1 4318 	ldrd	r4, r3, [r1, #96]	@ 0x60
 8004b74:	e9d1 021a 	ldrd	r0, r2, [r1, #104]	@ 0x68
    pSMO->Ibeta_est = pSTO->Ibeta_est;
    pSMO->wBemf_alfa_est = pSTO->wBemf_alfa_est;
    pSMO->wBemf_beta_est = pSTO->wBemf_beta_est;
    pSMO->hBemf_alfa_est = pSTO->hBemf_alfa_est;
 8004b78:	6f0e      	ldr	r6, [r1, #112]	@ 0x70
 8004b7a:	62ee      	str	r6, [r5, #44]	@ 0x2c
    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004b7c:	e9c5 4307 	strd	r4, r3, [r5, #28]
    pSMO->hBemf_beta_est = pSTO->hBemf_beta_est;

    pSMO->hElSpeedDpp = pSTO->_Super.hElSpeedDpp;
 8004b80:	f8d1 300e 	ldr.w	r3, [r1, #14]
 8004b84:	632b      	str	r3, [r5, #48]	@ 0x30
    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004b86:	e9c5 0209 	strd	r0, r2, [r5, #36]	@ 0x24
    pSMO->InstantaneousElSpeedDpp = pSTO->_Super.InstantaneousElSpeedDpp;
    pSMO->hElAngle = pSTO->_Super.hElAngle;

    pSMO->PIRegulator = pSTO->PIRegulator;
//    pSMO->Speed = 0;
    pSMO->Speed = 4 * pSMO->InstantaneousElSpeedDpp;
 8004b8a:	f343 430f 	sbfx	r3, r3, #16, #16
 8004b8e:	009c      	lsls	r4, r3, #2
    pSMO->PIRegulator = pSTO->PIRegulator;
 8004b90:	f101 0c34 	add.w	ip, r1, #52	@ 0x34
    pSMO->hElAngle = pSTO->_Super.hElAngle;
 8004b94:	888b      	ldrh	r3, [r1, #4]
 8004b96:	86ab      	strh	r3, [r5, #52]	@ 0x34
    pSMO->PIRegulator = pSTO->PIRegulator;
 8004b98:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004b9c:	f105 0e38 	add.w	lr, r5, #56	@ 0x38
 8004ba0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004ba4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004ba8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004bac:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004bb0:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
    pSMO->Speed = 4 * pSMO->InstantaneousElSpeedDpp;
 8004bb4:	f8a5 4064 	strh.w	r4, [r5, #100]	@ 0x64
}
 8004bb8:	bd70      	pop	{r4, r5, r6, pc}
 8004bba:	4770      	bx	lr

08004bbc <SMO_CopyFromSTO>:

void SMO_CopyFromSTO(SMO_Handle_t *pSMO, const STO_PLL_Handle_t *pSTO)
{
    if ((pSMO == NULL) || (pSTO == NULL))
 8004bbc:	b320      	cbz	r0, 8004c08 <SMO_CopyFromSTO+0x4c>
 8004bbe:	b319      	cbz	r1, 8004c08 <SMO_CopyFromSTO+0x4c>
{
 8004bc0:	b470      	push	{r4, r5, r6}
        return;

    pSMO->hF1 = pSTO->hF1;
 8004bc2:	e9d1 4208 	ldrd	r4, r2, [r1, #32]
 8004bc6:	e9d1 350a 	ldrd	r3, r5, [r1, #40]	@ 0x28
 8004bca:	e9c0 5400 	strd	r5, r4, [r0]
 8004bce:	e9c0 2302 	strd	r2, r3, [r0, #8]
    pSMO->hC2 = pSTO->hC2;
    pSMO->hC3 = pSTO->hC3;
    pSMO->hC4 = pSTO->hC4;
    pSMO->hC5 = pSTO->hC5;
    pSMO->hC6 = pSTO->hC6;
    pSMO->F1LOG = pSTO->F1LOG;
 8004bd2:	f8d1 311c 	ldr.w	r3, [r1, #284]	@ 0x11c
 8004bd6:	6103      	str	r3, [r0, #16]
    pSMO->F2LOG = pSTO->F2LOG;
    pSMO->F3POW2 = pSTO->F3POW2;
 8004bd8:	8e4a      	ldrh	r2, [r1, #50]	@ 0x32
    pSMO->hF3 = pSTO->hF3;
 8004bda:	8e0b      	ldrh	r3, [r1, #48]	@ 0x30
 8004bdc:	82c3      	strh	r3, [r0, #22]
    pSMO->F3POW2 = pSTO->F3POW2;
 8004bde:	8282      	strh	r2, [r0, #20]
    pSMO->hForcedDirection = pSTO->hForcedDirection;
 8004be0:	f991 3124 	ldrsb.w	r3, [r1, #292]	@ 0x124
 8004be4:	8303      	strh	r3, [r0, #24]

    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004be6:	e9d1 5318 	ldrd	r5, r3, [r1, #96]	@ 0x60
    pSMO->Ibeta_est = pSTO->Ibeta_est;
    pSMO->wBemf_alfa_est = pSTO->wBemf_alfa_est;
    pSMO->wBemf_beta_est = pSTO->wBemf_beta_est;
    pSMO->hBemf_alfa_est = pSTO->hBemf_alfa_est;
 8004bea:	6f0e      	ldr	r6, [r1, #112]	@ 0x70
    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004bec:	e9d1 421a 	ldrd	r4, r2, [r1, #104]	@ 0x68
    pSMO->hBemf_alfa_est = pSTO->hBemf_alfa_est;
 8004bf0:	62c6      	str	r6, [r0, #44]	@ 0x2c
    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004bf2:	e9c0 5307 	strd	r5, r3, [r0, #28]
    pSMO->hBemf_beta_est = pSTO->hBemf_beta_est;

    pSMO->hElSpeedDpp = pSTO->_Super.hElSpeedDpp;
 8004bf6:	f8d1 300e 	ldr.w	r3, [r1, #14]
 8004bfa:	6303      	str	r3, [r0, #48]	@ 0x30
    pSMO->InstantaneousElSpeedDpp = pSTO->_Super.InstantaneousElSpeedDpp;
    pSMO->hElAngle = pSTO->_Super.hElAngle;
 8004bfc:	888b      	ldrh	r3, [r1, #4]
 8004bfe:	8683      	strh	r3, [r0, #52]	@ 0x34
    pSMO->Ialfa_est = pSTO->Ialfa_est;
 8004c00:	e9c0 4209 	strd	r4, r2, [r0, #36]	@ 0x24
}
 8004c04:	bc70      	pop	{r4, r5, r6}
 8004c06:	4770      	bx	lr
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop

08004c0c <SMO_PLL_CalcSpeed>:

int16_t SMO_PLL_CalcSpeed(SMO_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 8004c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int16_t retValue;

    if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8004c10:	4604      	mov	r4, r0
{
 8004c12:	b085      	sub	sp, #20
    if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 8004c14:	2800      	cmp	r0, #0
 8004c16:	f000 80d6 	beq.w	8004dc6 <SMO_PLL_CalcSpeed+0x1ba>
 8004c1a:	2900      	cmp	r1, #0
 8004c1c:	f000 80d6 	beq.w	8004dcc <SMO_PLL_CalcSpeed+0x1c0>
        int16_t hIbeta_err;
        int16_t hRotor_Speed;
        int16_t hValfa;
        int16_t hVbeta;

        if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 8004c20:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8004c24:	f8d0 9024 	ldr.w	r9, [r0, #36]	@ 0x24
 8004c28:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8004c2c:	4599      	cmp	r9, r3
 8004c2e:	f340 80d7 	ble.w	8004de0 <SMO_PLL_CalcSpeed+0x1d4>
        {
            pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 8004c32:	6243      	str	r3, [r0, #36]	@ 0x24
 8004c34:	4699      	mov	r9, r3
        {
            /* Nothing to do */
        }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
        // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
        hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8004c36:	f9b4 5012 	ldrsh.w	r5, [r4, #18]
#else
        hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

        if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8004c3a:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
        hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8004c3e:	fa49 f205 	asr.w	r2, r9, r5
        if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8004c42:	4543      	cmp	r3, r8
        hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 8004c44:	9200      	str	r2, [sp, #0]
 8004c46:	b216      	sxth	r6, r2
        if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 8004c48:	f2c0 80c7 	blt.w	8004dda <SMO_PLL_CalcSpeed+0x1ce>
        {
            pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
        }
        else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8004c4c:	425b      	negs	r3, r3
 8004c4e:	4598      	cmp	r8, r3
 8004c50:	f340 80c3 	ble.w	8004dda <SMO_PLL_CalcSpeed+0x1ce>
        hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
        hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

        if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8004c54:	f9b4 3000 	ldrsh.w	r3, [r4]
 8004c58:	69e7      	ldr	r7, [r4, #28]
 8004c5a:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
        hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8004c5e:	fa48 f205 	asr.w	r2, r8, r5
        if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8004c62:	429f      	cmp	r7, r3
        hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 8004c64:	9201      	str	r2, [sp, #4]
 8004c66:	fa0f fe82 	sxth.w	lr, r2
        if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8004c6a:	f340 80bf 	ble.w	8004dec <SMO_PLL_CalcSpeed+0x1e0>
        {
            pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 8004c6e:	61e3      	str	r3, [r4, #28]
 8004c70:	461f      	mov	r7, r3
        else
        {
            /* Nothing to do */
        }

        if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 8004c72:	6a22      	ldr	r2, [r4, #32]
 8004c74:	4293      	cmp	r3, r2
 8004c76:	f2c0 80ad 	blt.w	8004dd4 <SMO_PLL_CalcSpeed+0x1c8>
        {
            pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
        }
        else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8004c7a:	425b      	negs	r3, r3
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	f340 80a9 	ble.w	8004dd4 <SMO_PLL_CalcSpeed+0x1c8>
            /* Nothing to do */
        }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
        // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
        hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8004c82:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
        hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
        hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

        hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8004c86:	f8b1 a006 	ldrh.w	sl, [r1, #6]
        hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8004c8a:	888b      	ldrh	r3, [r1, #4]
        hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 8004c8c:	fa47 fc00 	asr.w	ip, r7, r0
        hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 8004c90:	fa42 f000 	asr.w	r0, r2, r0
        hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8004c94:	eba0 0a0a 	sub.w	sl, r0, sl
//	return pHandle->InstantaneousElSpeedDpp;
	return pHandle->Speed;
}

int16_t saturation(int16_t err){
	err = err>20?20:err;
 8004c98:	fa0f fa8a 	sxth.w	sl, sl
 8004c9c:	4655      	mov	r5, sl
        hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8004c9e:	ebac 0303 	sub.w	r3, ip, r3
        wAux = ((int32_t)pHandle->hC1) * hAux;
 8004ca2:	f9b4 a004 	ldrsh.w	sl, [r4, #4]
	err = err>20?20:err;
 8004ca6:	b21b      	sxth	r3, r3
 8004ca8:	2b14      	cmp	r3, #20
        wAux = ((int32_t)pHandle->hC1) * hAux;
 8004caa:	fb10 f00a 	smulbb	r0, r0, sl
	err = err>20?20:err;
 8004cae:	bfa8      	it	ge
 8004cb0:	2314      	movge	r3, #20
        wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8004cb2:	1a12      	subs	r2, r2, r0
	err = err>20?20:err;
 8004cb4:	2d14      	cmp	r5, #20
	err = err<-20?-20:err;
 8004cb6:	f06f 0013 	mvn.w	r0, #19
	err = err>20?20:err;
 8004cba:	bfa8      	it	ge
 8004cbc:	2514      	movge	r5, #20
	err = err<-20?-20:err;
 8004cbe:	4283      	cmp	r3, r0
        wAux = ((int32_t)pHandle->hC1) * hAux;
 8004cc0:	fb1c fc0a 	smulbb	ip, ip, sl
	err = err<-20?-20:err;
 8004cc4:	bfb8      	it	lt
 8004cc6:	4603      	movlt	r3, r0
 8004cc8:	4285      	cmp	r5, r0
        wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8004cca:	f8b1 a008 	ldrh.w	sl, [r1, #8]
        wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8004cce:	eba7 0b0c 	sub.w	fp, r7, ip
	err = err<-20?-20:err;
 8004cd2:	bfb8      	it	lt
 8004cd4:	4605      	movlt	r5, r0
        wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8004cd6:	f9b1 7000 	ldrsh.w	r7, [r1]
        wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8004cda:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
        pHandle->hBemf_beta_est = hAux_Beta;
 8004cde:	f8a4 e02e 	strh.w	lr, [r4, #46]	@ 0x2e
        wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 8004ce2:	fb0a f707 	mul.w	r7, sl, r7
        wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 8004ce6:	fb0a f000 	mul.w	r0, sl, r0
	err *= 5;
 8004cea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
        wAux = ((int32_t)pHandle->hC2) * saturation(hIalfa_err);
 8004cee:	f9b4 a006 	ldrsh.w	sl, [r4, #6]
        pHandle->hBemf_alfa_est = hAux_Alfa;
 8004cf2:	85a6      	strh	r6, [r4, #44]	@ 0x2c
	err *= 5;
 8004cf4:	b21b      	sxth	r3, r3
 8004cf6:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
        wIalfa_est_Next += wAux;
 8004cfa:	fb0a b103 	mla	r1, sl, r3, fp
	err *= 5;
 8004cfe:	fa0f fc8c 	sxth.w	ip, ip
        wAux = ((int32_t)pHandle->hC5) * hValfa;
 8004d02:	f9b4 b00c 	ldrsh.w	fp, [r4, #12]
        wIbeta_est_Next += wAux;
 8004d06:	fb0a 220c 	mla	r2, sl, ip, r2
        hVbeta = (int16_t)(wAux >> 16); // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8004d0a:	1400      	asrs	r0, r0, #16
        wIbeta_est_Next += wAux;
 8004d0c:	fb0b 2200 	mla	r2, fp, r0, r2
        hValfa = (int16_t)(wAux >> 16); // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8004d10:	143f      	asrs	r7, r7, #16
        wAux = ((int32_t)pHandle->hC4) * saturation(hIalfa_err);
 8004d12:	f9b4 000a 	ldrsh.w	r0, [r4, #10]
        wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8004d16:	f9b4 a014 	ldrsh.w	sl, [r4, #20]
        wIalfa_est_Next += wAux;
 8004d1a:	fb0b 1107 	mla	r1, fp, r7, r1
        wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 8004d1e:	f9b4 7008 	ldrsh.w	r7, [r4, #8]
        wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8004d22:	fb03 9300 	mla	r3, r3, r0, r9
        wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8004d26:	fb00 800c 	mla	r0, r0, ip, r8
        wAux = wAux * pHandle->hC6;
 8004d2a:	f9b4 c00e 	ldrsh.w	ip, [r4, #14]
        wIalfa_est_Next -= wAux;
 8004d2e:	fb07 1816 	mls	r8, r7, r6, r1
        wIbeta_est_Next -= wAux;
 8004d32:	fb07 271e 	mls	r7, r7, lr, r2
        wAux = pHandle->hElSpeedDpp * wAux;
 8004d36:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	@ 0x30
        wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8004d3a:	fa4e fe0a 	asr.w	lr, lr, sl
        wAux = wAux * pHandle->hC6;
 8004d3e:	fb0e fe0c 	mul.w	lr, lr, ip
        wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; // cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8004d42:	fa46 f60a 	asr.w	r6, r6, sl
        wBemf_alfa_est_Next += wAux;
 8004d46:	fb0e 3902 	mla	r9, lr, r2, r3
        if (0 == pHandle->hForcedDirection)
 8004d4a:	f9b4 3018 	ldrsh.w	r3, [r4, #24]
        wAux = wAux * pHandle->hC6;
 8004d4e:	fb06 fc0c 	mul.w	ip, r6, ip
        wBemf_beta_est_Next -= wAux;
 8004d52:	fb0c 0612 	mls	r6, ip, r2, r0
        if (0 == pHandle->hForcedDirection)
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d14e      	bne.n	8004df8 <SMO_PLL_CalcSpeed+0x1ec>
            if (pHandle->hElSpeedDpp >= 0)
 8004d5a:	2a00      	cmp	r2, #0
 8004d5c:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8004d60:	bfa8      	it	ge
 8004d62:	f04f 0a01 	movge.w	sl, #1
    Local_Components = MCM_Trig_Functions(pHandle->hElAngle);
 8004d66:	f9b4 0034 	ldrsh.w	r0, [r4, #52]	@ 0x34
 8004d6a:	f7fd fc9b 	bl	80026a4 <MCM_Trig_Functions>
        hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 8004d6e:	9b01      	ldr	r3, [sp, #4]
 8004d70:	fb13 f50a 	smulbb	r5, r3, sl
        hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8004d74:	9b00      	ldr	r3, [sp, #0]
        hRotor_Speed = SMO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 8004d76:	426d      	negs	r5, r5
        hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8004d78:	fb13 f30a 	smulbb	r3, r3, sl
    wBeta_Cos_tmp = ((int32_t)hBemf_beta_est) * ((int32_t)Local_Components.hCos);
 8004d7c:	fb10 f505 	smulbb	r5, r0, r5
    wAlfa_Sin_tmp = ((int32_t)hBemf_alfa_est) * ((int32_t)Local_Components.hSin);
 8004d80:	fb10 f023 	smultb	r0, r0, r3
    hOutput = PI_Controller(&pHandle->PIRegulator, (int32_t)(hAux1)-hAux2);
 8004d84:	f340 31cf 	sbfx	r1, r0, #15, #16
 8004d88:	f345 35cf 	sbfx	r5, r5, #15, #16
 8004d8c:	1a69      	subs	r1, r5, r1
 8004d8e:	f104 0038 	add.w	r0, r4, #56	@ 0x38
 8004d92:	f003 fed5 	bl	8008b40 <PI_Controller>
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004d96:	ee07 0a90 	vmov	s15, r0
 8004d9a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004e00 <SMO_PLL_CalcSpeed+0x1f4>
        pHandle->hElAngle += hRotor_Speed;
 8004d9e:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
        pHandle->Ialfa_est = wIalfa_est_Next;
 8004da0:	f8c4 801c 	str.w	r8, [r4, #28]
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004da4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        pHandle->hElAngle += hRotor_Speed;
 8004da8:	4403      	add	r3, r0
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004daa:	ee67 7a87 	vmul.f32	s15, s15, s14
        pHandle->wBemf_alfa_est = wBemf_alfa_est_Next;
 8004dae:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004db2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
        pHandle->InstantaneousElSpeedDpp = hRotor_Speed;
 8004db6:	8660      	strh	r0, [r4, #50]	@ 0x32
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004db8:	ee17 2a90 	vmov	r2, s15
        pHandle->Ibeta_est = wIbeta_est_Next;
 8004dbc:	6227      	str	r7, [r4, #32]
        pHandle->Speed = (int16_t)(3.9f * (float)hRotor_Speed);
 8004dbe:	f8a4 2064 	strh.w	r2, [r4, #100]	@ 0x64
        pHandle->hElAngle += hRotor_Speed;
 8004dc2:	86a3      	strh	r3, [r4, #52]	@ 0x34
        pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8004dc4:	62a6      	str	r6, [r4, #40]	@ 0x28
}
 8004dc6:	b005      	add	sp, #20
 8004dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        retValue = 0;
 8004dcc:	4608      	mov	r0, r1
}
 8004dce:	b005      	add	sp, #20
 8004dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8004dd4:	6223      	str	r3, [r4, #32]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	e753      	b.n	8004c82 <SMO_PLL_CalcSpeed+0x76>
            pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 8004dda:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ddc:	4698      	mov	r8, r3
 8004dde:	e739      	b.n	8004c54 <SMO_PLL_CalcSpeed+0x48>
        else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 8004de0:	425a      	negs	r2, r3
 8004de2:	4591      	cmp	r9, r2
            pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 8004de4:	bfdc      	itt	le
 8004de6:	6242      	strle	r2, [r0, #36]	@ 0x24
 8004de8:	4691      	movle	r9, r2
 8004dea:	e724      	b.n	8004c36 <SMO_PLL_CalcSpeed+0x2a>
        else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 8004dec:	425a      	negs	r2, r3
 8004dee:	4297      	cmp	r7, r2
            pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 8004df0:	bfdc      	itt	le
 8004df2:	61e2      	strle	r2, [r4, #28]
 8004df4:	4617      	movle	r7, r2
 8004df6:	e73c      	b.n	8004c72 <SMO_PLL_CalcSpeed+0x66>
        hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 8004df8:	fa1f fa83 	uxth.w	sl, r3
 8004dfc:	e7b3      	b.n	8004d66 <SMO_PLL_CalcSpeed+0x15a>
 8004dfe:	bf00      	nop
 8004e00:	4079999a 	.word	0x4079999a

08004e04 <SMO_GetSpeed>:
}
 8004e04:	f9b0 0064 	ldrsh.w	r0, [r0, #100]	@ 0x64
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop

08004e0c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e48 <HAL_MspInit+0x3c>)
{
 8004e0e:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e12:	f042 0201 	orr.w	r2, r2, #1
 8004e16:	661a      	str	r2, [r3, #96]	@ 0x60
 8004e18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8004e1a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e1c:	f002 0201 	and.w	r2, r2, #1
 8004e20:	9200      	str	r2, [sp, #0]
 8004e22:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e26:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004e2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e32:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8004e34:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e36:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8004e38:	f001 fb04 	bl	8006444 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e3c:	b003      	add	sp, #12
 8004e3e:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8004e42:	f001 be95 	b.w	8006b70 <HAL_PWREx_DisableUCPDDeadBattery>
 8004e46:	bf00      	nop
 8004e48:	40021000 	.word	0x40021000

08004e4c <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8004e4c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004e50:	2240      	movs	r2, #64	@ 0x40
 8004e52:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 8004e54:	f7fd bfbe 	b.w	8002dd4 <TSK_HighFrequencyTask>

08004e58 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004e58:	4b03      	ldr	r3, [pc, #12]	@ (8004e68 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8004e5a:	4804      	ldr	r0, [pc, #16]	@ (8004e6c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8004e5c:	f06f 0201 	mvn.w	r2, #1
 8004e60:	611a      	str	r2, [r3, #16]
 8004e62:	f004 bcc1 	b.w	80097e8 <R3_2_TIMx_UP_IRQHandler>
 8004e66:	bf00      	nop
 8004e68:	40012c00 	.word	0x40012c00
 8004e6c:	200002a4 	.word	0x200002a4

08004e70 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8004e70:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8004e72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8004e74:	691a      	ldr	r2, [r3, #16]
 8004e76:	0611      	lsls	r1, r2, #24
 8004e78:	d505      	bpl.n	8004e86 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8004e7a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8004e7e:	480a      	ldr	r0, [pc, #40]	@ (8004ea8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8004e80:	611a      	str	r2, [r3, #16]
 8004e82:	f004 fd17 	bl	80098b4 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8004e86:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	05d2      	lsls	r2, r2, #23
 8004e8c:	d505      	bpl.n	8004e9a <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8004e8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8004e92:	4805      	ldr	r0, [pc, #20]	@ (8004ea8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8004e94:	611a      	str	r2, [r3, #16]
 8004e96:	f004 fce9 	bl	800986c <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8004e9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8004e9e:	f7fd bf55 	b.w	8002d4c <MC_Scheduler>
 8004ea2:	bf00      	nop
 8004ea4:	40012c00 	.word	0x40012c00
 8004ea8:	200002a4 	.word	0x200002a4

08004eac <DMA2_Channel2_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 8004eac:	4b04      	ldr	r3, [pc, #16]	@ (8004ec0 <DMA2_Channel2_IRQHandler+0x14>)
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	0692      	lsls	r2, r2, #26
 8004eb2:	d400      	bmi.n	8004eb6 <DMA2_Channel2_IRQHandler+0xa>
  }
  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

  /* USER CODE BEGIN MCP_RX_IRQHandler_A 1 */

}
 8004eb4:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8004eb6:	2220      	movs	r2, #32
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 8004eb8:	4802      	ldr	r0, [pc, #8]	@ (8004ec4 <DMA2_Channel2_IRQHandler+0x18>)
 8004eba:	605a      	str	r2, [r3, #4]
 8004ebc:	f7fc bdc6 	b.w	8001a4c <ASPEP_HWDataReceivedIT>
 8004ec0:	40020400 	.word	0x40020400
 8004ec4:	200005cc 	.word	0x200005cc

08004ec8 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8004ec8:	4b41      	ldr	r3, [pc, #260]	@ (8004fd0 <USART2_IRQHandler+0x108>)
 8004eca:	69da      	ldr	r2, [r3, #28]
 8004ecc:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USARTA_IRQHandler(void)
{
 8004ece:	b510      	push	{r4, lr}
 8004ed0:	d509      	bpl.n	8004ee6 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004ed2:	4940      	ldr	r1, [pc, #256]	@ (8004fd4 <USART2_IRQHandler+0x10c>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 8004ed4:	4840      	ldr	r0, [pc, #256]	@ (8004fd8 <USART2_IRQHandler+0x110>)
 8004ed6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8004ed8:	2440      	movs	r4, #64	@ 0x40
 8004eda:	f022 0201 	bic.w	r2, r2, #1
 8004ede:	630a      	str	r2, [r1, #48]	@ 0x30
 8004ee0:	621c      	str	r4, [r3, #32]
 8004ee2:	f7fc fc07 	bl	80016f4 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8004fd0 <USART2_IRQHandler+0x108>)
 8004ee8:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004eea:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004eec:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 8004eee:	689c      	ldr	r4, [r3, #8]
 8004ef0:	07e4      	lsls	r4, r4, #31
 8004ef2:	d526      	bpl.n	8004f42 <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004ef4:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8004ef8:	f000 0008 	and.w	r0, r0, #8
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 8004efc:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004efe:	f001 0104 	and.w	r1, r1, #4
 8004f02:	430a      	orrs	r2, r1
 8004f04:	d01d      	beq.n	8004f42 <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 8004f06:	220e      	movs	r2, #14
 8004f08:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f0e:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8004f12:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8004f16:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1a:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8004f1e:	e840 3100 	strex	r1, r3, [r0]
 8004f22:	2900      	cmp	r1, #0
 8004f24:	d1f3      	bne.n	8004f0e <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f26:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f2a:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8004f2e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004f32:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f36:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8004f3a:	e840 3100 	strex	r1, r3, [r0]
 8004f3e:	2900      	cmp	r1, #0
 8004f40:	d1f3      	bne.n	8004f2a <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8004f42:	4b23      	ldr	r3, [pc, #140]	@ (8004fd0 <USART2_IRQHandler+0x108>)
 8004f44:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8004f46:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8004f48:	06d2      	lsls	r2, r2, #27
 8004f4a:	d540      	bpl.n	8004fce <USART2_IRQHandler+0x106>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8004f4c:	06db      	lsls	r3, r3, #27
 8004f4e:	d53e      	bpl.n	8004fce <USART2_IRQHandler+0x106>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f50:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f54:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8004f58:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004f5c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f60:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8004f64:	e840 3100 	strex	r1, r3, [r0]
 8004f68:	2900      	cmp	r1, #0
 8004f6a:	d1f3      	bne.n	8004f54 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f70:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8004f74:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8004f78:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7c:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8004f80:	e840 3100 	strex	r1, r3, [r0]
 8004f84:	2900      	cmp	r1, #0
 8004f86:	d1f3      	bne.n	8004f70 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f8c:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8004f90:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004f94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f98:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8004f9c:	e840 3100 	strex	r1, r3, [r0]
 8004fa0:	2900      	cmp	r1, #0
 8004fa2:	d1f3      	bne.n	8004f8c <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8004fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd0 <USART2_IRQHandler+0x108>)
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004fac:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8004fbc:	e840 3100 	strex	r1, r3, [r0]
 8004fc0:	2900      	cmp	r1, #0
 8004fc2:	d1f3      	bne.n	8004fac <USART2_IRQHandler+0xe4>
  }

  /* USER CODE BEGIN USARTA_IRQn 1 */

  /* USER CODE END USARTA_IRQn 1 */
}
 8004fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 8004fc8:	4803      	ldr	r0, [pc, #12]	@ (8004fd8 <USART2_IRQHandler+0x110>)
 8004fca:	f7fc bd8d 	b.w	8001ae8 <ASPEP_HWDMAReset>
}
 8004fce:	bd10      	pop	{r4, pc}
 8004fd0:	40004400 	.word	0x40004400
 8004fd4:	40020400 	.word	0x40020400
 8004fd8:	200005cc 	.word	0x200005cc

08004fdc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8004fdc:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8004fde:	f7fe f833 	bl	8003048 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 8004fe2:	e7fe      	b.n	8004fe2 <HardFault_Handler+0x6>

08004fe4 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8004fe4:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8004fe6:	4c0a      	ldr	r4, [pc, #40]	@ (8005010 <SysTick_Handler+0x2c>)
 8004fe8:	7823      	ldrb	r3, [r4, #0]
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d006      	beq.n	8004ffc <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8004fee:	3301      	adds	r3, #1
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8004ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8004ff8:	f7fe b81a 	b.w	8003030 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8004ffc:	f000 fb54 	bl	80056a8 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8005000:	f001 fa98 	bl	8006534 <HAL_SYSTICK_IRQHandler>
 8005004:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8005006:	7023      	strb	r3, [r4, #0]
}
 8005008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 800500c:	f7fe b810 	b.w	8003030 <MC_RunMotorControlTasks>
 8005010:	20000654 	.word	0x20000654

08005014 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005014:	4b04      	ldr	r3, [pc, #16]	@ (8005028 <EXTI15_10_IRQHandler+0x14>)
 8005016:	695a      	ldr	r2, [r3, #20]
  */
void EXTI15_10_IRQHandler (void)
{
	// PC13被配置为外部中断引脚。根据STM32的中断分组规则，  PC13  属于  EXTI Line 10到15  的组。因此，处理  PC13  中断的中断处理函数被命名为  EXTI15_10_IRQHandler  。
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13) )
 8005018:	0492      	lsls	r2, r2, #18
 800501a:	d400      	bmi.n	800501e <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_13);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 800501c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800501e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005022:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 8005024:	f7fe b820 	b.w	8003068 <UI_HandleStartStopButton_cb>
 8005028:	40010400 	.word	0x40010400
 800502c:	00000000 	.word	0x00000000

08005030 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005030:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005032:	2400      	movs	r4, #0
{
 8005034:	b0a9      	sub	sp, #164	@ 0xa4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005036:	2234      	movs	r2, #52	@ 0x34
 8005038:	4621      	mov	r1, r4
 800503a:	a81b      	add	r0, sp, #108	@ 0x6c

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800503c:	4d74      	ldr	r5, [pc, #464]	@ (8005210 <MX_TIM1_Init+0x1e0>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800503e:	940a      	str	r4, [sp, #40]	@ 0x28
 8005040:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8005044:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005048:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800504c:	e9cd 4407 	strd	r4, r4, [sp, #28]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005050:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
 8005054:	e9cd 4417 	strd	r4, r4, [sp, #92]	@ 0x5c
 8005058:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800505c:	9402      	str	r4, [sp, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800505e:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005060:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005062:	f005 fcad 	bl	800a9c0 <memset>
  htim1.Instance = TIM1;
 8005066:	4a6b      	ldr	r2, [pc, #428]	@ (8005214 <MX_TIM1_Init+0x1e4>)
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005068:	2320      	movs	r3, #32
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 800506a:	e9c5 2400 	strd	r2, r4, [r5]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800506e:	60ab      	str	r3, [r5, #8]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8005070:	f640 3211 	movw	r2, #2833	@ 0xb11
 8005074:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005078:	e9c5 2303 	strd	r2, r3, [r5, #12]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800507c:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800507e:	2301      	movs	r3, #1
 8005080:	e9c5 3405 	strd	r3, r4, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8005084:	f002 fb3a 	bl	80076fc <HAL_TIM_Base_Init>
 8005088:	2800      	cmp	r0, #0
 800508a:	d17a      	bne.n	8005182 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800508c:	4860      	ldr	r0, [pc, #384]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 800508e:	f002 fbad 	bl	80077ec <HAL_TIM_PWM_Init>
 8005092:	2800      	cmp	r0, #0
 8005094:	d17c      	bne.n	8005190 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8005096:	2206      	movs	r2, #6
 8005098:	2310      	movs	r3, #16
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800509a:	485d      	ldr	r0, [pc, #372]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 800509c:	a90a      	add	r1, sp, #40	@ 0x28
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800509e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80050a2:	f002 fc19 	bl	80078d8 <HAL_TIM_SlaveConfigSynchro>
 80050a6:	2800      	cmp	r0, #0
 80050a8:	f040 808a 	bne.w	80051c0 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80050b0:	2270      	movs	r2, #112	@ 0x70
 80050b2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80050b4:	4856      	ldr	r0, [pc, #344]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 80050b6:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80050b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80050bc:	f002 fdd0 	bl	8007c60 <HAL_TIMEx_MasterConfigSynchronization>
 80050c0:	2800      	cmp	r0, #0
 80050c2:	d17a      	bne.n	80051ba <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80050c4:	ed9f 7b4e 	vldr	d7, [pc, #312]	@ 8005200 <MX_TIM1_Init+0x1d0>
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 80050c8:	2301      	movs	r3, #1
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80050ca:	4851      	ldr	r0, [pc, #324]	@ (8005210 <MX_TIM1_Init+0x1e0>)
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 80050cc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80050ce:	aa06      	add	r2, sp, #24
 80050d0:	2102      	movs	r1, #2
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80050d2:	ed8d 7b06 	vstr	d7, [sp, #24]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80050d6:	f002 fe63 	bl	8007da0 <HAL_TIMEx_ConfigBreakInput>
 80050da:	2800      	cmp	r0, #0
 80050dc:	d16a      	bne.n	80051b4 <MX_TIM1_Init+0x184>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050de:	ed9f 7b4a 	vldr	d7, [pc, #296]	@ 8005208 <MX_TIM1_Init+0x1d8>
  sConfigOC.Pulse = 0;
 80050e2:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80050e4:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050e6:	484a      	ldr	r0, [pc, #296]	@ (8005210 <MX_TIM1_Init+0x1e0>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80050e8:	921a      	str	r2, [sp, #104]	@ 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050ea:	a914      	add	r1, sp, #80	@ 0x50
  sConfigOC.Pulse = 0;
 80050ec:	e9cd 3214 	strd	r3, r2, [sp, #80]	@ 0x50
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80050f0:	e9cd 2216 	strd	r2, r2, [sp, #88]	@ 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050f4:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050f8:	f002 fccc 	bl	8007a94 <HAL_TIM_PWM_ConfigChannel>
 80050fc:	2800      	cmp	r0, #0
 80050fe:	d156      	bne.n	80051ae <MX_TIM1_Init+0x17e>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005100:	4843      	ldr	r0, [pc, #268]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 8005102:	2204      	movs	r2, #4
 8005104:	a914      	add	r1, sp, #80	@ 0x50
 8005106:	f002 fcc5 	bl	8007a94 <HAL_TIM_PWM_ConfigChannel>
 800510a:	2800      	cmp	r0, #0
 800510c:	d14c      	bne.n	80051a8 <MX_TIM1_Init+0x178>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800510e:	4840      	ldr	r0, [pc, #256]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 8005110:	2208      	movs	r2, #8
 8005112:	a914      	add	r1, sp, #80	@ 0x50
 8005114:	f002 fcbe 	bl	8007a94 <HAL_TIM_PWM_ConfigChannel>
 8005118:	2800      	cmp	r0, #0
 800511a:	d142      	bne.n	80051a2 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800511c:	2370      	movs	r3, #112	@ 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800511e:	483c      	ldr	r0, [pc, #240]	@ (8005210 <MX_TIM1_Init+0x1e0>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005120:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005122:	a914      	add	r1, sp, #80	@ 0x50
 8005124:	220c      	movs	r2, #12
 8005126:	f002 fcb5 	bl	8007a94 <HAL_TIM_PWM_ConfigChannel>
 800512a:	2800      	cmp	r0, #0
 800512c:	d136      	bne.n	800519c <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800512e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005132:	921b      	str	r2, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8005134:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8005138:	f44f 7280 	mov.w	r2, #256	@ 0x100
  sBreakDeadTimeConfig.DeadTime = 0;
 800513c:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 800513e:	e9cd 421c 	strd	r4, r2, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8005142:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005146:	e9cd 3222 	strd	r3, r2, [sp, #136]	@ 0x88
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 3;
 800514a:	f04f 7c00 	mov.w	ip, #33554432	@ 0x2000000
 800514e:	2203      	movs	r2, #3
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005150:	482f      	ldr	r0, [pc, #188]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 8005152:	a91b      	add	r1, sp, #108	@ 0x6c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005154:	e9cd 331e 	strd	r3, r3, [sp, #120]	@ 0x78
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005158:	e9cd 3320 	strd	r3, r3, [sp, #128]	@ 0x80
  sBreakDeadTimeConfig.Break2Filter = 3;
 800515c:	e9cd c224 	strd	ip, r2, [sp, #144]	@ 0x90
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005160:	e9cd 3326 	strd	r3, r3, [sp, #152]	@ 0x98
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005164:	f002 fdce 	bl	8007d04 <HAL_TIMEx_ConfigBreakDeadTime>
 8005168:	b9a8      	cbnz	r0, 8005196 <MX_TIM1_Init+0x166>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 800516a:	4a2a      	ldr	r2, [pc, #168]	@ (8005214 <MX_TIM1_Init+0x1e4>)
 800516c:	6829      	ldr	r1, [r5, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800516e:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8005170:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005172:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8005176:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 800517a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if(timHandle->Instance==TIM1)
 800517c:	d023      	beq.n	80051c6 <MX_TIM1_Init+0x196>
}
 800517e:	b029      	add	sp, #164	@ 0xa4
 8005180:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8005182:	f7fd f8e1 	bl	8002348 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005186:	4822      	ldr	r0, [pc, #136]	@ (8005210 <MX_TIM1_Init+0x1e0>)
 8005188:	f002 fb30 	bl	80077ec <HAL_TIM_PWM_Init>
 800518c:	2800      	cmp	r0, #0
 800518e:	d082      	beq.n	8005096 <MX_TIM1_Init+0x66>
    Error_Handler();
 8005190:	f7fd f8da 	bl	8002348 <Error_Handler>
 8005194:	e77f      	b.n	8005096 <MX_TIM1_Init+0x66>
    Error_Handler();
 8005196:	f7fd f8d7 	bl	8002348 <Error_Handler>
 800519a:	e7e6      	b.n	800516a <MX_TIM1_Init+0x13a>
    Error_Handler();
 800519c:	f7fd f8d4 	bl	8002348 <Error_Handler>
 80051a0:	e7c5      	b.n	800512e <MX_TIM1_Init+0xfe>
    Error_Handler();
 80051a2:	f7fd f8d1 	bl	8002348 <Error_Handler>
 80051a6:	e7b9      	b.n	800511c <MX_TIM1_Init+0xec>
    Error_Handler();
 80051a8:	f7fd f8ce 	bl	8002348 <Error_Handler>
 80051ac:	e7af      	b.n	800510e <MX_TIM1_Init+0xde>
    Error_Handler();
 80051ae:	f7fd f8cb 	bl	8002348 <Error_Handler>
 80051b2:	e7a5      	b.n	8005100 <MX_TIM1_Init+0xd0>
    Error_Handler();
 80051b4:	f7fd f8c8 	bl	8002348 <Error_Handler>
 80051b8:	e791      	b.n	80050de <MX_TIM1_Init+0xae>
    Error_Handler();
 80051ba:	f7fd f8c5 	bl	8002348 <Error_Handler>
 80051be:	e781      	b.n	80050c4 <MX_TIM1_Init+0x94>
    Error_Handler();
 80051c0:	f7fd f8c2 	bl	8002348 <Error_Handler>
 80051c4:	e772      	b.n	80050ac <MX_TIM1_Init+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051c6:	f502 4264 	add.w	r2, r2, #58368	@ 0xe400
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ca:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051cc:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 80051ce:	f041 0101 	orr.w	r1, r1, #1
 80051d2:	64d1      	str	r1, [r2, #76]	@ 0x4c
 80051d4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80051d6:	f002 0201 	and.w	r2, r2, #1
 80051da:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80051dc:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80051e0:	2206      	movs	r2, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051e2:	a90f      	add	r1, sp, #60	@ 0x3c
 80051e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e8:	e9cd 430f 	strd	r4, r3, [sp, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80051ec:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051f0:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80051f2:	9213      	str	r2, [sp, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051f4:	f001 fb3c 	bl	8006870 <HAL_GPIO_Init>
}
 80051f8:	b029      	add	sp, #164	@ 0xa4
 80051fa:	bd30      	pop	{r4, r5, pc}
 80051fc:	f3af 8000 	nop.w
 8005200:	00000001 	.word	0x00000001
 8005204:	00000001 	.word	0x00000001
	...
 8005210:	20001d90 	.word	0x20001d90
 8005214:	40012c00 	.word	0x40012c00

08005218 <HAL_TIM_Base_MspInit>:
{
 8005218:	b510      	push	{r4, lr}
  if(tim_baseHandle->Instance==TIM1)
 800521a:	4a1b      	ldr	r2, [pc, #108]	@ (8005288 <HAL_TIM_Base_MspInit+0x70>)
 800521c:	6801      	ldr	r1, [r0, #0]
{
 800521e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005220:	2300      	movs	r3, #0
  if(tim_baseHandle->Instance==TIM1)
 8005222:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005224:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005228:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800522c:	9306      	str	r3, [sp, #24]
  if(tim_baseHandle->Instance==TIM1)
 800522e:	d001      	beq.n	8005234 <HAL_TIM_Base_MspInit+0x1c>
}
 8005230:	b008      	add	sp, #32
 8005232:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005234:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005238:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 800523c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8005280 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005240:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005246:	661a      	str	r2, [r3, #96]	@ 0x60
 8005248:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800524a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800524e:	9200      	str	r2, [sp, #0]
 8005250:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005252:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005254:	f042 0201 	orr.w	r2, r2, #1
 8005258:	64da      	str	r2, [r3, #76]	@ 0x4c
 800525a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005262:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8005264:	230c      	movs	r3, #12
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8005266:	a902      	add	r1, sp, #8
 8005268:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 800526c:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005270:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005272:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8005274:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8005276:	f001 fafb 	bl	8006870 <HAL_GPIO_Init>
}
 800527a:	b008      	add	sp, #32
 800527c:	bd10      	pop	{r4, pc}
 800527e:	bf00      	nop
 8005280:	00000800 	.word	0x00000800
 8005284:	00000012 	.word	0x00000012
 8005288:	40012c00 	.word	0x40012c00

0800528c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800528c:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800528e:	481f      	ldr	r0, [pc, #124]	@ (800530c <MX_USART2_UART_Init+0x80>)
 8005290:	4c1f      	ldr	r4, [pc, #124]	@ (8005310 <MX_USART2_UART_Init+0x84>)
  huart2.Init.BaudRate = 1843200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005292:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 1843200;
 8005294:	f44f 11e1 	mov.w	r1, #1843200	@ 0x1c2000
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005298:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 1843200;
 800529a:	e9c0 4100 	strd	r4, r1, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800529e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80052a2:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80052a6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80052aa:	e9c0 3308 	strd	r3, r3, [r0, #32]
 80052ae:	6283      	str	r3, [r0, #40]	@ 0x28
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80052b0:	f002 ffe6 	bl	8008280 <HAL_UART_Init>
 80052b4:	b970      	cbnz	r0, 80052d4 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052b6:	4815      	ldr	r0, [pc, #84]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052b8:	2100      	movs	r1, #0
 80052ba:	f003 f86b 	bl	8008394 <HAL_UARTEx_SetTxFifoThreshold>
 80052be:	b988      	cbnz	r0, 80052e4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052c0:	4812      	ldr	r0, [pc, #72]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052c2:	2100      	movs	r1, #0
 80052c4:	f003 f8a8 	bl	8008418 <HAL_UARTEx_SetRxFifoThreshold>
 80052c8:	b9a0      	cbnz	r0, 80052f4 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80052ca:	4810      	ldr	r0, [pc, #64]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052cc:	f003 f844 	bl	8008358 <HAL_UARTEx_DisableFifoMode>
 80052d0:	b9b8      	cbnz	r0, 8005302 <MX_USART2_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80052d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80052d4:	f7fd f838 	bl	8002348 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052d8:	480c      	ldr	r0, [pc, #48]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052da:	2100      	movs	r1, #0
 80052dc:	f003 f85a 	bl	8008394 <HAL_UARTEx_SetTxFifoThreshold>
 80052e0:	2800      	cmp	r0, #0
 80052e2:	d0ed      	beq.n	80052c0 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 80052e4:	f7fd f830 	bl	8002348 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80052e8:	4808      	ldr	r0, [pc, #32]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052ea:	2100      	movs	r1, #0
 80052ec:	f003 f894 	bl	8008418 <HAL_UARTEx_SetRxFifoThreshold>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d0ea      	beq.n	80052ca <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 80052f4:	f7fd f828 	bl	8002348 <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80052f8:	4804      	ldr	r0, [pc, #16]	@ (800530c <MX_USART2_UART_Init+0x80>)
 80052fa:	f003 f82d 	bl	8008358 <HAL_UARTEx_DisableFifoMode>
 80052fe:	2800      	cmp	r0, #0
 8005300:	d0e7      	beq.n	80052d2 <MX_USART2_UART_Init+0x46>
}
 8005302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005306:	f7fd b81f 	b.w	8002348 <Error_Handler>
 800530a:	bf00      	nop
 800530c:	20001ea0 	.word	0x20001ea0
 8005310:	40004400 	.word	0x40004400

08005314 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005314:	b570      	push	{r4, r5, r6, lr}
 8005316:	4604      	mov	r4, r0
 8005318:	b098      	sub	sp, #96	@ 0x60

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800531a:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800531c:	2244      	movs	r2, #68	@ 0x44
 800531e:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005320:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8005324:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005328:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800532a:	f005 fb49 	bl	800a9c0 <memset>
  if(uartHandle->Instance==USART2)
 800532e:	4b31      	ldr	r3, [pc, #196]	@ (80053f4 <HAL_UART_MspInit+0xe0>)
 8005330:	6822      	ldr	r2, [r4, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d001      	beq.n	800533a <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005336:	b018      	add	sp, #96	@ 0x60
 8005338:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800533a:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800533c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800533e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005340:	f001 ffce 	bl	80072e0 <HAL_RCCEx_PeriphCLKConfig>
 8005344:	2800      	cmp	r0, #0
 8005346:	d14c      	bne.n	80053e2 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005348:	4b2b      	ldr	r3, [pc, #172]	@ (80053f8 <HAL_UART_MspInit+0xe4>)
    hdma_usart2_rx.Instance = DMA2_Channel2;
 800534a:	4e2c      	ldr	r6, [pc, #176]	@ (80053fc <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800534c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800534e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005352:	659a      	str	r2, [r3, #88]	@ 0x58
 8005354:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005356:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800535a:	9200      	str	r2, [sp, #0]
 800535c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800535e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005360:	f042 0201 	orr.w	r2, r2, #1
 8005364:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800536e:	220c      	movs	r2, #12
 8005370:	2302      	movs	r3, #2
 8005372:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005376:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005378:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 800537a:	2300      	movs	r3, #0
 800537c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005380:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005382:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005388:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800538a:	f001 fa71 	bl	8006870 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800538e:	491c      	ldr	r1, [pc, #112]	@ (8005400 <HAL_UART_MspInit+0xec>)
 8005390:	221a      	movs	r2, #26
 8005392:	2300      	movs	r3, #0
 8005394:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005398:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800539a:	2280      	movs	r2, #128	@ 0x80
 800539c:	e9c6 3302 	strd	r3, r3, [r6, #8]
 80053a0:	e9c6 2304 	strd	r2, r3, [r6, #16]
 80053a4:	e9c6 3306 	strd	r3, r3, [r6, #24]
 80053a8:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80053aa:	f001 f9cf 	bl	800674c <HAL_DMA_Init>
 80053ae:	b9f0      	cbnz	r0, 80053ee <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA2_Channel3;
 80053b0:	4d14      	ldr	r5, [pc, #80]	@ (8005404 <HAL_UART_MspInit+0xf0>)
 80053b2:	4915      	ldr	r1, [pc, #84]	@ (8005408 <HAL_UART_MspInit+0xf4>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80053b4:	67e6      	str	r6, [r4, #124]	@ 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80053b6:	221b      	movs	r2, #27
 80053b8:	2300      	movs	r3, #0
 80053ba:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80053be:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80053c0:	2110      	movs	r1, #16
 80053c2:	2280      	movs	r2, #128	@ 0x80
 80053c4:	e9c5 1302 	strd	r1, r3, [r5, #8]
 80053c8:	e9c5 3305 	strd	r3, r3, [r5, #20]
 80053cc:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80053d0:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80053d2:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80053d4:	f001 f9ba 	bl	800674c <HAL_DMA_Init>
 80053d8:	b930      	cbnz	r0, 80053e8 <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80053da:	67a5      	str	r5, [r4, #120]	@ 0x78
 80053dc:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80053de:	b018      	add	sp, #96	@ 0x60
 80053e0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80053e2:	f7fc ffb1 	bl	8002348 <Error_Handler>
 80053e6:	e7af      	b.n	8005348 <HAL_UART_MspInit+0x34>
      Error_Handler();
 80053e8:	f7fc ffae 	bl	8002348 <Error_Handler>
 80053ec:	e7f5      	b.n	80053da <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80053ee:	f7fc ffab 	bl	8002348 <Error_Handler>
 80053f2:	e7dd      	b.n	80053b0 <HAL_UART_MspInit+0x9c>
 80053f4:	40004400 	.word	0x40004400
 80053f8:	40021000 	.word	0x40021000
 80053fc:	20001e40 	.word	0x20001e40
 8005400:	4002041c 	.word	0x4002041c
 8005404:	20001de0 	.word	0x20001de0
 8005408:	40020430 	.word	0x40020430

0800540c <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 800540c:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800540e:	2340      	movs	r3, #64	@ 0x40
{
 8005410:	b470      	push	{r4, r5, r6}
 8005412:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005414:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8005418:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	e842 3100 	strex	r1, r3, [r2]
 8005420:	2900      	cmp	r1, #0
 8005422:	d1f7      	bne.n	8005414 <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8005424:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	e851 3f00 	ldrex	r3, [r1]
 800542c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005430:	e841 3400 	strex	r4, r3, [r1]
 8005434:	2c00      	cmp	r4, #0
 8005436:	d1f7      	bne.n	8005428 <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005438:	6901      	ldr	r1, [r0, #16]
 800543a:	4e17      	ldr	r6, [pc, #92]	@ (8005498 <UASPEP_INIT+0x8c>)
 800543c:	6883      	ldr	r3, [r0, #8]
 800543e:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8005440:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005442:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8005444:	f102 0128 	add.w	r1, r2, #40	@ 0x28
 8005448:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800544a:	68c3      	ldr	r3, [r0, #12]
 800544c:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 800544e:	2340      	movs	r3, #64	@ 0x40
 8005450:	6213      	str	r3, [r2, #32]
 8005452:	586b      	ldr	r3, [r5, r1]
 8005454:	f043 0302 	orr.w	r3, r3, #2
 8005458:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800545a:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	e851 3f00 	ldrex	r3, [r1]
 8005462:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	e841 3400 	strex	r4, r3, [r1]
 800546a:	2c00      	cmp	r4, #0
 800546c:	d1f7      	bne.n	800545e <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800546e:	68c3      	ldr	r3, [r0, #12]
 8005470:	5cf0      	ldrb	r0, [r6, r3]
 8005472:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8005474:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005478:	2340      	movs	r3, #64	@ 0x40
 800547a:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800547c:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005480:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548a:	e841 3200 	strex	r2, r3, [r1]
 800548e:	2a00      	cmp	r2, #0
 8005490:	d1f7      	bne.n	8005482 <UASPEP_INIT+0x76>
}
 8005492:	bc70      	pop	{r4, r5, r6}
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	0800ad6c 	.word	0x0800ad6c

0800549c <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 800549c:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800549e:	6903      	ldr	r3, [r0, #16]
 80054a0:	4d0b      	ldr	r5, [pc, #44]	@ (80054d0 <UASPEP_SEND_PACKET+0x34>)
 80054a2:	6884      	ldr	r4, [r0, #8]
 80054a4:	5ceb      	ldrb	r3, [r5, r3]
 80054a6:	58e5      	ldr	r5, [r4, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80054a8:	07ed      	lsls	r5, r5, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80054aa:	eb04 0003 	add.w	r0, r4, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80054ae:	d40b      	bmi.n	80054c8 <UASPEP_SEND_PACKET+0x2c>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80054b0:	60c1      	str	r1, [r0, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80054b2:	6841      	ldr	r1, [r0, #4]
 80054b4:	0c09      	lsrs	r1, r1, #16
 80054b6:	0409      	lsls	r1, r1, #16
 80054b8:	430a      	orrs	r2, r1
 80054ba:	6042      	str	r2, [r0, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80054bc:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 80054be:	2001      	movs	r0, #1
 80054c0:	4302      	orrs	r2, r0
 80054c2:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return result;
}
 80054c4:	bc30      	pop	{r4, r5}
 80054c6:	4770      	bx	lr
    result = false;
 80054c8:	2000      	movs	r0, #0
}
 80054ca:	bc30      	pop	{r4, r5}
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	0800ad6c 	.word	0x0800ad6c

080054d4 <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 80054d4:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80054d6:	68c3      	ldr	r3, [r0, #12]
 80054d8:	4d0b      	ldr	r5, [pc, #44]	@ (8005508 <UASPEP_RECEIVE_BUFFER+0x34>)
 80054da:	6844      	ldr	r4, [r0, #4]
 80054dc:	5ce8      	ldrb	r0, [r5, r3]
 80054de:	5823      	ldr	r3, [r4, r0]
 80054e0:	eb04 0c00 	add.w	ip, r4, r0
 80054e4:	f023 0301 	bic.w	r3, r3, #1
 80054e8:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80054ea:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80054ee:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80054f2:	0c1b      	lsrs	r3, r3, #16
 80054f4:	041b      	lsls	r3, r3, #16
 80054f6:	4313      	orrs	r3, r2
 80054f8:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80054fc:	5823      	ldr	r3, [r4, r0]
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8005504:	bc30      	pop	{r4, r5}
 8005506:	4770      	bx	lr
 8005508:	0800ad6c 	.word	0x0800ad6c

0800550c <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 800550c:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 800550e:	2310      	movs	r3, #16
 8005510:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005512:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005516:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	e842 3100 	strex	r1, r3, [r2]
 800551e:	2900      	cmp	r1, #0
 8005520:	d1f7      	bne.n	8005512 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8005522:	4770      	bx	lr

08005524 <WelfordStats_Init>:
#include <math.h>
#include <stdio.h>
#include "welford.h"

void WelfordCore_Init(WelfordCore* core) {
    core->mean = 0.0f;
 8005524:	2300      	movs	r3, #0
    core->MS = 0.0f;
    core->n = 0;
 8005526:	2200      	movs	r2, #0
}

void WelfordStats_Init(WelfordStats* stats, unsigned int max_count) {
    WelfordCore_Init(&stats->core[0]);
    WelfordCore_Init(&stats->core[1]);
    stats->active_index = 0;
 8005528:	e9c0 2205 	strd	r2, r2, [r0, #20]
    core->mean = 0.0f;
 800552c:	6003      	str	r3, [r0, #0]
    core->MS = 0.0f;
 800552e:	6043      	str	r3, [r0, #4]
    core->n = 0;
 8005530:	6082      	str	r2, [r0, #8]
    core->mean = 0.0f;
 8005532:	60c3      	str	r3, [r0, #12]
    core->MS = 0.0f;
 8005534:	6103      	str	r3, [r0, #16]
    stats->max_count = max_count;
 8005536:	61c1      	str	r1, [r0, #28]

}
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop

0800553c <WelfordStats_Update>:

void WelfordStats_Update(WelfordStats* stats, float x) {
    int a = stats->active_index;
 800553c:	6981      	ldr	r1, [r0, #24]
    int b = 1 - a;
 800553e:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8005542:	eb00 0383 	add.w	r3, r0, r3, lsl #2
void WelfordStats_Update(WelfordStats* stats, float x) {
 8005546:	b4f0      	push	{r4, r5, r6, r7}
    WelfordCore* active  = &stats->core[a];
    WelfordCore* standby = &stats->core[b];

    // 更新 active core（主统计器）
    float delta_a = x - active->mean;
    active->n += 1;
 8005548:	689c      	ldr	r4, [r3, #8]
    float delta_a = x - active->mean;
 800554a:	ed93 6a00 	vldr	s12, [r3]
    active->mean += delta_a / active->n;
    active->MS += delta_a * (x - active->mean);
 800554e:	ed93 7a01 	vldr	s14, [r3, #4]
    active->n += 1;
 8005552:	3401      	adds	r4, #1
    active->mean += delta_a / active->n;
 8005554:	ee07 4a90 	vmov	s15, r4
    float delta_a = x - active->mean;
 8005558:	ee70 6a46 	vsub.f32	s13, s0, s12
    active->mean += delta_a / active->n;
 800555c:	eef8 5a67 	vcvt.f32.u32	s11, s15
    active->n += 1;
 8005560:	609c      	str	r4, [r3, #8]
    active->mean += delta_a / active->n;
 8005562:	eec6 7aa5 	vdiv.f32	s15, s13, s11
    int b = 1 - a;
 8005566:	f1c1 0601 	rsb	r6, r1, #1
    active->mean += delta_a / active->n;
 800556a:	004a      	lsls	r2, r1, #1
 800556c:	ee77 7a86 	vadd.f32	s15, s15, s12
    active->MS += delta_a * (x - active->mean);
 8005570:	ee30 6a67 	vsub.f32	s12, s0, s15
    active->mean += delta_a / active->n;
 8005574:	edc3 7a00 	vstr	s15, [r3]
    active->MS += delta_a * (x - active->mean);
 8005578:	eef0 7a47 	vmov.f32	s15, s14
 800557c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005580:	edc3 7a01 	vstr	s15, [r3, #4]

    // 如果 active 超过半周期，则 standby 也开始更新
    if (active->n > stats->max_count / 2) {
 8005584:	69c5      	ldr	r5, [r0, #28]
 8005586:	ebb4 0f55 	cmp.w	r4, r5, lsr #1
 800558a:	d91e      	bls.n	80055ca <WelfordStats_Update+0x8e>
        float delta_b = x - standby->mean;
 800558c:	eb06 0446 	add.w	r4, r6, r6, lsl #1
 8005590:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8005594:	ed94 6a00 	vldr	s12, [r4]
        standby->n += 1;
 8005598:	68a7      	ldr	r7, [r4, #8]
        standby->mean += delta_b / standby->n;
        standby->MS += delta_b * (x - standby->mean);
 800559a:	ed94 7a01 	vldr	s14, [r4, #4]
        standby->n += 1;
 800559e:	3701      	adds	r7, #1
        standby->mean += delta_b / standby->n;
 80055a0:	ee07 7a90 	vmov	s15, r7
        float delta_b = x - standby->mean;
 80055a4:	ee70 6a46 	vsub.f32	s13, s0, s12
        standby->mean += delta_b / standby->n;
 80055a8:	eef8 5a67 	vcvt.f32.u32	s11, s15
        standby->n += 1;
 80055ac:	60a7      	str	r7, [r4, #8]
        standby->mean += delta_b / standby->n;
 80055ae:	eec6 7aa5 	vdiv.f32	s15, s13, s11
 80055b2:	ee77 7a86 	vadd.f32	s15, s15, s12
        standby->MS += delta_b * (x - standby->mean);
 80055b6:	ee30 0a67 	vsub.f32	s0, s0, s15
        standby->mean += delta_b / standby->n;
 80055ba:	edc4 7a00 	vstr	s15, [r4]
        standby->MS += delta_b * (x - standby->mean);
 80055be:	eef0 7a47 	vmov.f32	s15, s14
 80055c2:	eee0 7a26 	vfma.f32	s15, s0, s13
 80055c6:	edc4 7a01 	vstr	s15, [r4, #4]
    }

    // 如果 active 达到 max_count，则进行切换
    if (active->n >= stats->max_count) {
 80055ca:	440a      	add	r2, r1
 80055cc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80055d0:	6891      	ldr	r1, [r2, #8]
 80055d2:	428d      	cmp	r5, r1
 80055d4:	d805      	bhi.n	80055e2 <WelfordStats_Update+0xa6>
        // 切换主 core
        stats->active_index = b;

        // 被切换下来的 core重置
        active->n = 0;
        active->mean = 0.0f;
 80055d6:	2100      	movs	r1, #0
        active->n = 0;
 80055d8:	2400      	movs	r4, #0
        stats->active_index = b;
 80055da:	6186      	str	r6, [r0, #24]
        active->n = 0;
 80055dc:	6094      	str	r4, [r2, #8]
        active->mean = 0.0f;
 80055de:	6019      	str	r1, [r3, #0]
        active->MS = 0.0f;
 80055e0:	6059      	str	r1, [r3, #4]
    }
}
 80055e2:	bcf0      	pop	{r4, r5, r6, r7}
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <WelfordStats_GetMean>:


float WelfordStats_GetMean(const WelfordStats* stats) {
    return stats->core[stats->active_index].mean;
 80055e8:	6983      	ldr	r3, [r0, #24]
 80055ea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80055ee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
}
 80055f2:	ed90 0a00 	vldr	s0, [r0]
 80055f6:	4770      	bx	lr

080055f8 <WelfordStats_GetVariance>:

float WelfordStats_GetVariance(const WelfordStats* stats) {
    const WelfordCore* core = &stats->core[stats->active_index];
 80055f8:	6983      	ldr	r3, [r0, #24]
    return (core->n < 2) ? 0.0f : core->MS / (core->n - 1);
 80055fa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80055fe:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8005602:	6883      	ldr	r3, [r0, #8]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d909      	bls.n	800561c <WelfordStats_GetVariance+0x24>
 8005608:	3b01      	subs	r3, #1
 800560a:	ee07 3a90 	vmov	s15, r3
 800560e:	ed90 7a01 	vldr	s14, [r0, #4]
 8005612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005616:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800561a:	4770      	bx	lr
 800561c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005624 <WelfordStats_GetVariance+0x2c>
}
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	00000000 	.word	0x00000000

08005628 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005628:	4a03      	ldr	r2, [pc, #12]	@ (8005638 <SystemInit+0x10>)
 800562a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800562e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005632:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005636:	4770      	bx	lr
 8005638:	e000ed00 	.word	0xe000ed00

0800563c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800563c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <HAL_InitTick+0x40>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	b90b      	cbnz	r3, 8005648 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8005644:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8005646:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005648:	490d      	ldr	r1, [pc, #52]	@ (8005680 <HAL_InitTick+0x44>)
 800564a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800564e:	4605      	mov	r5, r0
 8005650:	fbb2 f3f3 	udiv	r3, r2, r3
 8005654:	6808      	ldr	r0, [r1, #0]
 8005656:	fbb0 f0f3 	udiv	r0, r0, r3
 800565a:	f000 ff4f 	bl	80064fc <HAL_SYSTICK_Config>
 800565e:	4604      	mov	r4, r0
 8005660:	2800      	cmp	r0, #0
 8005662:	d1ef      	bne.n	8005644 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005664:	2d0f      	cmp	r5, #15
 8005666:	d8ed      	bhi.n	8005644 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005668:	4602      	mov	r2, r0
 800566a:	4629      	mov	r1, r5
 800566c:	f04f 30ff 	mov.w	r0, #4294967295
 8005670:	f000 fefa 	bl	8006468 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005674:	4b03      	ldr	r3, [pc, #12]	@ (8005684 <HAL_InitTick+0x48>)
 8005676:	4620      	mov	r0, r4
 8005678:	601d      	str	r5, [r3, #0]
}
 800567a:	bd38      	pop	{r3, r4, r5, pc}
 800567c:	2000065c 	.word	0x2000065c
 8005680:	20000658 	.word	0x20000658
 8005684:	20000660 	.word	0x20000660

08005688 <HAL_Init>:
{
 8005688:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800568a:	2003      	movs	r0, #3
 800568c:	f000 feda 	bl	8006444 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005690:	2004      	movs	r0, #4
 8005692:	f7ff ffd3 	bl	800563c <HAL_InitTick>
 8005696:	b110      	cbz	r0, 800569e <HAL_Init+0x16>
    status = HAL_ERROR;
 8005698:	2401      	movs	r4, #1
}
 800569a:	4620      	mov	r0, r4
 800569c:	bd10      	pop	{r4, pc}
 800569e:	4604      	mov	r4, r0
    HAL_MspInit();
 80056a0:	f7ff fbb4 	bl	8004e0c <HAL_MspInit>
}
 80056a4:	4620      	mov	r0, r4
 80056a6:	bd10      	pop	{r4, pc}

080056a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80056a8:	4a03      	ldr	r2, [pc, #12]	@ (80056b8 <HAL_IncTick+0x10>)
 80056aa:	4904      	ldr	r1, [pc, #16]	@ (80056bc <HAL_IncTick+0x14>)
 80056ac:	6813      	ldr	r3, [r2, #0]
 80056ae:	6809      	ldr	r1, [r1, #0]
 80056b0:	440b      	add	r3, r1
 80056b2:	6013      	str	r3, [r2, #0]
}
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20001f30 	.word	0x20001f30
 80056bc:	2000065c 	.word	0x2000065c

080056c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80056c0:	4b01      	ldr	r3, [pc, #4]	@ (80056c8 <HAL_GetTick+0x8>)
 80056c2:	6818      	ldr	r0, [r3, #0]
}
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	20001f30 	.word	0x20001f30

080056cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80056cc:	b538      	push	{r3, r4, r5, lr}
 80056ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80056d0:	f7ff fff6 	bl	80056c0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056d4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80056d6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80056d8:	d002      	beq.n	80056e0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80056da:	4b04      	ldr	r3, [pc, #16]	@ (80056ec <HAL_Delay+0x20>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80056e0:	f7ff ffee 	bl	80056c0 <HAL_GetTick>
 80056e4:	1b40      	subs	r0, r0, r5
 80056e6:	42a0      	cmp	r0, r4
 80056e8:	d3fa      	bcc.n	80056e0 <HAL_Delay+0x14>
  {
  }
}
 80056ea:	bd38      	pop	{r3, r4, r5, pc}
 80056ec:	2000065c 	.word	0x2000065c

080056f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056f0:	b530      	push	{r4, r5, lr}
 80056f2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80056f4:	2300      	movs	r3, #0
 80056f6:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80056f8:	2800      	cmp	r0, #0
 80056fa:	f000 808c 	beq.w	8005816 <HAL_ADC_Init+0x126>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80056fe:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8005700:	4604      	mov	r4, r0
 8005702:	2d00      	cmp	r5, #0
 8005704:	f000 808c 	beq.w	8005820 <HAL_ADC_Init+0x130>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005708:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800570a:	6893      	ldr	r3, [r2, #8]
 800570c:	0098      	lsls	r0, r3, #2
 800570e:	d505      	bpl.n	800571c <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005710:	6893      	ldr	r3, [r2, #8]
 8005712:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005716:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800571a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800571c:	6893      	ldr	r3, [r2, #8]
 800571e:	00d9      	lsls	r1, r3, #3
 8005720:	d419      	bmi.n	8005756 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005722:	4b6e      	ldr	r3, [pc, #440]	@ (80058dc <HAL_ADC_Init+0x1ec>)
 8005724:	486e      	ldr	r0, [pc, #440]	@ (80058e0 <HAL_ADC_Init+0x1f0>)
 8005726:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005728:	6891      	ldr	r1, [r2, #8]
 800572a:	099b      	lsrs	r3, r3, #6
 800572c:	fba0 0303 	umull	r0, r3, r0, r3
 8005730:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8005734:	099b      	lsrs	r3, r3, #6
 8005736:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 800573a:	3301      	adds	r3, #1
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8005742:	6091      	str	r1, [r2, #8]
 8005744:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005746:	9b01      	ldr	r3, [sp, #4]
 8005748:	b12b      	cbz	r3, 8005756 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800574a:	9b01      	ldr	r3, [sp, #4]
 800574c:	3b01      	subs	r3, #1
 800574e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005750:	9b01      	ldr	r3, [sp, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1f9      	bne.n	800574a <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005756:	6893      	ldr	r3, [r2, #8]
 8005758:	00db      	lsls	r3, r3, #3
 800575a:	d45f      	bmi.n	800581c <HAL_ADC_Init+0x12c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800575c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800575e:	f043 0310 	orr.w	r3, r3, #16
 8005762:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005764:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8005766:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005768:	4303      	orrs	r3, r0
 800576a:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800576c:	6893      	ldr	r3, [r2, #8]
 800576e:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005772:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005774:	d14b      	bne.n	800580e <HAL_ADC_Init+0x11e>
 8005776:	06dd      	lsls	r5, r3, #27
 8005778:	d449      	bmi.n	800580e <HAL_ADC_Init+0x11e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800577a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800577c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005780:	f043 0302 	orr.w	r3, r3, #2
 8005784:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005786:	6893      	ldr	r3, [r2, #8]
 8005788:	07d9      	lsls	r1, r3, #31
 800578a:	d409      	bmi.n	80057a0 <HAL_ADC_Init+0xb0>
 800578c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f013 0f01 	tst.w	r3, #1
 8005796:	4b53      	ldr	r3, [pc, #332]	@ (80058e4 <HAL_ADC_Init+0x1f4>)
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	d101      	bne.n	80057a0 <HAL_ADC_Init+0xb0>
 800579c:	07db      	lsls	r3, r3, #31
 800579e:	d576      	bpl.n	800588e <HAL_ADC_Init+0x19e>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80057a0:	68e5      	ldr	r5, [r4, #12]
 80057a2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80057a4:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                hadc->Init.DataAlign                                                   |
 80057a8:	432b      	orrs	r3, r5
 80057aa:	68a5      	ldr	r5, [r4, #8]
 80057ac:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80057ae:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80057b0:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80057b2:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80057b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80057ba:	d05b      	beq.n	8005874 <HAL_ADC_Init+0x184>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80057bc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80057be:	b121      	cbz	r1, 80057ca <HAL_ADC_Init+0xda>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80057c0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057c2:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80057c6:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057c8:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80057ca:	68d5      	ldr	r5, [r2, #12]
 80057cc:	4946      	ldr	r1, [pc, #280]	@ (80058e8 <HAL_ADC_Init+0x1f8>)
 80057ce:	4029      	ands	r1, r5
 80057d0:	4319      	orrs	r1, r3
 80057d2:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80057d4:	6913      	ldr	r3, [r2, #16]
 80057d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80057d8:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80057dc:	430b      	orrs	r3, r1
 80057de:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057e0:	6891      	ldr	r1, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057e2:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80057e4:	f001 0104 	and.w	r1, r1, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	430b      	orrs	r3, r1
 80057ee:	d01d      	beq.n	800582c <HAL_ADC_Init+0x13c>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80057f0:	6963      	ldr	r3, [r4, #20]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d043      	beq.n	800587e <HAL_ADC_Init+0x18e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80057f6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80057f8:	f023 030f 	bic.w	r3, r3, #15
 80057fc:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80057fe:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005800:	f023 0303 	bic.w	r3, r3, #3
 8005804:	f043 0301 	orr.w	r3, r3, #1
 8005808:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800580a:	b003      	add	sp, #12
 800580c:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800580e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005810:	f043 0310 	orr.w	r3, r3, #16
 8005814:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005816:	2001      	movs	r0, #1
}
 8005818:	b003      	add	sp, #12
 800581a:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800581c:	2000      	movs	r0, #0
 800581e:	e7a5      	b.n	800576c <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8005820:	f7fb fd56 	bl	80012d0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005824:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8005826:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 800582a:	e76d      	b.n	8005708 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800582c:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800582e:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005832:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005834:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005838:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800583a:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800583e:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005842:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8005844:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005846:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005848:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 800584a:	bb41      	cbnz	r1, 800589e <HAL_ADC_Init+0x1ae>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800584c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005850:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005852:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8005856:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800585a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800585e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8005862:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8005866:	2b01      	cmp	r3, #1
 8005868:	d026      	beq.n	80058b8 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800586a:	6913      	ldr	r3, [r2, #16]
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	6113      	str	r3, [r2, #16]
 8005872:	e7bd      	b.n	80057f0 <HAL_ADC_Init+0x100>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005874:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005876:	3901      	subs	r1, #1
 8005878:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 800587c:	e79e      	b.n	80057bc <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800587e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8005880:	6a23      	ldr	r3, [r4, #32]
 8005882:	f021 010f 	bic.w	r1, r1, #15
 8005886:	3b01      	subs	r3, #1
 8005888:	430b      	orrs	r3, r1
 800588a:	6313      	str	r3, [r2, #48]	@ 0x30
 800588c:	e7b7      	b.n	80057fe <HAL_ADC_Init+0x10e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800588e:	4917      	ldr	r1, [pc, #92]	@ (80058ec <HAL_ADC_Init+0x1fc>)
 8005890:	6865      	ldr	r5, [r4, #4]
 8005892:	688b      	ldr	r3, [r1, #8]
 8005894:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8005898:	432b      	orrs	r3, r5
 800589a:	608b      	str	r3, [r1, #8]
}
 800589c:	e780      	b.n	80057a0 <HAL_ADC_Init+0xb0>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800589e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058a2:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80058a4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80058a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80058ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058b0:	430b      	orrs	r3, r1
 80058b2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80058b6:	e7d4      	b.n	8005862 <HAL_ADC_Init+0x172>
        MODIFY_REG(hadc->Instance->CFGR2,
 80058b8:	6911      	ldr	r1, [r2, #16]
 80058ba:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80058bc:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80058be:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 80058c2:	f021 0104 	bic.w	r1, r1, #4
 80058c6:	432b      	orrs	r3, r5
 80058c8:	430b      	orrs	r3, r1
 80058ca:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80058cc:	430b      	orrs	r3, r1
 80058ce:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80058d0:	430b      	orrs	r3, r1
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	6113      	str	r3, [r2, #16]
 80058d8:	e78a      	b.n	80057f0 <HAL_ADC_Init+0x100>
 80058da:	bf00      	nop
 80058dc:	20000658 	.word	0x20000658
 80058e0:	053e2d63 	.word	0x053e2d63
 80058e4:	50000100 	.word	0x50000100
 80058e8:	fff04007 	.word	0xfff04007
 80058ec:	50000300 	.word	0x50000300

080058f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80058f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80058f4:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 80058f8:	b082      	sub	sp, #8
 80058fa:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80058fc:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80058fe:	f04f 0000 	mov.w	r0, #0
 8005902:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005904:	f000 812b 	beq.w	8005b5e <HAL_ADC_ConfigChannel+0x26e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005908:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800590a:	2001      	movs	r0, #1
 800590c:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005910:	6894      	ldr	r4, [r2, #8]
 8005912:	0764      	lsls	r4, r4, #29
 8005914:	d44f      	bmi.n	80059b6 <HAL_ADC_ConfigChannel+0xc6>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005916:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005918:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 800591c:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005920:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8005924:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005926:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 800592a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800592e:	f854 500e 	ldr.w	r5, [r4, lr]
 8005932:	261f      	movs	r6, #31
 8005934:	fa00 f00c 	lsl.w	r0, r0, ip
 8005938:	fa06 fc0c 	lsl.w	ip, r6, ip
 800593c:	ea25 0c0c 	bic.w	ip, r5, ip
 8005940:	ea40 000c 	orr.w	r0, r0, ip
 8005944:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005948:	6890      	ldr	r0, [r2, #8]
 800594a:	0747      	lsls	r7, r0, #29
 800594c:	d53d      	bpl.n	80059ca <HAL_ADC_ConfigChannel+0xda>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800594e:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005950:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005952:	6894      	ldr	r4, [r2, #8]
 8005954:	07e5      	lsls	r5, r4, #31
 8005956:	d40c      	bmi.n	8005972 <HAL_ADC_ConfigChannel+0x82>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005958:	4dc0      	ldr	r5, [pc, #768]	@ (8005c5c <HAL_ADC_ConfigChannel+0x36c>)
 800595a:	68ce      	ldr	r6, [r1, #12]
 800595c:	42ae      	cmp	r6, r5
    SET_BIT(ADCx->DIFSEL,
 800595e:	f3c0 0412 	ubfx	r4, r0, #0, #19
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005962:	f000 80a7 	beq.w	8005ab4 <HAL_ADC_ConfigChannel+0x1c4>
    CLEAR_BIT(ADCx->DIFSEL,
 8005966:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 800596a:	ea21 0104 	bic.w	r1, r1, r4
 800596e:	f8c2 10b0 	str.w	r1, [r2, #176]	@ 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005972:	49bb      	ldr	r1, [pc, #748]	@ (8005c60 <HAL_ADC_ConfigChannel+0x370>)
 8005974:	4208      	tst	r0, r1
 8005976:	d01c      	beq.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005978:	4cba      	ldr	r4, [pc, #744]	@ (8005c64 <HAL_ADC_ConfigChannel+0x374>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800597a:	4dbb      	ldr	r5, [pc, #748]	@ (8005c68 <HAL_ADC_ConfigChannel+0x378>)
 800597c:	68a1      	ldr	r1, [r4, #8]
 800597e:	42a8      	cmp	r0, r5
 8005980:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8005984:	d073      	beq.n	8005a6e <HAL_ADC_ConfigChannel+0x17e>
 8005986:	4db9      	ldr	r5, [pc, #740]	@ (8005c6c <HAL_ADC_ConfigChannel+0x37c>)
 8005988:	42a8      	cmp	r0, r5
 800598a:	d070      	beq.n	8005a6e <HAL_ADC_ConfigChannel+0x17e>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800598c:	4db8      	ldr	r5, [pc, #736]	@ (8005c70 <HAL_ADC_ConfigChannel+0x380>)
 800598e:	42a8      	cmp	r0, r5
 8005990:	f000 80e9 	beq.w	8005b66 <HAL_ADC_ConfigChannel+0x276>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005994:	4db7      	ldr	r5, [pc, #732]	@ (8005c74 <HAL_ADC_ConfigChannel+0x384>)
 8005996:	42a8      	cmp	r0, r5
 8005998:	d10b      	bne.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800599a:	0249      	lsls	r1, r1, #9
 800599c:	d409      	bmi.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800599e:	49b6      	ldr	r1, [pc, #728]	@ (8005c78 <HAL_ADC_ConfigChannel+0x388>)
 80059a0:	428a      	cmp	r2, r1
 80059a2:	d006      	beq.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80059a4:	68a2      	ldr	r2, [r4, #8]
 80059a6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80059aa:	4332      	orrs	r2, r6
 80059ac:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80059b0:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059b2:	2000      	movs	r0, #0
 80059b4:	e003      	b.n	80059be <HAL_ADC_ConfigChannel+0xce>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80059b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059b8:	f042 0220 	orr.w	r2, r2, #32
 80059bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80059c4:	b002      	add	sp, #8
 80059c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80059ca:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80059cc:	6808      	ldr	r0, [r1, #0]
 80059ce:	0726      	lsls	r6, r4, #28
 80059d0:	d4bf      	bmi.n	8005952 <HAL_ADC_ConfigChannel+0x62>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80059d2:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 80059d4:	f3c0 5604 	ubfx	r6, r0, #20, #5
 80059d8:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80059da:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 80059dc:	40b4      	lsls	r4, r6
 80059de:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80059e2:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 80059e6:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80059ea:	f102 0714 	add.w	r7, r2, #20
 80059ee:	f000 8105 	beq.w	8005bfc <HAL_ADC_ConfigChannel+0x30c>
  MODIFY_REG(*preg,
 80059f2:	40b5      	lsls	r5, r6
 80059f4:	583e      	ldr	r6, [r7, r0]
 80059f6:	4034      	ands	r4, r6
 80059f8:	432c      	orrs	r4, r5
 80059fa:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80059fc:	6950      	ldr	r0, [r2, #20]
 80059fe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005a02:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005a04:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005a08:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005a0a:	68d6      	ldr	r6, [r2, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005a0c:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a0e:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005a12:	4684      	mov	ip, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005a14:	f000 80ca 	beq.w	8005bac <HAL_ADC_ConfigChannel+0x2bc>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005a18:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8005a1c:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8005a1e:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8005a22:	40b5      	lsls	r5, r6
 8005a24:	4e95      	ldr	r6, [pc, #596]	@ (8005c7c <HAL_ADC_ConfigChannel+0x38c>)
 8005a26:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8005a2a:	ea0c 0606 	and.w	r6, ip, r6
 8005a2e:	4306      	orrs	r6, r0
 8005a30:	4335      	orrs	r5, r6
 8005a32:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8005a36:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a3a:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8005a3c:	698e      	ldr	r6, [r1, #24]
 8005a3e:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8005a42:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8005a46:	4330      	orrs	r0, r6
 8005a48:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a4c:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005a4e:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8005a50:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8005a54:	f1a5 0501 	sub.w	r5, r5, #1
 8005a58:	fab5 f585 	clz	r5, r5
 8005a5c:	096d      	lsrs	r5, r5, #5
 8005a5e:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8005a62:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8005a66:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005a6a:	6808      	ldr	r0, [r1, #0]
}
 8005a6c:	e771      	b.n	8005952 <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a6e:	020c      	lsls	r4, r1, #8
 8005a70:	d49f      	bmi.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a72:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8005a76:	d19c      	bne.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005a78:	497a      	ldr	r1, [pc, #488]	@ (8005c64 <HAL_ADC_ConfigChannel+0x374>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a7a:	4881      	ldr	r0, [pc, #516]	@ (8005c80 <HAL_ADC_ConfigChannel+0x390>)
 8005a7c:	688a      	ldr	r2, [r1, #8]
 8005a7e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005a82:	4332      	orrs	r2, r6
 8005a84:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8005a88:	608a      	str	r2, [r1, #8]
 8005a8a:	6802      	ldr	r2, [r0, #0]
 8005a8c:	497d      	ldr	r1, [pc, #500]	@ (8005c84 <HAL_ADC_ConfigChannel+0x394>)
 8005a8e:	0992      	lsrs	r2, r2, #6
 8005a90:	fba1 1202 	umull	r1, r2, r1, r2
 8005a94:	0992      	lsrs	r2, r2, #6
 8005a96:	3201      	adds	r2, #1
 8005a98:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005a9c:	0092      	lsls	r2, r2, #2
 8005a9e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005aa0:	9a01      	ldr	r2, [sp, #4]
 8005aa2:	2a00      	cmp	r2, #0
 8005aa4:	d085      	beq.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
            wait_loop_index--;
 8005aa6:	9a01      	ldr	r2, [sp, #4]
 8005aa8:	3a01      	subs	r2, #1
 8005aaa:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005aac:	9a01      	ldr	r2, [sp, #4]
 8005aae:	2a00      	cmp	r2, #0
 8005ab0:	d1f9      	bne.n	8005aa6 <HAL_ADC_ConfigChannel+0x1b6>
 8005ab2:	e77e      	b.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
    SET_BIT(ADCx->DIFSEL,
 8005ab4:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8005ab8:	4325      	orrs	r5, r4
 8005aba:	f8c2 50b0 	str.w	r5, [r2, #176]	@ 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005abe:	2c00      	cmp	r4, #0
 8005ac0:	d060      	beq.n	8005b84 <HAL_ADC_ConfigChannel+0x294>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac2:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005ac6:	2c00      	cmp	r4, #0
 8005ac8:	f000 80a0 	beq.w	8005c0c <HAL_ADC_ConfigChannel+0x31c>
  return __builtin_clz(value);
 8005acc:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ad0:	3401      	adds	r4, #1
 8005ad2:	f004 041f 	and.w	r4, r4, #31
 8005ad6:	2c09      	cmp	r4, #9
 8005ad8:	f240 8098 	bls.w	8005c0c <HAL_ADC_ConfigChannel+0x31c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005adc:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005ae0:	2c00      	cmp	r4, #0
 8005ae2:	f000 8147 	beq.w	8005d74 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8005ae6:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005aea:	3401      	adds	r4, #1
 8005aec:	06a4      	lsls	r4, r4, #26
 8005aee:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005af2:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005af6:	2d00      	cmp	r5, #0
 8005af8:	f000 8141 	beq.w	8005d7e <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8005afc:	fab5 f585 	clz	r5, r5
 8005b00:	3501      	adds	r5, #1
 8005b02:	f005 051f 	and.w	r5, r5, #31
 8005b06:	2601      	movs	r6, #1
 8005b08:	fa06 f505 	lsl.w	r5, r6, r5
 8005b0c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005b12:	2800      	cmp	r0, #0
 8005b14:	f000 8131 	beq.w	8005d7a <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8005b18:	fab0 f080 	clz	r0, r0
 8005b1c:	1c45      	adds	r5, r0, #1
 8005b1e:	f005 051f 	and.w	r5, r5, #31
 8005b22:	2003      	movs	r0, #3
 8005b24:	f06f 061d 	mvn.w	r6, #29
 8005b28:	fb10 6005 	smlabb	r0, r0, r5, r6
 8005b2c:	0500      	lsls	r0, r0, #20
 8005b2e:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b32:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b34:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8005b36:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b38:	f005 0504 	and.w	r5, r5, #4
 8005b3c:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8005b40:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8005b44:	fa04 f700 	lsl.w	r7, r4, r0
 8005b48:	f04f 0c07 	mov.w	ip, #7
 8005b4c:	5974      	ldr	r4, [r6, r5]
 8005b4e:	fa0c f000 	lsl.w	r0, ip, r0
 8005b52:	ea24 0000 	bic.w	r0, r4, r0
 8005b56:	4338      	orrs	r0, r7
 8005b58:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005b5a:	6808      	ldr	r0, [r1, #0]
}
 8005b5c:	e709      	b.n	8005972 <HAL_ADC_ConfigChannel+0x82>
  __HAL_LOCK(hadc);
 8005b5e:	2002      	movs	r0, #2
}
 8005b60:	b002      	add	sp, #8
 8005b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005b66:	01c8      	lsls	r0, r1, #7
 8005b68:	f53f af23 	bmi.w	80059b2 <HAL_ADC_ConfigChannel+0xc2>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005b6c:	4942      	ldr	r1, [pc, #264]	@ (8005c78 <HAL_ADC_ConfigChannel+0x388>)
 8005b6e:	428a      	cmp	r2, r1
 8005b70:	f43f af1f 	beq.w	80059b2 <HAL_ADC_ConfigChannel+0xc2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005b74:	68a2      	ldr	r2, [r4, #8]
 8005b76:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8005b7a:	4332      	orrs	r2, r6
 8005b7c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005b80:	60a2      	str	r2, [r4, #8]
}
 8005b82:	e716      	b.n	80059b2 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b84:	0e80      	lsrs	r0, r0, #26
 8005b86:	3001      	adds	r0, #1
 8005b88:	f000 061f 	and.w	r6, r0, #31
 8005b8c:	0680      	lsls	r0, r0, #26
 8005b8e:	f000 45f8 	and.w	r5, r0, #2080374784	@ 0x7c000000
 8005b92:	2001      	movs	r0, #1
 8005b94:	40b0      	lsls	r0, r6
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b96:	2e09      	cmp	r6, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b98:	ea45 0400 	orr.w	r4, r5, r0
 8005b9c:	eb06 0046 	add.w	r0, r6, r6, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005ba0:	d959      	bls.n	8005c56 <HAL_ADC_ConfigChannel+0x366>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005ba2:	381e      	subs	r0, #30
 8005ba4:	0500      	lsls	r0, r0, #20
 8005ba6:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8005baa:	e7c2      	b.n	8005b32 <HAL_ADC_ConfigChannel+0x242>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005bac:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8005bae:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005bb0:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005bb4:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005bb8:	2e00      	cmp	r6, #0
 8005bba:	d165      	bne.n	8005c88 <HAL_ADC_ConfigChannel+0x398>
 8005bbc:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005bc0:	4285      	cmp	r5, r0
 8005bc2:	f000 80a7 	beq.w	8005d14 <HAL_ADC_ConfigChannel+0x424>
 8005bc6:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8005bc8:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005bca:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8005bce:	4285      	cmp	r5, r0
 8005bd0:	f000 808b 	beq.w	8005cea <HAL_ADC_ConfigChannel+0x3fa>
 8005bd4:	68a5      	ldr	r5, [r4, #8]
 8005bd6:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bd8:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005bdc:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8005be0:	4285      	cmp	r5, r0
 8005be2:	f000 80a9 	beq.w	8005d38 <HAL_ADC_ConfigChannel+0x448>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005be6:	68e5      	ldr	r5, [r4, #12]
 8005be8:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bea:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005bee:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8005bf2:	42a0      	cmp	r0, r4
 8005bf4:	f000 80b5 	beq.w	8005d62 <HAL_ADC_ConfigChannel+0x472>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005bf8:	4660      	mov	r0, ip
 8005bfa:	e6aa      	b.n	8005952 <HAL_ADC_ConfigChannel+0x62>
  MODIFY_REG(*preg,
 8005bfc:	583d      	ldr	r5, [r7, r0]
 8005bfe:	402c      	ands	r4, r5
 8005c00:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005c02:	6950      	ldr	r0, [r2, #20]
 8005c04:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8005c08:	6150      	str	r0, [r2, #20]
}
 8005c0a:	e6fb      	b.n	8005a04 <HAL_ADC_ConfigChannel+0x114>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c0c:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8005c10:	2c00      	cmp	r4, #0
 8005c12:	f000 80b8 	beq.w	8005d86 <HAL_ADC_ConfigChannel+0x496>
  return __builtin_clz(value);
 8005c16:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005c1a:	3401      	adds	r4, #1
 8005c1c:	06a4      	lsls	r4, r4, #26
 8005c1e:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c22:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005c26:	2d00      	cmp	r5, #0
 8005c28:	f000 80ab 	beq.w	8005d82 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005c2c:	fab5 f585 	clz	r5, r5
 8005c30:	3501      	adds	r5, #1
 8005c32:	f005 051f 	and.w	r5, r5, #31
 8005c36:	2601      	movs	r6, #1
 8005c38:	fa06 f505 	lsl.w	r5, r6, r5
 8005c3c:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c3e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005c42:	2800      	cmp	r0, #0
 8005c44:	f000 8093 	beq.w	8005d6e <HAL_ADC_ConfigChannel+0x47e>
  return __builtin_clz(value);
 8005c48:	fab0 f080 	clz	r0, r0
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	f000 001f 	and.w	r0, r0, #31
 8005c52:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8005c56:	0500      	lsls	r0, r0, #20
 8005c58:	e76b      	b.n	8005b32 <HAL_ADC_ConfigChannel+0x242>
 8005c5a:	bf00      	nop
 8005c5c:	407f0000 	.word	0x407f0000
 8005c60:	80080000 	.word	0x80080000
 8005c64:	50000300 	.word	0x50000300
 8005c68:	c3210000 	.word	0xc3210000
 8005c6c:	90c00010 	.word	0x90c00010
 8005c70:	c7520000 	.word	0xc7520000
 8005c74:	cb840000 	.word	0xcb840000
 8005c78:	50000100 	.word	0x50000100
 8005c7c:	03fff000 	.word	0x03fff000
 8005c80:	20000658 	.word	0x20000658
 8005c84:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c88:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8005c8c:	b11e      	cbz	r6, 8005c96 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 8005c8e:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005c92:	42b5      	cmp	r5, r6
 8005c94:	d03e      	beq.n	8005d14 <HAL_ADC_ConfigChannel+0x424>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c96:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8005c98:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005c9a:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9e:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ca2:	f104 0708 	add.w	r7, r4, #8
 8005ca6:	46be      	mov	lr, r7
  if (value == 0U)
 8005ca8:	b11e      	cbz	r6, 8005cb2 <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 8005caa:	fab6 f686 	clz	r6, r6
 8005cae:	42ae      	cmp	r6, r5
 8005cb0:	d01d      	beq.n	8005cee <HAL_ADC_ConfigChannel+0x3fe>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005cb2:	68a5      	ldr	r5, [r4, #8]
 8005cb4:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005cb6:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cba:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005cbe:	f104 060c 	add.w	r6, r4, #12
 8005cc2:	46b0      	mov	r8, r6
  if (value == 0U)
 8005cc4:	f1be 0f00 	cmp.w	lr, #0
 8005cc8:	d003      	beq.n	8005cd2 <HAL_ADC_ConfigChannel+0x3e2>
  return __builtin_clz(value);
 8005cca:	fabe fe8e 	clz	lr, lr
 8005cce:	45ae      	cmp	lr, r5
 8005cd0:	d034      	beq.n	8005d3c <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005cd2:	68e5      	ldr	r5, [r4, #12]
 8005cd4:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005cd6:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cda:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8005cde:	2d00      	cmp	r5, #0
 8005ce0:	f43f ae37 	beq.w	8005952 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8005ce4:	fab5 f085 	clz	r0, r5
 8005ce8:	e783      	b.n	8005bf2 <HAL_ADC_ConfigChannel+0x302>
 8005cea:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 8005cee:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8005cf0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005cf4:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005cf6:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005cfa:	68a0      	ldr	r0, [r4, #8]
 8005cfc:	68a5      	ldr	r5, [r4, #8]
 8005cfe:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d02:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005d04:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d08:	4660      	mov	r0, ip
 8005d0a:	2e00      	cmp	r6, #0
 8005d0c:	d1d5      	bne.n	8005cba <HAL_ADC_ConfigChannel+0x3ca>
 8005d0e:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8005d12:	e765      	b.n	8005be0 <HAL_ADC_ConfigChannel+0x2f0>
  MODIFY_REG(*preg,
 8005d14:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8005d16:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005d1a:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d1c:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005d20:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8005d22:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8005d24:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005d28:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d2c:	4660      	mov	r0, ip
 8005d2e:	2e00      	cmp	r6, #0
 8005d30:	d1b5      	bne.n	8005c9e <HAL_ADC_ConfigChannel+0x3ae>
 8005d32:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8005d36:	e74a      	b.n	8005bce <HAL_ADC_ConfigChannel+0x2de>
 8005d38:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8005d3c:	6838      	ldr	r0, [r7, #0]
 8005d3e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005d42:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d44:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005d48:	68e0      	ldr	r0, [r4, #12]
 8005d4a:	68e4      	ldr	r4, [r4, #12]
 8005d4c:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d50:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005d52:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005d56:	4660      	mov	r0, ip
 8005d58:	2d00      	cmp	r5, #0
 8005d5a:	d1be      	bne.n	8005cda <HAL_ADC_ConfigChannel+0x3ea>
 8005d5c:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8005d60:	e747      	b.n	8005bf2 <HAL_ADC_ConfigChannel+0x302>
  MODIFY_REG(*preg,
 8005d62:	6830      	ldr	r0, [r6, #0]
 8005d64:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005d68:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005d6a:	6808      	ldr	r0, [r1, #0]
}
 8005d6c:	e5f1      	b.n	8005952 <HAL_ADC_ConfigChannel+0x62>
 8005d6e:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8005d72:	e6de      	b.n	8005b32 <HAL_ADC_ConfigChannel+0x242>
 8005d74:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8005d78:	e6bb      	b.n	8005af2 <HAL_ADC_ConfigChannel+0x202>
 8005d7a:	4804      	ldr	r0, [pc, #16]	@ (8005d8c <HAL_ADC_ConfigChannel+0x49c>)
 8005d7c:	e6d9      	b.n	8005b32 <HAL_ADC_ConfigChannel+0x242>
 8005d7e:	2502      	movs	r5, #2
 8005d80:	e6c4      	b.n	8005b0c <HAL_ADC_ConfigChannel+0x21c>
 8005d82:	2502      	movs	r5, #2
 8005d84:	e75a      	b.n	8005c3c <HAL_ADC_ConfigChannel+0x34c>
 8005d86:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8005d8a:	e74a      	b.n	8005c22 <HAL_ADC_ConfigChannel+0x332>
 8005d8c:	fe500000 	.word	0xfe500000

08005d90 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d94:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8005d98:	4602      	mov	r2, r0
 8005d9a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8005d9c:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8005d9e:	2b01      	cmp	r3, #1
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005da0:	6955      	ldr	r5, [r2, #20]
  __IO uint32_t wait_loop_index = 0;
 8005da2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8005da4:	f000 8170 	beq.w	8006088 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8005da8:	2301      	movs	r3, #1
 8005daa:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005dae:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005db2:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005db4:	2d00      	cmp	r5, #0
 8005db6:	d06a      	beq.n	8005e8e <HAL_ADCEx_InjectedConfigChannel+0xfe>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005db8:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005dba:	2d01      	cmp	r5, #1
 8005dbc:	d067      	beq.n	8005e8e <HAL_ADCEx_InjectedConfigChannel+0xfe>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005dbe:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005dc0:	f000 001f 	and.w	r0, r0, #31
 8005dc4:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8005dc8:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	f040 8112 	bne.w	8005ff4 <HAL_ADCEx_InjectedConfigChannel+0x264>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005dd0:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005dd2:	3d01      	subs	r5, #1
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	f000 8211 	beq.w	80061fc <HAL_ADCEx_InjectedConfigChannel+0x46c>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005dda:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005ddc:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8005de0:	4328      	orrs	r0, r5
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005de2:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005de4:	4330      	orrs	r0, r6
 8005de6:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005dea:	6898      	ldr	r0, [r3, #8]
 8005dec:	0700      	lsls	r0, r0, #28
 8005dee:	d410      	bmi.n	8005e12 <HAL_ADCEx_InjectedConfigChannel+0x82>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005df0:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005df4:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8005df8:	0540      	lsls	r0, r0, #21
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005dfa:	2d00      	cmp	r5, #0
 8005dfc:	f040 80ef 	bne.w	8005fde <HAL_ADCEx_InjectedConfigChannel+0x24e>
      MODIFY_REG(hadc->Instance->CFGR,
 8005e00:	68dd      	ldr	r5, [r3, #12]
 8005e02:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8005e06:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8005e0a:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8005e0e:	4328      	orrs	r0, r5
 8005e10:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e12:	6898      	ldr	r0, [r3, #8]
 8005e14:	f010 0004 	ands.w	r0, r0, #4
 8005e18:	d04f      	beq.n	8005eba <HAL_ADCEx_InjectedConfigChannel+0x12a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e1a:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e1c:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e1e:	689d      	ldr	r5, [r3, #8]
 8005e20:	07ee      	lsls	r6, r5, #31
 8005e22:	d40c      	bmi.n	8005e3e <HAL_ADCEx_InjectedConfigChannel+0xae>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005e24:	4ea2      	ldr	r6, [pc, #648]	@ (80060b0 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 8005e26:	68cf      	ldr	r7, [r1, #12]
 8005e28:	42b7      	cmp	r7, r6
    SET_BIT(ADCx->DIFSEL,
 8005e2a:	f3c4 0512 	ubfx	r5, r4, #0, #19
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005e2e:	f000 80fc 	beq.w	800602a <HAL_ADCEx_InjectedConfigChannel+0x29a>
    CLEAR_BIT(ADCx->DIFSEL,
 8005e32:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8005e36:	ea21 0105 	bic.w	r1, r1, r5
 8005e3a:	f8c3 10b0 	str.w	r1, [r3, #176]	@ 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8005e3e:	499d      	ldr	r1, [pc, #628]	@ (80060b4 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8005e40:	420c      	tst	r4, r1
 8005e42:	d01e      	beq.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005e44:	4e9c      	ldr	r6, [pc, #624]	@ (80060b8 <HAL_ADCEx_InjectedConfigChannel+0x328>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005e46:	4d9d      	ldr	r5, [pc, #628]	@ (80060bc <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8005e48:	68b1      	ldr	r1, [r6, #8]
 8005e4a:	42ac      	cmp	r4, r5
 8005e4c:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8005e50:	f000 809f 	beq.w	8005f92 <HAL_ADCEx_InjectedConfigChannel+0x202>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005e54:	4d9a      	ldr	r5, [pc, #616]	@ (80060c0 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8005e56:	42ac      	cmp	r4, r5
 8005e58:	f000 809b 	beq.w	8005f92 <HAL_ADCEx_InjectedConfigChannel+0x202>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005e5c:	4d99      	ldr	r5, [pc, #612]	@ (80060c4 <HAL_ADCEx_InjectedConfigChannel+0x334>)
 8005e5e:	42ac      	cmp	r4, r5
 8005e60:	f000 8116 	beq.w	8006090 <HAL_ADCEx_InjectedConfigChannel+0x300>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005e64:	4d98      	ldr	r5, [pc, #608]	@ (80060c8 <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8005e66:	42ac      	cmp	r4, r5
 8005e68:	d10b      	bne.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e6a:	0249      	lsls	r1, r1, #9
 8005e6c:	d409      	bmi.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005e6e:	4997      	ldr	r1, [pc, #604]	@ (80060cc <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8005e70:	428b      	cmp	r3, r1
 8005e72:	d006      	beq.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005e74:	68b3      	ldr	r3, [r6, #8]
 8005e76:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005e7a:	433b      	orrs	r3, r7
 8005e7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e80:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e82:	2300      	movs	r3, #0
 8005e84:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005e88:	b003      	add	sp, #12
 8005e8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005e8e:	2809      	cmp	r0, #9
 8005e90:	d1ab      	bne.n	8005dea <HAL_ADCEx_InjectedConfigChannel+0x5a>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005e92:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005e94:	0c65      	lsrs	r5, r4, #17
 8005e96:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005e9a:	b120      	cbz	r0, 8005ea6 <HAL_ADCEx_InjectedConfigChannel+0x116>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005e9c:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005e9e:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005ea2:	4330      	orrs	r0, r6
 8005ea4:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005ea6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005ea8:	4e89      	ldr	r6, [pc, #548]	@ (80060d0 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8005eaa:	4030      	ands	r0, r6
 8005eac:	4328      	orrs	r0, r5
 8005eae:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005eb0:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005eb2:	6655      	str	r5, [r2, #100]	@ 0x64
 8005eb4:	0700      	lsls	r0, r0, #28
 8005eb6:	d4ac      	bmi.n	8005e12 <HAL_ADCEx_InjectedConfigChannel+0x82>
 8005eb8:	e79a      	b.n	8005df0 <HAL_ADCEx_InjectedConfigChannel+0x60>
 8005eba:	689d      	ldr	r5, [r3, #8]
 8005ebc:	072f      	lsls	r7, r5, #28
 8005ebe:	d4ae      	bmi.n	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005ec0:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005ec2:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005ec6:	2d00      	cmp	r5, #0
 8005ec8:	f040 80a6 	bne.w	8006018 <HAL_ADCEx_InjectedConfigChannel+0x288>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005ecc:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005ece:	68d8      	ldr	r0, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005ed0:	f000 8196 	beq.w	8006200 <HAL_ADCEx_InjectedConfigChannel+0x470>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005ed4:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8005ed8:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005eda:	2000      	movs	r0, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005edc:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8005ee0:	2d01      	cmp	r5, #1
 8005ee2:	f000 8180 	beq.w	80061e6 <HAL_ADCEx_InjectedConfigChannel+0x456>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005ee6:	691d      	ldr	r5, [r3, #16]
 8005ee8:	f025 0502 	bic.w	r5, r5, #2
 8005eec:	611d      	str	r5, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005eee:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 8005ef0:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8005ef4:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ef6:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 8005ef8:	40bd      	lsls	r5, r7
 8005efa:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005efe:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8005f02:	ea6f 0505 	mvn.w	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005f06:	f103 0c14 	add.w	ip, r3, #20
 8005f0a:	f000 8162 	beq.w	80061d2 <HAL_ADCEx_InjectedConfigChannel+0x442>
  MODIFY_REG(*preg,
 8005f0e:	40be      	lsls	r6, r7
 8005f10:	f85c 7004 	ldr.w	r7, [ip, r4]
 8005f14:	403d      	ands	r5, r7
 8005f16:	4335      	orrs	r5, r6
 8005f18:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005f1c:	695c      	ldr	r4, [r3, #20]
 8005f1e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005f22:	615c      	str	r4, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005f24:	f8d1 c010 	ldr.w	ip, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005f28:	680c      	ldr	r4, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005f2a:	694e      	ldr	r6, [r1, #20]
 8005f2c:	68df      	ldr	r7, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005f2e:	f1bc 0f04 	cmp.w	ip, #4
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8005f32:	46a6      	mov	lr, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f34:	f103 0560 	add.w	r5, r3, #96	@ 0x60
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005f38:	f000 810b 	beq.w	8006152 <HAL_ADCEx_InjectedConfigChannel+0x3c2>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005f3c:	f3c7 07c1 	ubfx	r7, r7, #3, #2
 8005f40:	007f      	lsls	r7, r7, #1
  MODIFY_REG(*preg,
 8005f42:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 8005f46:	40be      	lsls	r6, r7
 8005f48:	4f62      	ldr	r7, [pc, #392]	@ (80060d4 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 8005f4a:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8005f4e:	ea0e 0707 	and.w	r7, lr, r7
 8005f52:	4327      	orrs	r7, r4
 8005f54:	433e      	orrs	r6, r7
 8005f56:	f046 4600 	orr.w	r6, r6, #2147483648	@ 0x80000000
 8005f5a:	f845 602c 	str.w	r6, [r5, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f5e:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8005f60:	698e      	ldr	r6, [r1, #24]
 8005f62:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005f66:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 8005f6a:	4334      	orrs	r4, r6
 8005f6c:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f70:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005f72:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8005f74:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005f78:	f1a6 0601 	sub.w	r6, r6, #1
 8005f7c:	fab6 f686 	clz	r6, r6
 8005f80:	0976      	lsrs	r6, r6, #5
 8005f82:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8005f86:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8005f8a:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005f8e:	680c      	ldr	r4, [r1, #0]
}
 8005f90:	e745      	b.n	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x8e>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005f92:	020d      	lsls	r5, r1, #8
 8005f94:	f53f af75 	bmi.w	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f9c:	f47f af71 	bne.w	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005fa0:	4945      	ldr	r1, [pc, #276]	@ (80060b8 <HAL_ADCEx_InjectedConfigChannel+0x328>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005fa2:	4c4d      	ldr	r4, [pc, #308]	@ (80060d8 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8005fa4:	688b      	ldr	r3, [r1, #8]
 8005fa6:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005faa:	433b      	orrs	r3, r7
 8005fac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005fb0:	608b      	str	r3, [r1, #8]
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	4949      	ldr	r1, [pc, #292]	@ (80060dc <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8005fb6:	099b      	lsrs	r3, r3, #6
 8005fb8:	fba1 1303 	umull	r1, r3, r1, r3
 8005fbc:	099b      	lsrs	r3, r3, #6
 8005fbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	3318      	adds	r3, #24
 8005fc6:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005fc8:	9b01      	ldr	r3, [sp, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f43f af59 	beq.w	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 8005fd0:	9b01      	ldr	r3, [sp, #4]
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005fd6:	9b01      	ldr	r3, [sp, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1f9      	bne.n	8005fd0 <HAL_ADCEx_InjectedConfigChannel+0x240>
 8005fdc:	e751      	b.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->CFGR,
 8005fde:	68dd      	ldr	r5, [r3, #12]
 8005fe0:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8005fe4:	4328      	orrs	r0, r5
 8005fe6:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005fe8:	6898      	ldr	r0, [r3, #8]
 8005fea:	f010 0004 	ands.w	r0, r0, #4
 8005fee:	f43f af64 	beq.w	8005eba <HAL_ADCEx_InjectedConfigChannel+0x12a>
 8005ff2:	e712      	b.n	8005e1a <HAL_ADCEx_InjectedConfigChannel+0x8a>
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005ff4:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8005ff6:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005ff8:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8005ffa:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005ffc:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005ffe:	2f00      	cmp	r7, #0
 8006000:	f47f aef3 	bne.w	8005dea <HAL_ADCEx_InjectedConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006004:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8006006:	4e32      	ldr	r6, [pc, #200]	@ (80060d0 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8006008:	4030      	ands	r0, r6
 800600a:	4328      	orrs	r0, r5
 800600c:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800600e:	6898      	ldr	r0, [r3, #8]
 8006010:	0700      	lsls	r0, r0, #28
 8006012:	f53f aefe 	bmi.w	8005e12 <HAL_ADCEx_InjectedConfigChannel+0x82>
 8006016:	e6eb      	b.n	8005df0 <HAL_ADCEx_InjectedConfigChannel+0x60>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8006018:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 800601a:	2d00      	cmp	r5, #0
 800601c:	f43f af56 	beq.w	8005ecc <HAL_ADCEx_InjectedConfigChannel+0x13c>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8006020:	2801      	cmp	r0, #1
 8006022:	f000 810f 	beq.w	8006244 <HAL_ADCEx_InjectedConfigChannel+0x4b4>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006026:	68d8      	ldr	r0, [r3, #12]
 8006028:	e754      	b.n	8005ed4 <HAL_ADCEx_InjectedConfigChannel+0x144>
    SET_BIT(ADCx->DIFSEL,
 800602a:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 800602e:	432e      	orrs	r6, r5
 8006030:	f8c3 60b0 	str.w	r6, [r3, #176]	@ 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006034:	2d00      	cmp	r5, #0
 8006036:	d153      	bne.n	80060e0 <HAL_ADCEx_InjectedConfigChannel+0x350>
 8006038:	0ea4      	lsrs	r4, r4, #26
 800603a:	3401      	adds	r4, #1
 800603c:	f004 061f 	and.w	r6, r4, #31
 8006040:	2501      	movs	r5, #1
 8006042:	06a4      	lsls	r4, r4, #26
 8006044:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8006048:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800604a:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800604c:	ea45 0504 	orr.w	r5, r5, r4
 8006050:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006054:	f200 80f1 	bhi.w	800623a <HAL_ADCEx_InjectedConfigChannel+0x4aa>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006058:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800605a:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800605c:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 800605e:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006060:	f006 0604 	and.w	r6, r6, #4
 8006064:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8006068:	f3c4 5404 	ubfx	r4, r4, #20, #5
 800606c:	fa05 fc04 	lsl.w	ip, r5, r4
 8006070:	f04f 0e07 	mov.w	lr, #7
 8006074:	59bd      	ldr	r5, [r7, r6]
 8006076:	fa0e f404 	lsl.w	r4, lr, r4
 800607a:	ea25 0404 	bic.w	r4, r5, r4
 800607e:	ea44 040c 	orr.w	r4, r4, ip
 8006082:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8006084:	680c      	ldr	r4, [r1, #0]
}
 8006086:	e6da      	b.n	8005e3e <HAL_ADCEx_InjectedConfigChannel+0xae>
  __HAL_LOCK(hadc);
 8006088:	2002      	movs	r0, #2
}
 800608a:	b003      	add	sp, #12
 800608c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006090:	01cc      	lsls	r4, r1, #7
 8006092:	f53f aef6 	bmi.w	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006096:	490d      	ldr	r1, [pc, #52]	@ (80060cc <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 8006098:	428b      	cmp	r3, r1
 800609a:	f43f aef2 	beq.w	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800609e:	68b3      	ldr	r3, [r6, #8]
 80060a0:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80060a4:	433b      	orrs	r3, r7
 80060a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060aa:	60b3      	str	r3, [r6, #8]
}
 80060ac:	e6e9      	b.n	8005e82 <HAL_ADCEx_InjectedConfigChannel+0xf2>
 80060ae:	bf00      	nop
 80060b0:	407f0000 	.word	0x407f0000
 80060b4:	80080000 	.word	0x80080000
 80060b8:	50000300 	.word	0x50000300
 80060bc:	c3210000 	.word	0xc3210000
 80060c0:	90c00010 	.word	0x90c00010
 80060c4:	c7520000 	.word	0xc7520000
 80060c8:	cb840000 	.word	0xcb840000
 80060cc:	50000100 	.word	0x50000100
 80060d0:	04104000 	.word	0x04104000
 80060d4:	03fff000 	.word	0x03fff000
 80060d8:	20000658 	.word	0x20000658
 80060dc:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060e0:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80060e4:	2d00      	cmp	r5, #0
 80060e6:	f000 80b2 	beq.w	800624e <HAL_ADCEx_InjectedConfigChannel+0x4be>
  return __builtin_clz(value);
 80060ea:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80060ee:	3501      	adds	r5, #1
 80060f0:	f005 051f 	and.w	r5, r5, #31
 80060f4:	2d09      	cmp	r5, #9
 80060f6:	f240 80aa 	bls.w	800624e <HAL_ADCEx_InjectedConfigChannel+0x4be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fa:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80060fe:	2d00      	cmp	r5, #0
 8006100:	f000 8111 	beq.w	8006326 <HAL_ADCEx_InjectedConfigChannel+0x596>
  return __builtin_clz(value);
 8006104:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8006108:	3501      	adds	r5, #1
 800610a:	06ad      	lsls	r5, r5, #26
 800610c:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006110:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8006114:	2e00      	cmp	r6, #0
 8006116:	f000 8104 	beq.w	8006322 <HAL_ADCEx_InjectedConfigChannel+0x592>
  return __builtin_clz(value);
 800611a:	fab6 f686 	clz	r6, r6
 800611e:	3601      	adds	r6, #1
 8006120:	f006 061f 	and.w	r6, r6, #31
 8006124:	2701      	movs	r7, #1
 8006126:	fa07 f606 	lsl.w	r6, r7, r6
 800612a:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800612c:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006130:	2c00      	cmp	r4, #0
 8006132:	f000 80fe 	beq.w	8006332 <HAL_ADCEx_InjectedConfigChannel+0x5a2>
  return __builtin_clz(value);
 8006136:	fab4 f484 	clz	r4, r4
 800613a:	1c66      	adds	r6, r4, #1
 800613c:	f006 061f 	and.w	r6, r6, #31
 8006140:	2403      	movs	r4, #3
 8006142:	f06f 071d 	mvn.w	r7, #29
 8006146:	fb14 7406 	smlabb	r4, r4, r6, r7
 800614a:	0524      	lsls	r4, r4, #20
 800614c:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8006150:	e783      	b.n	800605a <HAL_ADCEx_InjectedConfigChannel+0x2ca>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006152:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8006154:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006156:	f3c4 0712 	ubfx	r7, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800615a:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800615e:	2f00      	cmp	r7, #0
 8006160:	d052      	beq.n	8006208 <HAL_ADCEx_InjectedConfigChannel+0x478>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006162:	fa94 f7a4 	rbit	r7, r4
  if (value == 0U)
 8006166:	b127      	cbz	r7, 8006172 <HAL_ADCEx_InjectedConfigChannel+0x3e2>
  return __builtin_clz(value);
 8006168:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800616c:	42be      	cmp	r6, r7
 800616e:	f000 80a7 	beq.w	80062c0 <HAL_ADCEx_InjectedConfigChannel+0x530>
 8006172:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8006174:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006176:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617a:	fa9e f7ae 	rbit	r7, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800617e:	f105 0c08 	add.w	ip, r5, #8
 8006182:	46e0      	mov	r8, ip
  if (value == 0U)
 8006184:	b127      	cbz	r7, 8006190 <HAL_ADCEx_InjectedConfigChannel+0x400>
  return __builtin_clz(value);
 8006186:	fab7 f787 	clz	r7, r7
 800618a:	42b7      	cmp	r7, r6
 800618c:	f000 8084 	beq.w	8006298 <HAL_ADCEx_InjectedConfigChannel+0x508>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006190:	68ae      	ldr	r6, [r5, #8]
 8006192:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006194:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006198:	fa9e f8ae 	rbit	r8, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800619c:	f105 070c 	add.w	r7, r5, #12
 80061a0:	46b9      	mov	r9, r7
  if (value == 0U)
 80061a2:	f1b8 0f00 	cmp.w	r8, #0
 80061a6:	d004      	beq.n	80061b2 <HAL_ADCEx_InjectedConfigChannel+0x422>
  return __builtin_clz(value);
 80061a8:	fab8 f888 	clz	r8, r8
 80061ac:	45b0      	cmp	r8, r6
 80061ae:	f000 809c 	beq.w	80062ea <HAL_ADCEx_InjectedConfigChannel+0x55a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80061b2:	68ee      	ldr	r6, [r5, #12]
 80061b4:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80061b6:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ba:	fa9e f6ae 	rbit	r6, lr
  if (value == 0U)
 80061be:	2e00      	cmp	r6, #0
 80061c0:	f43f ae2d 	beq.w	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x8e>
  return __builtin_clz(value);
 80061c4:	fab6 f486 	clz	r4, r6
 80061c8:	42ac      	cmp	r4, r5
 80061ca:	f000 80a4 	beq.w	8006316 <HAL_ADCEx_InjectedConfigChannel+0x586>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80061ce:	4674      	mov	r4, lr
 80061d0:	e625      	b.n	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x8e>
  MODIFY_REG(*preg,
 80061d2:	f85c 6004 	ldr.w	r6, [ip, r4]
 80061d6:	4035      	ands	r5, r6
 80061d8:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80061dc:	695c      	ldr	r4, [r3, #20]
 80061de:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80061e2:	615c      	str	r4, [r3, #20]
}
 80061e4:	e69e      	b.n	8005f24 <HAL_ADCEx_InjectedConfigChannel+0x194>
      MODIFY_REG(hadc->Instance->CFGR2,
 80061e6:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 80061ea:	691e      	ldr	r6, [r3, #16]
 80061ec:	433d      	orrs	r5, r7
 80061ee:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 80061f2:	4335      	orrs	r5, r6
 80061f4:	f045 0502 	orr.w	r5, r5, #2
 80061f8:	611d      	str	r5, [r3, #16]
 80061fa:	e678      	b.n	8005eee <HAL_ADCEx_InjectedConfigChannel+0x15e>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80061fc:	4628      	mov	r0, r5
 80061fe:	e5f1      	b.n	8005de4 <HAL_ADCEx_InjectedConfigChannel+0x54>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006200:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8006204:	60d8      	str	r0, [r3, #12]
 8006206:	e668      	b.n	8005eda <HAL_ADCEx_InjectedConfigChannel+0x14a>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006208:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800620c:	42a6      	cmp	r6, r4
 800620e:	d057      	beq.n	80062c0 <HAL_ADCEx_InjectedConfigChannel+0x530>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006210:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8006212:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006214:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006218:	42a6      	cmp	r6, r4
 800621a:	d03b      	beq.n	8006294 <HAL_ADCEx_InjectedConfigChannel+0x504>
 800621c:	68ae      	ldr	r6, [r5, #8]
 800621e:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006220:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006224:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006228:	42a6      	cmp	r6, r4
 800622a:	d05c      	beq.n	80062e6 <HAL_ADCEx_InjectedConfigChannel+0x556>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800622c:	68ee      	ldr	r6, [r5, #12]
 800622e:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006230:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006234:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8006238:	e7c6      	b.n	80061c8 <HAL_ADCEx_InjectedConfigChannel+0x438>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800623a:	3c1e      	subs	r4, #30
 800623c:	0524      	lsls	r4, r4, #20
 800623e:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8006242:	e70a      	b.n	800605a <HAL_ADCEx_InjectedConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006244:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8006246:	f045 0520 	orr.w	r5, r5, #32
 800624a:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 800624c:	e646      	b.n	8005edc <HAL_ADCEx_InjectedConfigChannel+0x14c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800624e:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8006252:	2d00      	cmp	r5, #0
 8006254:	d071      	beq.n	800633a <HAL_ADCEx_InjectedConfigChannel+0x5aa>
  return __builtin_clz(value);
 8006256:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800625a:	3501      	adds	r5, #1
 800625c:	06ad      	lsls	r5, r5, #26
 800625e:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006262:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8006266:	2e00      	cmp	r6, #0
 8006268:	d065      	beq.n	8006336 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
  return __builtin_clz(value);
 800626a:	fab6 f686 	clz	r6, r6
 800626e:	3601      	adds	r6, #1
 8006270:	f006 061f 	and.w	r6, r6, #31
 8006274:	2701      	movs	r7, #1
 8006276:	fa07 f606 	lsl.w	r6, r7, r6
 800627a:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627c:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006280:	2c00      	cmp	r4, #0
 8006282:	d053      	beq.n	800632c <HAL_ADCEx_InjectedConfigChannel+0x59c>
  return __builtin_clz(value);
 8006284:	fab4 f484 	clz	r4, r4
 8006288:	3401      	adds	r4, #1
 800628a:	f004 041f 	and.w	r4, r4, #31
 800628e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006292:	e6e1      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x2c8>
 8006294:	f105 0808 	add.w	r8, r5, #8
  MODIFY_REG(*preg,
 8006298:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 800629a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800629e:	665c      	str	r4, [r3, #100]	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80062a0:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062a4:	68ac      	ldr	r4, [r5, #8]
 80062a6:	68ae      	ldr	r6, [r5, #8]
 80062a8:	f3ce 0712 	ubfx	r7, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062ac:	46c4      	mov	ip, r8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80062ae:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80062b2:	4674      	mov	r4, lr
 80062b4:	2f00      	cmp	r7, #0
 80062b6:	f47f af6f 	bne.w	8006198 <HAL_ADCEx_InjectedConfigChannel+0x408>
 80062ba:	f3ce 6484 	ubfx	r4, lr, #26, #5
 80062be:	e7b3      	b.n	8006228 <HAL_ADCEx_InjectedConfigChannel+0x498>
  MODIFY_REG(*preg,
 80062c0:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 80062c2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80062c6:	661c      	str	r4, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80062c8:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062cc:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 80062ce:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 80062d0:	f3ce 0712 	ubfx	r7, lr, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80062d4:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80062d8:	4674      	mov	r4, lr
 80062da:	2f00      	cmp	r7, #0
 80062dc:	f47f af4d 	bne.w	800617a <HAL_ADCEx_InjectedConfigChannel+0x3ea>
 80062e0:	f3ce 6484 	ubfx	r4, lr, #26, #5
 80062e4:	e798      	b.n	8006218 <HAL_ADCEx_InjectedConfigChannel+0x488>
 80062e6:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 80062ea:	f8dc 4000 	ldr.w	r4, [ip]
 80062ee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80062f2:	f8cc 4000 	str.w	r4, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80062f6:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062fa:	68ec      	ldr	r4, [r5, #12]
 80062fc:	68ed      	ldr	r5, [r5, #12]
 80062fe:	f3ce 0612 	ubfx	r6, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006302:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006304:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006308:	4674      	mov	r4, lr
 800630a:	2e00      	cmp	r6, #0
 800630c:	f47f af55 	bne.w	80061ba <HAL_ADCEx_InjectedConfigChannel+0x42a>
 8006310:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8006314:	e758      	b.n	80061c8 <HAL_ADCEx_InjectedConfigChannel+0x438>
  MODIFY_REG(*preg,
 8006316:	683c      	ldr	r4, [r7, #0]
 8006318:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800631c:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 800631e:	680c      	ldr	r4, [r1, #0]
}
 8006320:	e57d      	b.n	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8006322:	2602      	movs	r6, #2
 8006324:	e701      	b.n	800612a <HAL_ADCEx_InjectedConfigChannel+0x39a>
 8006326:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 800632a:	e6f1      	b.n	8006110 <HAL_ADCEx_InjectedConfigChannel+0x380>
 800632c:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8006330:	e693      	b.n	800605a <HAL_ADCEx_InjectedConfigChannel+0x2ca>
 8006332:	4c03      	ldr	r4, [pc, #12]	@ (8006340 <HAL_ADCEx_InjectedConfigChannel+0x5b0>)
 8006334:	e691      	b.n	800605a <HAL_ADCEx_InjectedConfigChannel+0x2ca>
 8006336:	2602      	movs	r6, #2
 8006338:	e79f      	b.n	800627a <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 800633a:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 800633e:	e790      	b.n	8006262 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
 8006340:	fe500000 	.word	0xfe500000

08006344 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006344:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006346:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800634a:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800634c:	2a01      	cmp	r2, #1
{
 800634e:	b09c      	sub	sp, #112	@ 0x70
  __HAL_LOCK(hadc);
 8006350:	d042      	beq.n	80063d8 <HAL_ADCEx_MultiModeConfigChannel+0x94>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006352:	6804      	ldr	r4, [r0, #0]
 8006354:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006356:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006358:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800635a:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800635e:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8006360:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006364:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006366:	d008      	beq.n	800637a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006368:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800636a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800636e:	f041 0120 	orr.w	r1, r1, #32
 8006372:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006374:	b01c      	add	sp, #112	@ 0x70
 8006376:	bcf0      	pop	{r4, r5, r6, r7}
 8006378:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800637a:	4a23      	ldr	r2, [pc, #140]	@ (8006408 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800637c:	6890      	ldr	r0, [r2, #8]
 800637e:	0740      	lsls	r0, r0, #29
 8006380:	d50b      	bpl.n	800639a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8006382:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006384:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006386:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 800638a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800638c:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8006394:	b01c      	add	sp, #112	@ 0x70
 8006396:	bcf0      	pop	{r4, r5, r6, r7}
 8006398:	4770      	bx	lr
 800639a:	68a0      	ldr	r0, [r4, #8]
 800639c:	0746      	lsls	r6, r0, #29
 800639e:	d4f1      	bmi.n	8006384 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80063a0:	b1f5      	cbz	r5, 80063e0 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80063a2:	4e1a      	ldr	r6, [pc, #104]	@ (800640c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80063a4:	684f      	ldr	r7, [r1, #4]
 80063a6:	68b0      	ldr	r0, [r6, #8]
 80063a8:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 80063ac:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80063b0:	4338      	orrs	r0, r7
 80063b2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80063b6:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80063b8:	68a0      	ldr	r0, [r4, #8]
 80063ba:	6892      	ldr	r2, [r2, #8]
 80063bc:	07c0      	lsls	r0, r0, #31
 80063be:	d420      	bmi.n	8006402 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 80063c0:	07d7      	lsls	r7, r2, #31
 80063c2:	d41e      	bmi.n	8006402 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        MODIFY_REG(tmpADC_Common->CCR,
 80063c4:	68b0      	ldr	r0, [r6, #8]
 80063c6:	688a      	ldr	r2, [r1, #8]
 80063c8:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 80063cc:	432a      	orrs	r2, r5
 80063ce:	f021 010f 	bic.w	r1, r1, #15
 80063d2:	430a      	orrs	r2, r1
 80063d4:	60b2      	str	r2, [r6, #8]
 80063d6:	e014      	b.n	8006402 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 80063d8:	2002      	movs	r0, #2
}
 80063da:	b01c      	add	sp, #112	@ 0x70
 80063dc:	bcf0      	pop	{r4, r5, r6, r7}
 80063de:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80063e0:	480a      	ldr	r0, [pc, #40]	@ (800640c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80063e2:	6881      	ldr	r1, [r0, #8]
 80063e4:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80063e8:	6081      	str	r1, [r0, #8]
 80063ea:	68a1      	ldr	r1, [r4, #8]
 80063ec:	6892      	ldr	r2, [r2, #8]
 80063ee:	07cd      	lsls	r5, r1, #31
 80063f0:	d407      	bmi.n	8006402 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 80063f2:	07d4      	lsls	r4, r2, #31
 80063f4:	d405      	bmi.n	8006402 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80063f6:	6882      	ldr	r2, [r0, #8]
 80063f8:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 80063fc:	f022 020f 	bic.w	r2, r2, #15
 8006400:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006402:	2000      	movs	r0, #0
 8006404:	e7c3      	b.n	800638e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8006406:	bf00      	nop
 8006408:	50000100 	.word	0x50000100
 800640c:	50000300 	.word	0x50000300

08006410 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006410:	b1b0      	cbz	r0, 8006440 <HAL_CORDIC_Init+0x30>
{
 8006412:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006414:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8006418:	4604      	mov	r4, r0
 800641a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800641e:	b153      	cbz	r3, 8006436 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006420:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006422:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006424:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006426:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 800642a:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 800642e:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8006432:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8006434:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8006436:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800643a:	f7fb fb6f 	bl	8001b1c <HAL_CORDIC_MspInit>
 800643e:	e7ef      	b.n	8006420 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8006440:	2001      	movs	r0, #1
}
 8006442:	4770      	bx	lr

08006444 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006444:	4907      	ldr	r1, [pc, #28]	@ (8006464 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006446:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006448:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800644a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800644e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006452:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006454:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006456:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800645a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800645e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	e000ed00 	.word	0xe000ed00

08006468 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006468:	4b1b      	ldr	r3, [pc, #108]	@ (80064d8 <HAL_NVIC_SetPriority+0x70>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006470:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006472:	f1c3 0e07 	rsb	lr, r3, #7
 8006476:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800647a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800647e:	bf28      	it	cs
 8006480:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006484:	f1bc 0f06 	cmp.w	ip, #6
 8006488:	d91c      	bls.n	80064c4 <HAL_NVIC_SetPriority+0x5c>
 800648a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800648e:	f04f 33ff 	mov.w	r3, #4294967295
 8006492:	fa03 f30c 	lsl.w	r3, r3, ip
 8006496:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800649a:	f04f 33ff 	mov.w	r3, #4294967295
 800649e:	fa03 f30e 	lsl.w	r3, r3, lr
 80064a2:	ea21 0303 	bic.w	r3, r1, r3
 80064a6:	fa03 f30c 	lsl.w	r3, r3, ip
 80064aa:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ac:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80064ae:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064b0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80064b2:	db0a      	blt.n	80064ca <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064b4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80064b8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80064bc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80064c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80064c4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064c6:	4694      	mov	ip, r2
 80064c8:	e7e7      	b.n	800649a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ca:	4a04      	ldr	r2, [pc, #16]	@ (80064dc <HAL_NVIC_SetPriority+0x74>)
 80064cc:	f000 000f 	and.w	r0, r0, #15
 80064d0:	4402      	add	r2, r0
 80064d2:	7613      	strb	r3, [r2, #24]
 80064d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80064d8:	e000ed00 	.word	0xe000ed00
 80064dc:	e000ecfc 	.word	0xe000ecfc

080064e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80064e0:	2800      	cmp	r0, #0
 80064e2:	db07      	blt.n	80064f4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064e4:	4a04      	ldr	r2, [pc, #16]	@ (80064f8 <HAL_NVIC_EnableIRQ+0x18>)
 80064e6:	0941      	lsrs	r1, r0, #5
 80064e8:	2301      	movs	r3, #1
 80064ea:	f000 001f 	and.w	r0, r0, #31
 80064ee:	4083      	lsls	r3, r0
 80064f0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	e000e100 	.word	0xe000e100

080064fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064fc:	3801      	subs	r0, #1
 80064fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8006502:	d301      	bcc.n	8006508 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006504:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8006506:	4770      	bx	lr
{
 8006508:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800650a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800650e:	4c07      	ldr	r4, [pc, #28]	@ (800652c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006510:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006512:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8006516:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800651a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800651c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800651e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006520:	619a      	str	r2, [r3, #24]
}
 8006522:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006526:	6119      	str	r1, [r3, #16]
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	e000ed00 	.word	0xe000ed00

08006530 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop

08006534 <HAL_SYSTICK_IRQHandler>:
{
 8006534:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8006536:	f7ff fffb 	bl	8006530 <HAL_SYSTICK_Callback>
}
 800653a:	bd08      	pop	{r3, pc}

0800653c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 800653c:	b188      	cbz	r0, 8006562 <HAL_DAC_Init+0x26>
{
 800653e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006540:	7903      	ldrb	r3, [r0, #4]
 8006542:	4604      	mov	r4, r0
 8006544:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006548:	b13b      	cbz	r3, 800655a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800654a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800654c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800654e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006550:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006552:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006554:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8006556:	4618      	mov	r0, r3
}
 8006558:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800655a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800655c:	f7fb fb24 	bl	8001ba8 <HAL_DAC_MspInit>
 8006560:	e7f3      	b.n	800654a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8006562:	2001      	movs	r0, #1
}
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop

08006568 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800656c:	7943      	ldrb	r3, [r0, #5]
 800656e:	2b01      	cmp	r3, #1
{
 8006570:	4605      	mov	r5, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006572:	6888      	ldr	r0, [r1, #8]
  __HAL_LOCK(hdac);
 8006574:	f000 80d2 	beq.w	800671c <HAL_DAC_ConfigChannel+0x1b4>
 8006578:	2301      	movs	r3, #1
 800657a:	716b      	strb	r3, [r5, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800657c:	2804      	cmp	r0, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 800657e:	f04f 0302 	mov.w	r3, #2
 8006582:	4688      	mov	r8, r1
 8006584:	4616      	mov	r6, r2
 8006586:	712b      	strb	r3, [r5, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006588:	d07f      	beq.n	800668a <HAL_DAC_ConfigChannel+0x122>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800658a:	682f      	ldr	r7, [r5, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800658c:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006590:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d109      	bne.n	80065ac <HAL_DAC_ConfigChannel+0x44>
    tmpreg1 = hdac->Instance->CCR;
 8006598:	6bba      	ldr	r2, [r7, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800659a:	f8d8 3020 	ldr.w	r3, [r8, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800659e:	211f      	movs	r1, #31
 80065a0:	40b1      	lsls	r1, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80065a2:	40b3      	lsls	r3, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80065a4:	ea22 0201 	bic.w	r2, r2, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80065a8:	4313      	orrs	r3, r2
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80065aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80065ac:	f8d8 2018 	ldr.w	r2, [r8, #24]
  tmpreg1 = hdac->Instance->MCR;
 80065b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80065b2:	f8d8 e014 	ldr.w	lr, [r8, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80065b6:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80065b8:	2a01      	cmp	r2, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80065ba:	fa01 f106 	lsl.w	r1, r1, r6
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80065be:	d060      	beq.n	8006682 <HAL_DAC_ConfigChannel+0x11a>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80065c0:	2a02      	cmp	r2, #2
 80065c2:	d060      	beq.n	8006686 <HAL_DAC_ConfigChannel+0x11e>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80065c4:	fabe f28e 	clz	r2, lr
 80065c8:	0952      	lsrs	r2, r2, #5
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065ca:	f898 4005 	ldrb.w	r4, [r8, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065ce:	f898 c004 	ldrb.w	ip, [r8, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065d2:	f1a4 0401 	sub.w	r4, r4, #1
 80065d6:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065da:	f1ac 0c01 	sub.w	ip, ip, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065de:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065e0:	fabc fc8c 	clz	ip, ip
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065e4:	0264      	lsls	r4, r4, #9
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065e6:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065ea:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
 80065ee:	ea44 040e 	orr.w	r4, r4, lr
 80065f2:	4304      	orrs	r4, r0
 80065f4:	4314      	orrs	r4, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80065f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80065fa:	40b2      	lsls	r2, r6
 80065fc:	430a      	orrs	r2, r1
 80065fe:	ea23 0902 	bic.w	r9, r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006602:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006606:	40b3      	lsls	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006608:	ea29 0903 	bic.w	r9, r9, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800660c:	f8d8 3000 	ldr.w	r3, [r8]
 8006610:	2b02      	cmp	r3, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006612:	f429 4940 	bic.w	r9, r9, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006616:	d078      	beq.n	800670a <HAL_DAC_ConfigChannel+0x1a2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006618:	ea49 0903 	orr.w	r9, r9, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800661c:	40b4      	lsls	r4, r6
 800661e:	ea44 0409 	orr.w	r4, r4, r9
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006622:	63fc      	str	r4, [r7, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800662a:	40b2      	lsls	r2, r6
 800662c:	ea23 0302 	bic.w	r3, r3, r2
 8006630:	603b      	str	r3, [r7, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006632:	e9d8 2303 	ldrd	r2, r3, [r8, #12]
  tmpreg1 = hdac->Instance->CR;
 8006636:	6838      	ldr	r0, [r7, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006638:	f640 71fe 	movw	r1, #4094	@ 0xffe
 800663c:	40b1      	lsls	r1, r6
 800663e:	ea20 0001 	bic.w	r0, r0, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006642:	fa02 f106 	lsl.w	r1, r2, r6
 8006646:	4301      	orrs	r1, r0
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006648:	019b      	lsls	r3, r3, #6
  hdac->Instance->CR = tmpreg1;
 800664a:	6039      	str	r1, [r7, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800664c:	f3c2 0283 	ubfx	r2, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006650:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006654:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006656:	20c0      	movs	r0, #192	@ 0xc0
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	40b0      	lsls	r0, r6
 800665c:	ea22 0200 	bic.w	r2, r2, r0
 8006660:	603a      	str	r2, [r7, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8006662:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006664:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006668:	40b1      	lsls	r1, r6
 800666a:	ea22 0201 	bic.w	r2, r2, r1
 800666e:	40b3      	lsls	r3, r6
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006670:	2100      	movs	r1, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8006672:	4313      	orrs	r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8006674:	2201      	movs	r2, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8006676:	663b      	str	r3, [r7, #96]	@ 0x60

  /* Return function status */
  return HAL_OK;
 8006678:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 800667a:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 800667c:	7169      	strb	r1, [r5, #5]
}
 800667e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    connectOnChip = 0x00000000UL;
 8006682:	2200      	movs	r2, #0
 8006684:	e7a1      	b.n	80065ca <HAL_DAC_ConfigChannel+0x62>
    connectOnChip = DAC_MCR_MODE1_0;
 8006686:	2201      	movs	r2, #1
 8006688:	e79f      	b.n	80065ca <HAL_DAC_ConfigChannel+0x62>
    tickstart = HAL_GetTick();
 800668a:	f7ff f819 	bl	80056c0 <HAL_GetTick>
 800668e:	4604      	mov	r4, r0
    if (Channel == DAC_CHANNEL_1)
 8006690:	b12e      	cbz	r6, 800669e <HAL_DAC_ConfigChannel+0x136>
 8006692:	e015      	b.n	80066c0 <HAL_DAC_ConfigChannel+0x158>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006694:	f7ff f814 	bl	80056c0 <HAL_GetTick>
 8006698:	1b00      	subs	r0, r0, r4
 800669a:	2801      	cmp	r0, #1
 800669c:	d841      	bhi.n	8006722 <HAL_DAC_ConfigChannel+0x1ba>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800669e:	682b      	ldr	r3, [r5, #0]
 80066a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a2:	041b      	lsls	r3, r3, #16
 80066a4:	d4f6      	bmi.n	8006694 <HAL_DAC_ConfigChannel+0x12c>
      HAL_Delay(1);
 80066a6:	2001      	movs	r0, #1
 80066a8:	f7ff f810 	bl	80056cc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80066ac:	682f      	ldr	r7, [r5, #0]
 80066ae:	f8d8 3024 	ldr.w	r3, [r8, #36]	@ 0x24
 80066b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80066b4:	e00f      	b.n	80066d6 <HAL_DAC_ConfigChannel+0x16e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80066b6:	f7ff f803 	bl	80056c0 <HAL_GetTick>
 80066ba:	1b00      	subs	r0, r0, r4
 80066bc:	2801      	cmp	r0, #1
 80066be:	d830      	bhi.n	8006722 <HAL_DAC_ConfigChannel+0x1ba>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	dbf6      	blt.n	80066b6 <HAL_DAC_ConfigChannel+0x14e>
      HAL_Delay(1U);
 80066c8:	2001      	movs	r0, #1
 80066ca:	f7fe ffff 	bl	80056cc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80066ce:	682f      	ldr	r7, [r5, #0]
 80066d0:	f8d8 3024 	ldr.w	r3, [r8, #36]	@ 0x24
 80066d4:	647b      	str	r3, [r7, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80066d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066d8:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80066dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80066e0:	f006 0610 	and.w	r6, r6, #16
 80066e4:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80066e8:	40b1      	lsls	r1, r6
 80066ea:	40b2      	lsls	r2, r6
 80066ec:	ea23 0301 	bic.w	r3, r3, r1
 80066f0:	4313      	orrs	r3, r2
 80066f2:	64bb      	str	r3, [r7, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80066f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066f6:	f8d8 202c 	ldr.w	r2, [r8, #44]	@ 0x2c
 80066fa:	21ff      	movs	r1, #255	@ 0xff
 80066fc:	40b1      	lsls	r1, r6
 80066fe:	40b2      	lsls	r2, r6
 8006700:	ea23 0301 	bic.w	r3, r3, r1
 8006704:	4313      	orrs	r3, r2
 8006706:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006708:	e742      	b.n	8006590 <HAL_DAC_ConfigChannel+0x28>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800670a:	f000 fdb7 	bl	800727c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800670e:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <HAL_DAC_ConfigChannel+0x1dc>)
 8006710:	4298      	cmp	r0, r3
 8006712:	d90e      	bls.n	8006732 <HAL_DAC_ConfigChannel+0x1ca>
  hdac->Instance->MCR = tmpreg1;
 8006714:	682f      	ldr	r7, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006716:	f449 4900 	orr.w	r9, r9, #32768	@ 0x8000
 800671a:	e77f      	b.n	800661c <HAL_DAC_ConfigChannel+0xb4>
  __HAL_LOCK(hdac);
 800671c:	2002      	movs	r0, #2
}
 800671e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006722:	692b      	ldr	r3, [r5, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006724:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006726:	f043 0308 	orr.w	r3, r3, #8
 800672a:	612b      	str	r3, [r5, #16]
          return HAL_TIMEOUT;
 800672c:	2003      	movs	r0, #3
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800672e:	712a      	strb	r2, [r5, #4]
          return HAL_TIMEOUT;
 8006730:	e7a5      	b.n	800667e <HAL_DAC_ConfigChannel+0x116>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006732:	4b05      	ldr	r3, [pc, #20]	@ (8006748 <HAL_DAC_ConfigChannel+0x1e0>)
  hdac->Instance->MCR = tmpreg1;
 8006734:	682f      	ldr	r7, [r5, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006736:	4298      	cmp	r0, r3
 8006738:	f67f af70 	bls.w	800661c <HAL_DAC_ConfigChannel+0xb4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800673c:	f449 4980 	orr.w	r9, r9, #16384	@ 0x4000
 8006740:	e76c      	b.n	800661c <HAL_DAC_ConfigChannel+0xb4>
 8006742:	bf00      	nop
 8006744:	09896800 	.word	0x09896800
 8006748:	04c4b400 	.word	0x04c4b400

0800674c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800674c:	2800      	cmp	r0, #0
 800674e:	d076      	beq.n	800683e <HAL_DMA_Init+0xf2>
{
 8006750:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006752:	4a3c      	ldr	r2, [pc, #240]	@ (8006844 <HAL_DMA_Init+0xf8>)
 8006754:	6804      	ldr	r4, [r0, #0]
 8006756:	4294      	cmp	r4, r2
 8006758:	4603      	mov	r3, r0
 800675a:	d95c      	bls.n	8006816 <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800675c:	493a      	ldr	r1, [pc, #232]	@ (8006848 <HAL_DMA_Init+0xfc>)
 800675e:	4a3b      	ldr	r2, [pc, #236]	@ (800684c <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8006760:	483b      	ldr	r0, [pc, #236]	@ (8006850 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006762:	4421      	add	r1, r4
 8006764:	fba2 2101 	umull	r2, r1, r2, r1
 8006768:	0909      	lsrs	r1, r1, #4
 800676a:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800676c:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800676e:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8006770:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8006774:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006776:	4e35      	ldr	r6, [pc, #212]	@ (800684c <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006778:	4f36      	ldr	r7, [pc, #216]	@ (8006854 <HAL_DMA_Init+0x108>)
 800677a:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800677e:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 8006780:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006782:	4302      	orrs	r2, r0
 8006784:	6958      	ldr	r0, [r3, #20]
 8006786:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006788:	6998      	ldr	r0, [r3, #24]
 800678a:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 800678c:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800678e:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006792:	69d8      	ldr	r0, [r3, #28]
 8006794:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006796:	b2e0      	uxtb	r0, r4
 8006798:	3808      	subs	r0, #8
 800679a:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800679e:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80067a0:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80067a4:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80067a6:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 80067aa:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80067ac:	4e25      	ldr	r6, [pc, #148]	@ (8006844 <HAL_DMA_Init+0xf8>)
 80067ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006858 <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80067b0:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80067b4:	42b4      	cmp	r4, r6
 80067b6:	bf98      	it	ls
 80067b8:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80067ba:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80067be:	2401      	movs	r4, #1
 80067c0:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80067c4:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80067c6:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80067ca:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80067ce:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80067d0:	649e      	str	r6, [r3, #72]	@ 0x48
 80067d2:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80067d6:	d027      	beq.n	8006828 <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80067d8:	685e      	ldr	r6, [r3, #4]
 80067da:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80067dc:	3e01      	subs	r6, #1
 80067de:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80067e0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067e4:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80067e8:	d824      	bhi.n	8006834 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067ea:	4a1c      	ldr	r2, [pc, #112]	@ (800685c <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067ec:	481c      	ldr	r0, [pc, #112]	@ (8006860 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067ee:	442a      	add	r2, r5
 80067f0:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80067f2:	3d01      	subs	r5, #1
 80067f4:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80067f6:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067f8:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80067fc:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80067fe:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006800:	4a18      	ldr	r2, [pc, #96]	@ (8006864 <HAL_DMA_Init+0x118>)
 8006802:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006804:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8006806:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006808:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800680a:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 800680e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8006812:	bcf0      	pop	{r4, r5, r6, r7}
 8006814:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006816:	4914      	ldr	r1, [pc, #80]	@ (8006868 <HAL_DMA_Init+0x11c>)
 8006818:	4a0c      	ldr	r2, [pc, #48]	@ (800684c <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 800681a:	4814      	ldr	r0, [pc, #80]	@ (800686c <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800681c:	4421      	add	r1, r4
 800681e:	fba2 2101 	umull	r2, r1, r2, r1
 8006822:	0909      	lsrs	r1, r1, #4
 8006824:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8006826:	e7a1      	b.n	800676c <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006828:	2400      	movs	r4, #0
 800682a:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800682c:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006830:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8006834:	2200      	movs	r2, #0
 8006836:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800683a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800683c:	e7e2      	b.n	8006804 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 800683e:	2001      	movs	r0, #1
}
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	40020407 	.word	0x40020407
 8006848:	bffdfbf8 	.word	0xbffdfbf8
 800684c:	cccccccd 	.word	0xcccccccd
 8006850:	40020400 	.word	0x40020400
 8006854:	40020800 	.word	0x40020800
 8006858:	40020820 	.word	0x40020820
 800685c:	1000823f 	.word	0x1000823f
 8006860:	40020940 	.word	0x40020940
 8006864:	40020900 	.word	0x40020900
 8006868:	bffdfff8 	.word	0xbffdfff8
 800686c:	40020000 	.word	0x40020000

08006870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006874:	680c      	ldr	r4, [r1, #0]
{
 8006876:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006878:	2c00      	cmp	r4, #0
 800687a:	f000 8089 	beq.w	8006990 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 800687e:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006880:	f04f 0b01 	mov.w	fp, #1
 8006884:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8006888:	ea1e 0a04 	ands.w	sl, lr, r4
 800688c:	d07b      	beq.n	8006986 <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800688e:	684d      	ldr	r5, [r1, #4]
 8006890:	f005 0203 	and.w	r2, r5, #3
 8006894:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006898:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800689a:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800689e:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80068a2:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80068a6:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80068aa:	d974      	bls.n	8006996 <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068ac:	2a03      	cmp	r2, #3
 80068ae:	f040 80b0 	bne.w	8006a12 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068b2:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 80068b6:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80068ba:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068be:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068c0:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80068c4:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068c6:	d05e      	beq.n	8006986 <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068c8:	4f66      	ldr	r7, [pc, #408]	@ (8006a64 <HAL_GPIO_Init+0x1f4>)
 80068ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80068cc:	f042 0201 	orr.w	r2, r2, #1
 80068d0:	663a      	str	r2, [r7, #96]	@ 0x60
 80068d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80068d4:	f002 0201 	and.w	r2, r2, #1
 80068d8:	9203      	str	r2, [sp, #12]
 80068da:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068dc:	f023 0203 	bic.w	r2, r3, #3
 80068e0:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 80068e4:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068e8:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80068ec:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068ee:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80068f2:	260f      	movs	r6, #15
 80068f4:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068f8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068fc:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006900:	d01d      	beq.n	800693e <HAL_GPIO_Init+0xce>
 8006902:	4e59      	ldr	r6, [pc, #356]	@ (8006a68 <HAL_GPIO_Init+0x1f8>)
 8006904:	42b0      	cmp	r0, r6
 8006906:	f000 8097 	beq.w	8006a38 <HAL_GPIO_Init+0x1c8>
 800690a:	4e58      	ldr	r6, [pc, #352]	@ (8006a6c <HAL_GPIO_Init+0x1fc>)
 800690c:	42b0      	cmp	r0, r6
 800690e:	f000 809a 	beq.w	8006a46 <HAL_GPIO_Init+0x1d6>
 8006912:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8006a74 <HAL_GPIO_Init+0x204>
 8006916:	4570      	cmp	r0, lr
 8006918:	f000 8087 	beq.w	8006a2a <HAL_GPIO_Init+0x1ba>
 800691c:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8006a78 <HAL_GPIO_Init+0x208>
 8006920:	4570      	cmp	r0, lr
 8006922:	f000 8097 	beq.w	8006a54 <HAL_GPIO_Init+0x1e4>
 8006926:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8006a7c <HAL_GPIO_Init+0x20c>
 800692a:	4570      	cmp	r0, lr
 800692c:	bf0c      	ite	eq
 800692e:	f04f 0e05 	moveq.w	lr, #5
 8006932:	f04f 0e06 	movne.w	lr, #6
 8006936:	fa0e fc0c 	lsl.w	ip, lr, ip
 800693a:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 800693e:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006940:	4a4b      	ldr	r2, [pc, #300]	@ (8006a70 <HAL_GPIO_Init+0x200>)
 8006942:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006944:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8006946:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800694a:	4e49      	ldr	r6, [pc, #292]	@ (8006a70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800694c:	bf54      	ite	pl
 800694e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8006950:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8006954:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8006956:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006958:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800695a:	4e45      	ldr	r6, [pc, #276]	@ (8006a70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800695c:	bf54      	ite	pl
 800695e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8006960:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8006964:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8006966:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006968:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800696a:	4e41      	ldr	r6, [pc, #260]	@ (8006a70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800696c:	bf54      	ite	pl
 800696e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8006970:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8006974:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006976:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006978:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 800697a:	4d3d      	ldr	r5, [pc, #244]	@ (8006a70 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 800697c:	bf54      	ite	pl
 800697e:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8006980:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8006984:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8006986:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006988:	fa34 f203 	lsrs.w	r2, r4, r3
 800698c:	f47f af7a 	bne.w	8006884 <HAL_GPIO_Init+0x14>
  }
}
 8006990:	b005      	add	sp, #20
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8006996:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800699a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800699c:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069a0:	fa06 f80c 	lsl.w	r8, r6, ip
 80069a4:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80069a8:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80069ac:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069b0:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069b2:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069b6:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80069ba:	fa0e fe03 	lsl.w	lr, lr, r3
 80069be:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80069c2:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80069c6:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069ca:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069ce:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80069d2:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069d6:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80069d8:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069dc:	f47f af69 	bne.w	80068b2 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069e0:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 80069e2:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069e6:	f003 0e07 	and.w	lr, r3, #7
 80069ea:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80069ee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069f2:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 80069f6:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80069fa:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80069fc:	260f      	movs	r6, #15
 80069fe:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a02:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a04:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a08:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8006a0c:	f8c8 e020 	str.w	lr, [r8, #32]
 8006a10:	e74f      	b.n	80068b2 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8006a12:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a16:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006a18:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a1c:	fa06 fe0c 	lsl.w	lr, r6, ip
 8006a20:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8006a24:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a28:	e743      	b.n	80068b2 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006a2a:	f04f 0e03 	mov.w	lr, #3
 8006a2e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8006a32:	ea47 070c 	orr.w	r7, r7, ip
 8006a36:	e782      	b.n	800693e <HAL_GPIO_Init+0xce>
 8006a38:	f04f 0e01 	mov.w	lr, #1
 8006a3c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8006a40:	ea47 070c 	orr.w	r7, r7, ip
 8006a44:	e77b      	b.n	800693e <HAL_GPIO_Init+0xce>
 8006a46:	f04f 0e02 	mov.w	lr, #2
 8006a4a:	fa0e fc0c 	lsl.w	ip, lr, ip
 8006a4e:	ea47 070c 	orr.w	r7, r7, ip
 8006a52:	e774      	b.n	800693e <HAL_GPIO_Init+0xce>
 8006a54:	f04f 0e04 	mov.w	lr, #4
 8006a58:	fa0e fc0c 	lsl.w	ip, lr, ip
 8006a5c:	ea47 070c 	orr.w	r7, r7, ip
 8006a60:	e76d      	b.n	800693e <HAL_GPIO_Init+0xce>
 8006a62:	bf00      	nop
 8006a64:	40021000 	.word	0x40021000
 8006a68:	48000400 	.word	0x48000400
 8006a6c:	48000800 	.word	0x48000800
 8006a70:	40010400 	.word	0x40010400
 8006a74:	48000c00 	.word	0x48000c00
 8006a78:	48001000 	.word	0x48001000
 8006a7c:	48001400 	.word	0x48001400

08006a80 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a80:	b10a      	cbz	r2, 8006a86 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a82:	6181      	str	r1, [r0, #24]
 8006a84:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a86:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop

08006a8c <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a8c:	4a35      	ldr	r2, [pc, #212]	@ (8006b64 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8006a8e:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a90:	b960      	cbnz	r0, 8006aac <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a9a:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a9e:	d01b      	beq.n	8006ad8 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006aa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006aa8:	2000      	movs	r0, #0
}
 8006aaa:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006aac:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8006ab0:	d006      	beq.n	8006ac0 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006ab2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ab6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006aba:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006abc:	2000      	movs	r0, #0
}
 8006abe:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006ac0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ac4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ac8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006acc:	d029      	beq.n	8006b22 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ace:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ad2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006ad6:	e7f1      	b.n	8006abc <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006adc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ae0:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006ae2:	4821      	ldr	r0, [pc, #132]	@ (8006b68 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8006ae4:	4921      	ldr	r1, [pc, #132]	@ (8006b6c <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ae6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006aea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006aee:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006af0:	6803      	ldr	r3, [r0, #0]
 8006af2:	2032      	movs	r0, #50	@ 0x32
 8006af4:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006af8:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006afa:	fba1 1303 	umull	r1, r3, r1, r3
 8006afe:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b00:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b02:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b06:	d506      	bpl.n	8006b16 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006b08:	e000      	b.n	8006b0c <HAL_PWREx_ControlVoltageScaling+0x80>
 8006b0a:	b123      	cbz	r3, 8006b16 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006b0c:	6951      	ldr	r1, [r2, #20]
 8006b0e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006b10:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b14:	d4f9      	bmi.n	8006b0a <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006b16:	4b13      	ldr	r3, [pc, #76]	@ (8006b64 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	055b      	lsls	r3, r3, #21
 8006b1c:	d5ce      	bpl.n	8006abc <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8006b1e:	2003      	movs	r0, #3
 8006b20:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b26:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b2a:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b2c:	480e      	ldr	r0, [pc, #56]	@ (8006b68 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8006b2e:	490f      	ldr	r1, [pc, #60]	@ (8006b6c <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b30:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006b34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006b38:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b3a:	6803      	ldr	r3, [r0, #0]
 8006b3c:	2032      	movs	r0, #50	@ 0x32
 8006b3e:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b42:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b44:	fba1 1303 	umull	r1, r3, r1, r3
 8006b48:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b4a:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b4c:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b50:	d5e1      	bpl.n	8006b16 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006b52:	e001      	b.n	8006b58 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d0de      	beq.n	8006b16 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006b58:	6951      	ldr	r1, [r2, #20]
 8006b5a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8006b5c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b60:	d5d9      	bpl.n	8006b16 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8006b62:	e7f7      	b.n	8006b54 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8006b64:	40007000 	.word	0x40007000
 8006b68:	20000658 	.word	0x20000658
 8006b6c:	431bde83 	.word	0x431bde83

08006b70 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b70:	4a02      	ldr	r2, [pc, #8]	@ (8006b7c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8006b72:	6893      	ldr	r3, [r2, #8]
 8006b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b78:	6093      	str	r3, [r2, #8]
}
 8006b7a:	4770      	bx	lr
 8006b7c:	40007000 	.word	0x40007000

08006b80 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b80:	2800      	cmp	r0, #0
 8006b82:	f000 8239 	beq.w	8006ff8 <HAL_RCC_OscConfig+0x478>
{
 8006b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b8a:	6803      	ldr	r3, [r0, #0]
 8006b8c:	07d9      	lsls	r1, r3, #31
{
 8006b8e:	b082      	sub	sp, #8
 8006b90:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b92:	d512      	bpl.n	8006bba <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b94:	49a3      	ldr	r1, [pc, #652]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006b96:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b98:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b9a:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b9e:	2a0c      	cmp	r2, #12
 8006ba0:	f000 80d6 	beq.w	8006d50 <HAL_RCC_OscConfig+0x1d0>
 8006ba4:	2a08      	cmp	r2, #8
 8006ba6:	f040 80d8 	bne.w	8006d5a <HAL_RCC_OscConfig+0x1da>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006baa:	4a9e      	ldr	r2, [pc, #632]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006bac:	6812      	ldr	r2, [r2, #0]
 8006bae:	0392      	lsls	r2, r2, #14
 8006bb0:	d503      	bpl.n	8006bba <HAL_RCC_OscConfig+0x3a>
 8006bb2:	6862      	ldr	r2, [r4, #4]
 8006bb4:	2a00      	cmp	r2, #0
 8006bb6:	f000 81a4 	beq.w	8006f02 <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bba:	079a      	lsls	r2, r3, #30
 8006bbc:	d522      	bpl.n	8006c04 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bbe:	4a99      	ldr	r2, [pc, #612]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006bc0:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bc2:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bc4:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006bc8:	2b0c      	cmp	r3, #12
 8006bca:	f000 80fe 	beq.w	8006dca <HAL_RCC_OscConfig+0x24a>
 8006bce:	2b04      	cmp	r3, #4
 8006bd0:	f040 8100 	bne.w	8006dd4 <HAL_RCC_OscConfig+0x254>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006bd4:	4b93      	ldr	r3, [pc, #588]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	055b      	lsls	r3, r3, #21
 8006bda:	d503      	bpl.n	8006be4 <HAL_RCC_OscConfig+0x64>
 8006bdc:	68e3      	ldr	r3, [r4, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 818f 	beq.w	8006f02 <HAL_RCC_OscConfig+0x382>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006be4:	4a8f      	ldr	r2, [pc, #572]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006be6:	6920      	ldr	r0, [r4, #16]
 8006be8:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006bea:	498f      	ldr	r1, [pc, #572]	@ (8006e28 <HAL_RCC_OscConfig+0x2a8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bec:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006bf0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8006bf4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006bf6:	6808      	ldr	r0, [r1, #0]
 8006bf8:	f7fe fd20 	bl	800563c <HAL_InitTick>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	f040 8180 	bne.w	8006f02 <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	071a      	lsls	r2, r3, #28
 8006c06:	d519      	bpl.n	8006c3c <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c08:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c0a:	4d86      	ldr	r5, [pc, #536]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f000 80c8 	beq.w	8006da2 <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_LSI_ENABLE();
 8006c12:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006c16:	f043 0301 	orr.w	r3, r3, #1
 8006c1a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c1e:	f7fe fd4f 	bl	80056c0 <HAL_GetTick>
 8006c22:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c24:	e005      	b.n	8006c32 <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c26:	f7fe fd4b 	bl	80056c0 <HAL_GetTick>
 8006c2a:	1b80      	subs	r0, r0, r6
 8006c2c:	2802      	cmp	r0, #2
 8006c2e:	f200 8118 	bhi.w	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c32:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006c36:	079b      	lsls	r3, r3, #30
 8006c38:	d5f5      	bpl.n	8006c26 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	075d      	lsls	r5, r3, #29
 8006c3e:	d541      	bpl.n	8006cc4 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006c40:	4b78      	ldr	r3, [pc, #480]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006c42:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006c44:	00d0      	lsls	r0, r2, #3
 8006c46:	f100 8110 	bmi.w	8006e6a <HAL_RCC_OscConfig+0x2ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c4a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006c4c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006c50:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006c5c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006c5e:	4e73      	ldr	r6, [pc, #460]	@ (8006e2c <HAL_RCC_OscConfig+0x2ac>)
 8006c60:	6833      	ldr	r3, [r6, #0]
 8006c62:	05d9      	lsls	r1, r3, #23
 8006c64:	f140 812f 	bpl.w	8006ec6 <HAL_RCC_OscConfig+0x346>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c68:	68a3      	ldr	r3, [r4, #8]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	f000 80ff 	beq.w	8006e6e <HAL_RCC_OscConfig+0x2ee>
 8006c70:	2b05      	cmp	r3, #5
 8006c72:	f000 8185 	beq.w	8006f80 <HAL_RCC_OscConfig+0x400>
 8006c76:	4e6b      	ldr	r6, [pc, #428]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006c78:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8006c7c:	f022 0201 	bic.w	r2, r2, #1
 8006c80:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8006c84:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8006c88:	f022 0204 	bic.w	r2, r2, #4
 8006c8c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f040 80f3 	bne.w	8006e7c <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c96:	f7fe fd13 	bl	80056c0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c9a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8006c9e:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ca0:	e005      	b.n	8006cae <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ca2:	f7fe fd0d 	bl	80056c0 <HAL_GetTick>
 8006ca6:	1bc0      	subs	r0, r0, r7
 8006ca8:	4540      	cmp	r0, r8
 8006caa:	f200 80da 	bhi.w	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006cae:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8006cb2:	0799      	lsls	r1, r3, #30
 8006cb4:	d4f5      	bmi.n	8006ca2 <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cb6:	b125      	cbz	r5, 8006cc2 <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cb8:	4a5a      	ldr	r2, [pc, #360]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006cba:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cc0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	069a      	lsls	r2, r3, #26
 8006cc6:	d518      	bpl.n	8006cfa <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cc8:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cca:	4d56      	ldr	r5, [pc, #344]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 80e6 	beq.w	8006e9e <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_HSI48_ENABLE();
 8006cd2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8006cd6:	f043 0301 	orr.w	r3, r3, #1
 8006cda:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cde:	f7fe fcef 	bl	80056c0 <HAL_GetTick>
 8006ce2:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006ce4:	e005      	b.n	8006cf2 <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ce6:	f7fe fceb 	bl	80056c0 <HAL_GetTick>
 8006cea:	1b80      	subs	r0, r0, r6
 8006cec:	2802      	cmp	r0, #2
 8006cee:	f200 80b8 	bhi.w	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cf2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8006cf6:	079b      	lsls	r3, r3, #30
 8006cf8:	d5f5      	bpl.n	8006ce6 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006cfa:	69e3      	ldr	r3, [r4, #28]
 8006cfc:	b323      	cbz	r3, 8006d48 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cfe:	4d49      	ldr	r5, [pc, #292]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006d00:	68aa      	ldr	r2, [r5, #8]
 8006d02:	f002 020c 	and.w	r2, r2, #12
 8006d06:	2a0c      	cmp	r2, #12
 8006d08:	f000 8148 	beq.w	8006f9c <HAL_RCC_OscConfig+0x41c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d0c:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d0e:	682b      	ldr	r3, [r5, #0]
 8006d10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d14:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d16:	f000 80f6 	beq.w	8006f06 <HAL_RCC_OscConfig+0x386>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006d1a:	68eb      	ldr	r3, [r5, #12]
 8006d1c:	f023 0303 	bic.w	r3, r3, #3
 8006d20:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d22:	68eb      	ldr	r3, [r5, #12]
 8006d24:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8006d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d2c:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d2e:	f7fe fcc7 	bl	80056c0 <HAL_GetTick>
 8006d32:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d34:	e005      	b.n	8006d42 <HAL_RCC_OscConfig+0x1c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d36:	f7fe fcc3 	bl	80056c0 <HAL_GetTick>
 8006d3a:	1b00      	subs	r0, r0, r4
 8006d3c:	2802      	cmp	r0, #2
 8006d3e:	f200 8090 	bhi.w	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d42:	682b      	ldr	r3, [r5, #0]
 8006d44:	019b      	lsls	r3, r3, #6
 8006d46:	d4f6      	bmi.n	8006d36 <HAL_RCC_OscConfig+0x1b6>
      }
    }
  }
  }

  return HAL_OK;
 8006d48:	2000      	movs	r0, #0
}
 8006d4a:	b002      	add	sp, #8
 8006d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d50:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006d54:	2903      	cmp	r1, #3
 8006d56:	f43f af28 	beq.w	8006baa <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d5a:	6863      	ldr	r3, [r4, #4]
 8006d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d60:	d055      	beq.n	8006e0e <HAL_RCC_OscConfig+0x28e>
 8006d62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d66:	f000 80bf 	beq.w	8006ee8 <HAL_RCC_OscConfig+0x368>
 8006d6a:	4d2e      	ldr	r5, [pc, #184]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006d6c:	682a      	ldr	r2, [r5, #0]
 8006d6e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006d72:	602a      	str	r2, [r5, #0]
 8006d74:	682a      	ldr	r2, [r5, #0]
 8006d76:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006d7a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d14b      	bne.n	8006e18 <HAL_RCC_OscConfig+0x298>
        tickstart = HAL_GetTick();
 8006d80:	f7fe fc9e 	bl	80056c0 <HAL_GetTick>
 8006d84:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d86:	e004      	b.n	8006d92 <HAL_RCC_OscConfig+0x212>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d88:	f7fe fc9a 	bl	80056c0 <HAL_GetTick>
 8006d8c:	1b80      	subs	r0, r0, r6
 8006d8e:	2864      	cmp	r0, #100	@ 0x64
 8006d90:	d867      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006d92:	682b      	ldr	r3, [r5, #0]
 8006d94:	0399      	lsls	r1, r3, #14
 8006d96:	d4f7      	bmi.n	8006d88 <HAL_RCC_OscConfig+0x208>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	079a      	lsls	r2, r3, #30
 8006d9c:	f57f af32 	bpl.w	8006c04 <HAL_RCC_OscConfig+0x84>
 8006da0:	e70d      	b.n	8006bbe <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8006da2:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006da6:	f023 0301 	bic.w	r3, r3, #1
 8006daa:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8006dae:	f7fe fc87 	bl	80056c0 <HAL_GetTick>
 8006db2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006db4:	e004      	b.n	8006dc0 <HAL_RCC_OscConfig+0x240>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006db6:	f7fe fc83 	bl	80056c0 <HAL_GetTick>
 8006dba:	1b80      	subs	r0, r0, r6
 8006dbc:	2802      	cmp	r0, #2
 8006dbe:	d850      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dc0:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8006dc4:	079f      	lsls	r7, r3, #30
 8006dc6:	d4f6      	bmi.n	8006db6 <HAL_RCC_OscConfig+0x236>
 8006dc8:	e737      	b.n	8006c3a <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006dca:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006dce:	2a02      	cmp	r2, #2
 8006dd0:	f43f af00 	beq.w	8006bd4 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006dd4:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8006dd6:	4d13      	ldr	r5, [pc, #76]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d032      	beq.n	8006e42 <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_HSI_ENABLE();
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006de2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006de4:	f7fe fc6c 	bl	80056c0 <HAL_GetTick>
 8006de8:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006dea:	e004      	b.n	8006df6 <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dec:	f7fe fc68 	bl	80056c0 <HAL_GetTick>
 8006df0:	1b80      	subs	r0, r0, r6
 8006df2:	2802      	cmp	r0, #2
 8006df4:	d835      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006df6:	682b      	ldr	r3, [r5, #0]
 8006df8:	055f      	lsls	r7, r3, #21
 8006dfa:	d5f7      	bpl.n	8006dec <HAL_RCC_OscConfig+0x26c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dfc:	686b      	ldr	r3, [r5, #4]
 8006dfe:	6922      	ldr	r2, [r4, #16]
 8006e00:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006e04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006e08:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	e6fa      	b.n	8006c04 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e0e:	4a05      	ldr	r2, [pc, #20]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
 8006e10:	6813      	ldr	r3, [r2, #0]
 8006e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e16:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006e18:	f7fe fc52 	bl	80056c0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e1c:	4e01      	ldr	r6, [pc, #4]	@ (8006e24 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8006e1e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e20:	e00b      	b.n	8006e3a <HAL_RCC_OscConfig+0x2ba>
 8006e22:	bf00      	nop
 8006e24:	40021000 	.word	0x40021000
 8006e28:	20000660 	.word	0x20000660
 8006e2c:	40007000 	.word	0x40007000
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e30:	f7fe fc46 	bl	80056c0 <HAL_GetTick>
 8006e34:	1b40      	subs	r0, r0, r5
 8006e36:	2864      	cmp	r0, #100	@ 0x64
 8006e38:	d813      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e3a:	6833      	ldr	r3, [r6, #0]
 8006e3c:	039f      	lsls	r7, r3, #14
 8006e3e:	d5f7      	bpl.n	8006e30 <HAL_RCC_OscConfig+0x2b0>
 8006e40:	e7aa      	b.n	8006d98 <HAL_RCC_OscConfig+0x218>
        __HAL_RCC_HSI_DISABLE();
 8006e42:	682b      	ldr	r3, [r5, #0]
 8006e44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006e4a:	f7fe fc39 	bl	80056c0 <HAL_GetTick>
 8006e4e:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006e50:	682b      	ldr	r3, [r5, #0]
 8006e52:	0559      	lsls	r1, r3, #21
 8006e54:	f57f aed5 	bpl.w	8006c02 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e58:	f7fe fc32 	bl	80056c0 <HAL_GetTick>
 8006e5c:	1b80      	subs	r0, r0, r6
 8006e5e:	2802      	cmp	r0, #2
 8006e60:	d9f6      	bls.n	8006e50 <HAL_RCC_OscConfig+0x2d0>
            return HAL_TIMEOUT;
 8006e62:	2003      	movs	r0, #3
}
 8006e64:	b002      	add	sp, #8
 8006e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8006e6a:	2500      	movs	r5, #0
 8006e6c:	e6f7      	b.n	8006c5e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e6e:	4a63      	ldr	r2, [pc, #396]	@ (8006ffc <HAL_RCC_OscConfig+0x47c>)
 8006e70:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8006e74:	f043 0301 	orr.w	r3, r3, #1
 8006e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8006e7c:	f7fe fc20 	bl	80056c0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e80:	4f5e      	ldr	r7, [pc, #376]	@ (8006ffc <HAL_RCC_OscConfig+0x47c>)
      tickstart = HAL_GetTick();
 8006e82:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e84:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e88:	e004      	b.n	8006e94 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e8a:	f7fe fc19 	bl	80056c0 <HAL_GetTick>
 8006e8e:	1b80      	subs	r0, r0, r6
 8006e90:	4540      	cmp	r0, r8
 8006e92:	d8e6      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e98:	079b      	lsls	r3, r3, #30
 8006e9a:	d5f6      	bpl.n	8006e8a <HAL_RCC_OscConfig+0x30a>
 8006e9c:	e70b      	b.n	8006cb6 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8006e9e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8006ea2:	f023 0301 	bic.w	r3, r3, #1
 8006ea6:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8006eaa:	f7fe fc09 	bl	80056c0 <HAL_GetTick>
 8006eae:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006eb0:	e004      	b.n	8006ebc <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006eb2:	f7fe fc05 	bl	80056c0 <HAL_GetTick>
 8006eb6:	1b80      	subs	r0, r0, r6
 8006eb8:	2802      	cmp	r0, #2
 8006eba:	d8d2      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ebc:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8006ec0:	079f      	lsls	r7, r3, #30
 8006ec2:	d4f6      	bmi.n	8006eb2 <HAL_RCC_OscConfig+0x332>
 8006ec4:	e719      	b.n	8006cfa <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ec6:	6833      	ldr	r3, [r6, #0]
 8006ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ecc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006ece:	f7fe fbf7 	bl	80056c0 <HAL_GetTick>
 8006ed2:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ed4:	6833      	ldr	r3, [r6, #0]
 8006ed6:	05da      	lsls	r2, r3, #23
 8006ed8:	f53f aec6 	bmi.w	8006c68 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006edc:	f7fe fbf0 	bl	80056c0 <HAL_GetTick>
 8006ee0:	1bc0      	subs	r0, r0, r7
 8006ee2:	2802      	cmp	r0, #2
 8006ee4:	d9f6      	bls.n	8006ed4 <HAL_RCC_OscConfig+0x354>
 8006ee6:	e7bc      	b.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ee8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006eec:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006efe:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f00:	e78a      	b.n	8006e18 <HAL_RCC_OscConfig+0x298>
    return HAL_ERROR;
 8006f02:	2001      	movs	r0, #1
 8006f04:	e721      	b.n	8006d4a <HAL_RCC_OscConfig+0x1ca>
        tickstart = HAL_GetTick();
 8006f06:	f7fe fbdb 	bl	80056c0 <HAL_GetTick>
 8006f0a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f0c:	e004      	b.n	8006f18 <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f0e:	f7fe fbd7 	bl	80056c0 <HAL_GetTick>
 8006f12:	1b80      	subs	r0, r0, r6
 8006f14:	2802      	cmp	r0, #2
 8006f16:	d8a4      	bhi.n	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f18:	682b      	ldr	r3, [r5, #0]
 8006f1a:	0199      	lsls	r1, r3, #6
 8006f1c:	d4f7      	bmi.n	8006f0e <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f1e:	68e9      	ldr	r1, [r5, #12]
 8006f20:	4b37      	ldr	r3, [pc, #220]	@ (8007000 <HAL_RCC_OscConfig+0x480>)
 8006f22:	6a22      	ldr	r2, [r4, #32]
 8006f24:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f26:	4e35      	ldr	r6, [pc, #212]	@ (8006ffc <HAL_RCC_OscConfig+0x47c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f28:	400b      	ands	r3, r1
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8006f30:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006f34:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8006f38:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 8006f3c:	3801      	subs	r0, #1
 8006f3e:	0849      	lsrs	r1, r1, #1
 8006f40:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8006f44:	3901      	subs	r1, #1
 8006f46:	0852      	lsrs	r2, r2, #1
 8006f48:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8006f4c:	3a01      	subs	r2, #1
 8006f4e:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8006f52:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8006f54:	682b      	ldr	r3, [r5, #0]
 8006f56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f5a:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f5c:	68eb      	ldr	r3, [r5, #12]
 8006f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f62:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8006f64:	f7fe fbac 	bl	80056c0 <HAL_GetTick>
 8006f68:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f6a:	e005      	b.n	8006f78 <HAL_RCC_OscConfig+0x3f8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f6c:	f7fe fba8 	bl	80056c0 <HAL_GetTick>
 8006f70:	1b00      	subs	r0, r0, r4
 8006f72:	2802      	cmp	r0, #2
 8006f74:	f63f af75 	bhi.w	8006e62 <HAL_RCC_OscConfig+0x2e2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f78:	6833      	ldr	r3, [r6, #0]
 8006f7a:	019a      	lsls	r2, r3, #6
 8006f7c:	d5f6      	bpl.n	8006f6c <HAL_RCC_OscConfig+0x3ec>
 8006f7e:	e6e3      	b.n	8006d48 <HAL_RCC_OscConfig+0x1c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f80:	4b1e      	ldr	r3, [pc, #120]	@ (8006ffc <HAL_RCC_OscConfig+0x47c>)
 8006f82:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006f86:	f042 0204 	orr.w	r2, r2, #4
 8006f8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8006f8e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006f92:	f042 0201 	orr.w	r2, r2, #1
 8006f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f9a:	e76f      	b.n	8006e7c <HAL_RCC_OscConfig+0x2fc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d0b0      	beq.n	8006f02 <HAL_RCC_OscConfig+0x382>
      temp_pllckcfg = RCC->PLLCFGR;
 8006fa0:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fa2:	6a22      	ldr	r2, [r4, #32]
 8006fa4:	f003 0103 	and.w	r1, r3, #3
 8006fa8:	4291      	cmp	r1, r2
 8006faa:	d1aa      	bne.n	8006f02 <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006fae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006fb2:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fb4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8006fb8:	d1a3      	bne.n	8006f02 <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fba:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8006fbc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006fc0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8006fc4:	d19d      	bne.n	8006f02 <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006fc8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006fcc:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8006fd0:	d197      	bne.n	8006f02 <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fd2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006fd4:	0852      	lsrs	r2, r2, #1
 8006fd6:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8006fda:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006fdc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8006fe0:	d18f      	bne.n	8006f02 <HAL_RCC_OscConfig+0x382>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006fe2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006fe4:	0852      	lsrs	r2, r2, #1
 8006fe6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8006fea:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fec:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8006ff0:	bf14      	ite	ne
 8006ff2:	2001      	movne	r0, #1
 8006ff4:	2000      	moveq	r0, #0
 8006ff6:	e6a8      	b.n	8006d4a <HAL_RCC_OscConfig+0x1ca>
    return HAL_ERROR;
 8006ff8:	2001      	movs	r0, #1
}
 8006ffa:	4770      	bx	lr
 8006ffc:	40021000 	.word	0x40021000
 8007000:	019f800c 	.word	0x019f800c

08007004 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007004:	4b18      	ldr	r3, [pc, #96]	@ (8007068 <HAL_RCC_GetSysClockFreq+0x64>)
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	f002 020c 	and.w	r2, r2, #12
 800700c:	2a04      	cmp	r2, #4
 800700e:	d026      	beq.n	800705e <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	f002 020c 	and.w	r2, r2, #12
 8007016:	2a08      	cmp	r2, #8
 8007018:	d023      	beq.n	8007062 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	f002 020c 	and.w	r2, r2, #12
 8007020:	2a0c      	cmp	r2, #12
 8007022:	d001      	beq.n	8007028 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8007024:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8007026:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007028:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800702a:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800702c:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800702e:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8007032:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007034:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007038:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800703c:	bf0c      	ite	eq
 800703e:	4b0b      	ldreq	r3, [pc, #44]	@ (800706c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007040:	4b0b      	ldrne	r3, [pc, #44]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007042:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007044:	fbb3 f3f2 	udiv	r3, r3, r2
 8007048:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800704c:	4b06      	ldr	r3, [pc, #24]	@ (8007068 <HAL_RCC_GetSysClockFreq+0x64>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8007054:	3301      	adds	r3, #1
 8007056:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8007058:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800705c:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800705e:	4804      	ldr	r0, [pc, #16]	@ (8007070 <HAL_RCC_GetSysClockFreq+0x6c>)
 8007060:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8007062:	4802      	ldr	r0, [pc, #8]	@ (800706c <HAL_RCC_GetSysClockFreq+0x68>)
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	40021000 	.word	0x40021000
 800706c:	016e3600 	.word	0x016e3600
 8007070:	00f42400 	.word	0x00f42400

08007074 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007074:	2800      	cmp	r0, #0
 8007076:	f000 80ee 	beq.w	8007256 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800707a:	4a78      	ldr	r2, [pc, #480]	@ (800725c <HAL_RCC_ClockConfig+0x1e8>)
{
 800707c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007080:	6813      	ldr	r3, [r2, #0]
 8007082:	f003 030f 	and.w	r3, r3, #15
 8007086:	428b      	cmp	r3, r1
 8007088:	460d      	mov	r5, r1
 800708a:	4604      	mov	r4, r0
 800708c:	d20c      	bcs.n	80070a8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800708e:	6813      	ldr	r3, [r2, #0]
 8007090:	f023 030f 	bic.w	r3, r3, #15
 8007094:	430b      	orrs	r3, r1
 8007096:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007098:	6813      	ldr	r3, [r2, #0]
 800709a:	f003 030f 	and.w	r3, r3, #15
 800709e:	428b      	cmp	r3, r1
 80070a0:	d002      	beq.n	80070a8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80070a2:	2001      	movs	r0, #1
}
 80070a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	07df      	lsls	r7, r3, #31
 80070ac:	d569      	bpl.n	8007182 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070ae:	6867      	ldr	r7, [r4, #4]
 80070b0:	2f03      	cmp	r7, #3
 80070b2:	f000 80a0 	beq.w	80071f6 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070b6:	4b6a      	ldr	r3, [pc, #424]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070b8:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80070ba:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070bc:	f000 8097 	beq.w	80071ee <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070c0:	055b      	lsls	r3, r3, #21
 80070c2:	d5ee      	bpl.n	80070a2 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80070c4:	f7ff ff9e 	bl	8007004 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80070c8:	4b66      	ldr	r3, [pc, #408]	@ (8007264 <HAL_RCC_ClockConfig+0x1f0>)
 80070ca:	4298      	cmp	r0, r3
 80070cc:	f240 80c0 	bls.w	8007250 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80070d0:	4a63      	ldr	r2, [pc, #396]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 80070d2:	6893      	ldr	r3, [r2, #8]
 80070d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80070de:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070e2:	4e5f      	ldr	r6, [pc, #380]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 80070e4:	68b3      	ldr	r3, [r6, #8]
 80070e6:	f023 0303 	bic.w	r3, r3, #3
 80070ea:	433b      	orrs	r3, r7
 80070ec:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80070ee:	f7fe fae7 	bl	80056c0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f2:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80070f6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070f8:	e004      	b.n	8007104 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070fa:	f7fe fae1 	bl	80056c0 <HAL_GetTick>
 80070fe:	1bc0      	subs	r0, r0, r7
 8007100:	4540      	cmp	r0, r8
 8007102:	d871      	bhi.n	80071e8 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007104:	68b3      	ldr	r3, [r6, #8]
 8007106:	6862      	ldr	r2, [r4, #4]
 8007108:	f003 030c 	and.w	r3, r3, #12
 800710c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007110:	d1f3      	bne.n	80070fa <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	079f      	lsls	r7, r3, #30
 8007116:	d436      	bmi.n	8007186 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8007118:	f1b9 0f00 	cmp.w	r9, #0
 800711c:	d003      	beq.n	8007126 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800711e:	68b3      	ldr	r3, [r6, #8]
 8007120:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007124:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007126:	4e4d      	ldr	r6, [pc, #308]	@ (800725c <HAL_RCC_ClockConfig+0x1e8>)
 8007128:	6833      	ldr	r3, [r6, #0]
 800712a:	f003 030f 	and.w	r3, r3, #15
 800712e:	42ab      	cmp	r3, r5
 8007130:	d846      	bhi.n	80071c0 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	075a      	lsls	r2, r3, #29
 8007136:	d506      	bpl.n	8007146 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007138:	4949      	ldr	r1, [pc, #292]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 800713a:	68e0      	ldr	r0, [r4, #12]
 800713c:	688a      	ldr	r2, [r1, #8]
 800713e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007142:	4302      	orrs	r2, r0
 8007144:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007146:	071b      	lsls	r3, r3, #28
 8007148:	d507      	bpl.n	800715a <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800714a:	4a45      	ldr	r2, [pc, #276]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 800714c:	6921      	ldr	r1, [r4, #16]
 800714e:	6893      	ldr	r3, [r2, #8]
 8007150:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8007154:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007158:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800715a:	f7ff ff53 	bl	8007004 <HAL_RCC_GetSysClockFreq>
 800715e:	4a40      	ldr	r2, [pc, #256]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 8007160:	4c41      	ldr	r4, [pc, #260]	@ (8007268 <HAL_RCC_ClockConfig+0x1f4>)
 8007162:	6892      	ldr	r2, [r2, #8]
 8007164:	4941      	ldr	r1, [pc, #260]	@ (800726c <HAL_RCC_ClockConfig+0x1f8>)
 8007166:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800716a:	4603      	mov	r3, r0
 800716c:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 800716e:	4840      	ldr	r0, [pc, #256]	@ (8007270 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007170:	f002 021f 	and.w	r2, r2, #31
 8007174:	40d3      	lsrs	r3, r2
 8007176:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8007178:	6800      	ldr	r0, [r0, #0]
}
 800717a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 800717e:	f7fe ba5d 	b.w	800563c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007182:	079e      	lsls	r6, r3, #30
 8007184:	d5cf      	bpl.n	8007126 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007186:	0758      	lsls	r0, r3, #29
 8007188:	d504      	bpl.n	8007194 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800718a:	4935      	ldr	r1, [pc, #212]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 800718c:	688a      	ldr	r2, [r1, #8]
 800718e:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8007192:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007194:	0719      	lsls	r1, r3, #28
 8007196:	d506      	bpl.n	80071a6 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007198:	4a31      	ldr	r2, [pc, #196]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 800719a:	6893      	ldr	r3, [r2, #8]
 800719c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80071a0:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80071a4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071a6:	4a2e      	ldr	r2, [pc, #184]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 80071a8:	68a1      	ldr	r1, [r4, #8]
 80071aa:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071ac:	4e2b      	ldr	r6, [pc, #172]	@ (800725c <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071b2:	430b      	orrs	r3, r1
 80071b4:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071b6:	6833      	ldr	r3, [r6, #0]
 80071b8:	f003 030f 	and.w	r3, r3, #15
 80071bc:	42ab      	cmp	r3, r5
 80071be:	d9b8      	bls.n	8007132 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071c0:	6833      	ldr	r3, [r6, #0]
 80071c2:	f023 030f 	bic.w	r3, r3, #15
 80071c6:	432b      	orrs	r3, r5
 80071c8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80071ca:	f7fe fa79 	bl	80056c0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071ce:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80071d2:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071d4:	6833      	ldr	r3, [r6, #0]
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	42ab      	cmp	r3, r5
 80071dc:	d0a9      	beq.n	8007132 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071de:	f7fe fa6f 	bl	80056c0 <HAL_GetTick>
 80071e2:	1bc0      	subs	r0, r0, r7
 80071e4:	4540      	cmp	r0, r8
 80071e6:	d9f5      	bls.n	80071d4 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80071e8:	2003      	movs	r0, #3
}
 80071ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071ee:	039a      	lsls	r2, r3, #14
 80071f0:	f53f af68 	bmi.w	80070c4 <HAL_RCC_ClockConfig+0x50>
 80071f4:	e755      	b.n	80070a2 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071f6:	4a1a      	ldr	r2, [pc, #104]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
 80071f8:	6811      	ldr	r1, [r2, #0]
 80071fa:	0188      	lsls	r0, r1, #6
 80071fc:	f57f af51 	bpl.w	80070a2 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007200:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007202:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007204:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8007206:	4e17      	ldr	r6, [pc, #92]	@ (8007264 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007208:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 800720c:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800720e:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007212:	bf0c      	ite	eq
 8007214:	4817      	ldreq	r0, [pc, #92]	@ (8007274 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007216:	4818      	ldrne	r0, [pc, #96]	@ (8007278 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007218:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800721a:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800721e:	4810      	ldr	r0, [pc, #64]	@ (8007260 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007220:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8007224:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007228:	68c1      	ldr	r1, [r0, #12]
 800722a:	f3c1 6141 	ubfx	r1, r1, #25, #2
 800722e:	3101      	adds	r1, #1
 8007230:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8007232:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8007236:	42b2      	cmp	r2, r6
 8007238:	d90a      	bls.n	8007250 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800723a:	6882      	ldr	r2, [r0, #8]
 800723c:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8007240:	f43f af46 	beq.w	80070d0 <HAL_RCC_ClockConfig+0x5c>
 8007244:	0799      	lsls	r1, r3, #30
 8007246:	d503      	bpl.n	8007250 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007248:	68a3      	ldr	r3, [r4, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	f43f af40 	beq.w	80070d0 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007250:	f04f 0900 	mov.w	r9, #0
 8007254:	e745      	b.n	80070e2 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8007256:	2001      	movs	r0, #1
}
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	40022000 	.word	0x40022000
 8007260:	40021000 	.word	0x40021000
 8007264:	04c4b400 	.word	0x04c4b400
 8007268:	0800ad7c 	.word	0x0800ad7c
 800726c:	20000658 	.word	0x20000658
 8007270:	20000660 	.word	0x20000660
 8007274:	016e3600 	.word	0x016e3600
 8007278:	00f42400 	.word	0x00f42400

0800727c <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 800727c:	4b01      	ldr	r3, [pc, #4]	@ (8007284 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	20000658 	.word	0x20000658

08007288 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007288:	4b05      	ldr	r3, [pc, #20]	@ (80072a0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800728a:	4a06      	ldr	r2, [pc, #24]	@ (80072a4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800728c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800728e:	4906      	ldr	r1, [pc, #24]	@ (80072a8 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007290:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007294:	6808      	ldr	r0, [r1, #0]
 8007296:	5cd3      	ldrb	r3, [r2, r3]
 8007298:	f003 031f 	and.w	r3, r3, #31
}
 800729c:	40d8      	lsrs	r0, r3
 800729e:	4770      	bx	lr
 80072a0:	40021000 	.word	0x40021000
 80072a4:	0800ad74 	.word	0x0800ad74
 80072a8:	20000658 	.word	0x20000658

080072ac <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072ac:	4b05      	ldr	r3, [pc, #20]	@ (80072c4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80072ae:	4a06      	ldr	r2, [pc, #24]	@ (80072c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80072b0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80072b2:	4906      	ldr	r1, [pc, #24]	@ (80072cc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80072b4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80072b8:	6808      	ldr	r0, [r1, #0]
 80072ba:	5cd3      	ldrb	r3, [r2, r3]
 80072bc:	f003 031f 	and.w	r3, r3, #31
}
 80072c0:	40d8      	lsrs	r0, r3
 80072c2:	4770      	bx	lr
 80072c4:	40021000 	.word	0x40021000
 80072c8:	0800ad74 	.word	0x0800ad74
 80072cc:	20000658 	.word	0x20000658

080072d0 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 80072d0:	4a02      	ldr	r2, [pc, #8]	@ (80072dc <HAL_RCC_EnableCSS+0xc>)
 80072d2:	6813      	ldr	r3, [r2, #0]
 80072d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80072d8:	6013      	str	r3, [r2, #0]
}
 80072da:	4770      	bx	lr
 80072dc:	40021000 	.word	0x40021000

080072e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072e4:	6803      	ldr	r3, [r0, #0]
{
 80072e6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072e8:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80072ec:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072ee:	d052      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072f0:	4ba1      	ldr	r3, [pc, #644]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80072f2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80072f4:	00d5      	lsls	r5, r2, #3
 80072f6:	f140 8108 	bpl.w	800750a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    FlagStatus       pwrclkchanged = RESET;
 80072fa:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072fc:	4d9f      	ldr	r5, [pc, #636]	@ (800757c <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80072fe:	682b      	ldr	r3, [r5, #0]
 8007300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007304:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007306:	f7fe f9db 	bl	80056c0 <HAL_GetTick>
 800730a:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800730c:	e005      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800730e:	f7fe f9d7 	bl	80056c0 <HAL_GetTick>
 8007312:	1b83      	subs	r3, r0, r6
 8007314:	2b02      	cmp	r3, #2
 8007316:	f200 8103 	bhi.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0x240>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800731a:	682b      	ldr	r3, [r5, #0]
 800731c:	05d8      	lsls	r0, r3, #23
 800731e:	d5f6      	bpl.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007320:	4d95      	ldr	r5, [pc, #596]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007322:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007324:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007328:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800732c:	d026      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800732e:	4293      	cmp	r3, r2
 8007330:	d024      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007332:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007336:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800733a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800733e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007342:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8007346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800734a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800734e:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007352:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8007354:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007358:	d510      	bpl.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800735a:	f7fe f9b1 	bl	80056c0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800735e:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8007362:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007364:	e005      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007366:	f7fe f9ab 	bl	80056c0 <HAL_GetTick>
 800736a:	1b80      	subs	r0, r0, r6
 800736c:	4540      	cmp	r0, r8
 800736e:	f200 80d7 	bhi.w	8007520 <HAL_RCCEx_PeriphCLKConfig+0x240>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007372:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8007376:	079b      	lsls	r3, r3, #30
 8007378:	d5f5      	bpl.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800737a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800737c:	497e      	ldr	r1, [pc, #504]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800737e:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8007382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007386:	4313      	orrs	r3, r2
 8007388:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800738c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800738e:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8007390:	2f00      	cmp	r7, #0
 8007392:	f040 80ca 	bne.w	800752a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007396:	07de      	lsls	r6, r3, #31
 8007398:	d508      	bpl.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800739a:	4977      	ldr	r1, [pc, #476]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800739c:	6865      	ldr	r5, [r4, #4]
 800739e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80073a2:	f022 0203 	bic.w	r2, r2, #3
 80073a6:	432a      	orrs	r2, r5
 80073a8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073ac:	079d      	lsls	r5, r3, #30
 80073ae:	d508      	bpl.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073b0:	4971      	ldr	r1, [pc, #452]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80073b2:	68a5      	ldr	r5, [r4, #8]
 80073b4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80073b8:	f022 020c 	bic.w	r2, r2, #12
 80073bc:	432a      	orrs	r2, r5
 80073be:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073c2:	0759      	lsls	r1, r3, #29
 80073c4:	d508      	bpl.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073c6:	496c      	ldr	r1, [pc, #432]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80073c8:	68e5      	ldr	r5, [r4, #12]
 80073ca:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80073ce:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80073d2:	432a      	orrs	r2, r5
 80073d4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80073d8:	071a      	lsls	r2, r3, #28
 80073da:	d508      	bpl.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80073dc:	4966      	ldr	r1, [pc, #408]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80073de:	6925      	ldr	r5, [r4, #16]
 80073e0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80073e4:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80073e8:	432a      	orrs	r2, r5
 80073ea:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073ee:	069f      	lsls	r7, r3, #26
 80073f0:	d508      	bpl.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073f2:	4961      	ldr	r1, [pc, #388]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80073f4:	6965      	ldr	r5, [r4, #20]
 80073f6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80073fa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80073fe:	432a      	orrs	r2, r5
 8007400:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007404:	065e      	lsls	r6, r3, #25
 8007406:	d508      	bpl.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007408:	495b      	ldr	r1, [pc, #364]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800740a:	69a5      	ldr	r5, [r4, #24]
 800740c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007410:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8007414:	432a      	orrs	r2, r5
 8007416:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800741a:	061d      	lsls	r5, r3, #24
 800741c:	d508      	bpl.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800741e:	4956      	ldr	r1, [pc, #344]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007420:	69e5      	ldr	r5, [r4, #28]
 8007422:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007426:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800742a:	432a      	orrs	r2, r5
 800742c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007430:	05d9      	lsls	r1, r3, #23
 8007432:	d508      	bpl.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007434:	4950      	ldr	r1, [pc, #320]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007436:	6a25      	ldr	r5, [r4, #32]
 8007438:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800743c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8007440:	432a      	orrs	r2, r5
 8007442:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007446:	059a      	lsls	r2, r3, #22
 8007448:	d508      	bpl.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800744a:	494b      	ldr	r1, [pc, #300]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800744c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800744e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007452:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8007456:	432a      	orrs	r2, r5
 8007458:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800745c:	055f      	lsls	r7, r3, #21
 800745e:	d50b      	bpl.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007460:	4945      	ldr	r1, [pc, #276]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007462:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8007464:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007468:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 800746c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800746e:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007472:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007476:	d05e      	beq.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007478:	051e      	lsls	r6, r3, #20
 800747a:	d50b      	bpl.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800747c:	493e      	ldr	r1, [pc, #248]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800747e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8007480:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8007484:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8007488:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800748a:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800748e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007492:	d055      	beq.n	8007540 <HAL_RCCEx_PeriphCLKConfig+0x260>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007494:	04dd      	lsls	r5, r3, #19
 8007496:	d50b      	bpl.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007498:	4937      	ldr	r1, [pc, #220]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800749a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 800749c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80074a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80074a4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074a6:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80074aa:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80074ae:	d04c      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x26a>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80074b0:	0499      	lsls	r1, r3, #18
 80074b2:	d50b      	bpl.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074b4:	4930      	ldr	r1, [pc, #192]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80074b6:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 80074b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80074bc:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80074c0:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074c2:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80074c6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80074ca:	d043      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x274>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074cc:	045a      	lsls	r2, r3, #17
 80074ce:	d50b      	bpl.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074d0:	4929      	ldr	r1, [pc, #164]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80074d2:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80074d4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80074d8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80074dc:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074de:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80074e2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074e6:	d03a      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80074e8:	041b      	lsls	r3, r3, #16
 80074ea:	d50b      	bpl.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80074ec:	4a22      	ldr	r2, [pc, #136]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80074ee:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80074f0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80074f4:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80074f8:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80074fa:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80074fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007502:	d031      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x288>
  }

#endif /* QUADSPI */

  return status;
}
 8007504:	b002      	add	sp, #8
 8007506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800750a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800750c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8007510:	659a      	str	r2, [r3, #88]	@ 0x58
 8007512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007518:	9301      	str	r3, [sp, #4]
 800751a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800751c:	2701      	movs	r7, #1
 800751e:	e6ed      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007520:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8007522:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8007524:	2f00      	cmp	r7, #0
 8007526:	f43f af36 	beq.w	8007396 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800752a:	4913      	ldr	r1, [pc, #76]	@ (8007578 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800752c:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 800752e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8007532:	658a      	str	r2, [r1, #88]	@ 0x58
 8007534:	e72f      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007536:	68ca      	ldr	r2, [r1, #12]
 8007538:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800753c:	60ca      	str	r2, [r1, #12]
 800753e:	e79b      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007540:	68ca      	ldr	r2, [r1, #12]
 8007542:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007546:	60ca      	str	r2, [r1, #12]
 8007548:	e7a4      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800754a:	68ca      	ldr	r2, [r1, #12]
 800754c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007550:	60ca      	str	r2, [r1, #12]
 8007552:	e7ad      	b.n	80074b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007554:	68ca      	ldr	r2, [r1, #12]
 8007556:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800755a:	60ca      	str	r2, [r1, #12]
 800755c:	e7b6      	b.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800755e:	68ca      	ldr	r2, [r1, #12]
 8007560:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007564:	60ca      	str	r2, [r1, #12]
 8007566:	e7bf      	b.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007568:	68d3      	ldr	r3, [r2, #12]
 800756a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800756e:	60d3      	str	r3, [r2, #12]
}
 8007570:	b002      	add	sp, #8
 8007572:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007576:	bf00      	nop
 8007578:	40021000 	.word	0x40021000
 800757c:	40007000 	.word	0x40007000

08007580 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007580:	6a03      	ldr	r3, [r0, #32]
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007588:	6a03      	ldr	r3, [r0, #32]
{
 800758a:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800758c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800758e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007590:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007592:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007596:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800759a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800759c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800759e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80075a2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075a4:	4d13      	ldr	r5, [pc, #76]	@ (80075f4 <TIM_OC1_SetConfig+0x74>)
 80075a6:	42a8      	cmp	r0, r5
 80075a8:	d00f      	beq.n	80075ca <TIM_OC1_SetConfig+0x4a>
 80075aa:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80075ae:	42a8      	cmp	r0, r5
 80075b0:	d00b      	beq.n	80075ca <TIM_OC1_SetConfig+0x4a>
 80075b2:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 80075b6:	42a8      	cmp	r0, r5
 80075b8:	d007      	beq.n	80075ca <TIM_OC1_SetConfig+0x4a>
 80075ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80075be:	42a8      	cmp	r0, r5
 80075c0:	d003      	beq.n	80075ca <TIM_OC1_SetConfig+0x4a>
 80075c2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80075c6:	42a8      	cmp	r0, r5
 80075c8:	d10d      	bne.n	80075e6 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80075ca:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80075cc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80075d0:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075d2:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075d6:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80075da:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80075de:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80075e2:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075e6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80075e8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80075ea:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80075ec:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80075ee:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80075f0:	6203      	str	r3, [r0, #32]
}
 80075f2:	4770      	bx	lr
 80075f4:	40012c00 	.word	0x40012c00

080075f8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075f8:	6a03      	ldr	r3, [r0, #32]
 80075fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075fe:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007600:	6a03      	ldr	r3, [r0, #32]
{
 8007602:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007604:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007606:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007608:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800760a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800760e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007612:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007614:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007616:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800761a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800761e:	4d14      	ldr	r5, [pc, #80]	@ (8007670 <TIM_OC3_SetConfig+0x78>)
 8007620:	42a8      	cmp	r0, r5
 8007622:	d00f      	beq.n	8007644 <TIM_OC3_SetConfig+0x4c>
 8007624:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007628:	42a8      	cmp	r0, r5
 800762a:	d00b      	beq.n	8007644 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800762c:	4d11      	ldr	r5, [pc, #68]	@ (8007674 <TIM_OC3_SetConfig+0x7c>)
 800762e:	42a8      	cmp	r0, r5
 8007630:	d00f      	beq.n	8007652 <TIM_OC3_SetConfig+0x5a>
 8007632:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007636:	42a8      	cmp	r0, r5
 8007638:	d00b      	beq.n	8007652 <TIM_OC3_SetConfig+0x5a>
 800763a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800763e:	42a8      	cmp	r0, r5
 8007640:	d10f      	bne.n	8007662 <TIM_OC3_SetConfig+0x6a>
 8007642:	e006      	b.n	8007652 <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007644:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007646:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800764a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800764e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007652:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007656:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800765a:	ea46 0c05 	orr.w	ip, r6, r5
 800765e:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007662:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007664:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007666:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007668:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 800766a:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 800766c:	6203      	str	r3, [r0, #32]
}
 800766e:	4770      	bx	lr
 8007670:	40012c00 	.word	0x40012c00
 8007674:	40014000 	.word	0x40014000

08007678 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007678:	6a03      	ldr	r3, [r0, #32]
 800767a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800767e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007680:	6a03      	ldr	r3, [r0, #32]
{
 8007682:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007684:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007686:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007688:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800768a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800768e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007692:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007696:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007698:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800769c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80076a0:	4d14      	ldr	r5, [pc, #80]	@ (80076f4 <TIM_OC4_SetConfig+0x7c>)
 80076a2:	42a8      	cmp	r0, r5
 80076a4:	d00f      	beq.n	80076c6 <TIM_OC4_SetConfig+0x4e>
 80076a6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80076aa:	42a8      	cmp	r0, r5
 80076ac:	d00b      	beq.n	80076c6 <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076ae:	4d12      	ldr	r5, [pc, #72]	@ (80076f8 <TIM_OC4_SetConfig+0x80>)
 80076b0:	42a8      	cmp	r0, r5
 80076b2:	d00f      	beq.n	80076d4 <TIM_OC4_SetConfig+0x5c>
 80076b4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80076b8:	42a8      	cmp	r0, r5
 80076ba:	d00b      	beq.n	80076d4 <TIM_OC4_SetConfig+0x5c>
 80076bc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80076c0:	42a8      	cmp	r0, r5
 80076c2:	d10f      	bne.n	80076e4 <TIM_OC4_SetConfig+0x6c>
 80076c4:	e006      	b.n	80076d4 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80076c6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 80076c8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80076cc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 80076d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80076d4:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80076d8:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80076dc:	ea46 0c05 	orr.w	ip, r6, r5
 80076e0:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80076e4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80076e6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80076e8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80076ea:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 80076ec:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80076ee:	6203      	str	r3, [r0, #32]
}
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	40012c00 	.word	0x40012c00
 80076f8:	40014000 	.word	0x40014000

080076fc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80076fc:	2800      	cmp	r0, #0
 80076fe:	d06d      	beq.n	80077dc <HAL_TIM_Base_Init+0xe0>
{
 8007700:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007702:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007706:	4604      	mov	r4, r0
 8007708:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800770c:	2b00      	cmp	r3, #0
 800770e:	d060      	beq.n	80077d2 <HAL_TIM_Base_Init+0xd6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007710:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007712:	4e33      	ldr	r6, [pc, #204]	@ (80077e0 <HAL_TIM_Base_Init+0xe4>)
  TIMx->PSC = Structure->Prescaler;
 8007714:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007716:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007718:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 800771a:	2302      	movs	r3, #2
 800771c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007720:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007722:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007724:	d044      	beq.n	80077b0 <HAL_TIM_Base_Init+0xb4>
 8007726:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800772a:	d017      	beq.n	800775c <HAL_TIM_Base_Init+0x60>
 800772c:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8007730:	42b2      	cmp	r2, r6
 8007732:	d013      	beq.n	800775c <HAL_TIM_Base_Init+0x60>
 8007734:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007738:	42b2      	cmp	r2, r6
 800773a:	d00f      	beq.n	800775c <HAL_TIM_Base_Init+0x60>
 800773c:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8007740:	42b2      	cmp	r2, r6
 8007742:	d035      	beq.n	80077b0 <HAL_TIM_Base_Init+0xb4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007744:	4e27      	ldr	r6, [pc, #156]	@ (80077e4 <HAL_TIM_Base_Init+0xe8>)
 8007746:	42b2      	cmp	r2, r6
 8007748:	d036      	beq.n	80077b8 <HAL_TIM_Base_Init+0xbc>
 800774a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800774e:	42b2      	cmp	r2, r6
 8007750:	d032      	beq.n	80077b8 <HAL_TIM_Base_Init+0xbc>
 8007752:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007756:	42b2      	cmp	r2, r6
 8007758:	d108      	bne.n	800776c <HAL_TIM_Base_Init+0x70>
 800775a:	e02d      	b.n	80077b8 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 800775c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800775e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007762:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007764:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007766:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800776a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800776c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007770:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007772:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007774:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007776:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007778:	2301      	movs	r3, #1
 800777a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800777c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007780:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007784:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007788:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800778c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007794:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007798:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800779c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80077a0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80077a4:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80077a8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80077ac:	2000      	movs	r0, #0
}
 80077ae:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 80077b0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80077b6:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077b8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077be:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077c4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80077c6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077c8:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80077ca:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80077cc:	6963      	ldr	r3, [r4, #20]
 80077ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80077d0:	e7d2      	b.n	8007778 <HAL_TIM_Base_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 80077d2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80077d6:	f7fd fd1f 	bl	8005218 <HAL_TIM_Base_MspInit>
 80077da:	e799      	b.n	8007710 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 80077dc:	2001      	movs	r0, #1
}
 80077de:	4770      	bx	lr
 80077e0:	40012c00 	.word	0x40012c00
 80077e4:	40014000 	.word	0x40014000

080077e8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d06d      	beq.n	80078cc <HAL_TIM_PWM_Init+0xe0>
{
 80077f0:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80077f2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80077f6:	4604      	mov	r4, r0
 80077f8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d060      	beq.n	80078c2 <HAL_TIM_PWM_Init+0xd6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007800:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007802:	4e33      	ldr	r6, [pc, #204]	@ (80078d0 <HAL_TIM_PWM_Init+0xe4>)
  TIMx->PSC = Structure->Prescaler;
 8007804:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007806:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007808:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 800780a:	2302      	movs	r3, #2
 800780c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007810:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8007812:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007814:	d044      	beq.n	80078a0 <HAL_TIM_PWM_Init+0xb4>
 8007816:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800781a:	d017      	beq.n	800784c <HAL_TIM_PWM_Init+0x60>
 800781c:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8007820:	42b2      	cmp	r2, r6
 8007822:	d013      	beq.n	800784c <HAL_TIM_PWM_Init+0x60>
 8007824:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007828:	42b2      	cmp	r2, r6
 800782a:	d00f      	beq.n	800784c <HAL_TIM_PWM_Init+0x60>
 800782c:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8007830:	42b2      	cmp	r2, r6
 8007832:	d035      	beq.n	80078a0 <HAL_TIM_PWM_Init+0xb4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007834:	4e27      	ldr	r6, [pc, #156]	@ (80078d4 <HAL_TIM_PWM_Init+0xe8>)
 8007836:	42b2      	cmp	r2, r6
 8007838:	d036      	beq.n	80078a8 <HAL_TIM_PWM_Init+0xbc>
 800783a:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800783e:	42b2      	cmp	r2, r6
 8007840:	d032      	beq.n	80078a8 <HAL_TIM_PWM_Init+0xbc>
 8007842:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007846:	42b2      	cmp	r2, r6
 8007848:	d108      	bne.n	800785c <HAL_TIM_PWM_Init+0x70>
 800784a:	e02d      	b.n	80078a8 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 800784c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800784e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007852:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007854:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007856:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800785a:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800785c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007860:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8007862:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007864:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007866:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007868:	2301      	movs	r3, #1
 800786a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800786c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007870:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8007874:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007878:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800787c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8007880:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007888:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800788c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8007890:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8007894:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007898:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800789c:	2000      	movs	r0, #0
}
 800789e:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 80078a0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80078a6:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078a8:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80078aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ae:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078b4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80078b6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078b8:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80078ba:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80078bc:	6963      	ldr	r3, [r4, #20]
 80078be:	6313      	str	r3, [r2, #48]	@ 0x30
 80078c0:	e7d2      	b.n	8007868 <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 80078c2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80078c6:	f7ff ff8f 	bl	80077e8 <HAL_TIM_PWM_MspInit>
 80078ca:	e799      	b.n	8007800 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 80078cc:	2001      	movs	r0, #1
}
 80078ce:	4770      	bx	lr
 80078d0:	40012c00 	.word	0x40012c00
 80078d4:	40014000 	.word	0x40014000

080078d8 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80078d8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80078dc:	2b01      	cmp	r3, #1
 80078de:	d069      	beq.n	80079b4 <HAL_TIM_SlaveConfigSynchro+0xdc>
 80078e0:	4684      	mov	ip, r0
 80078e2:	2201      	movs	r2, #1
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078e4:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80078e6:	2302      	movs	r3, #2
{
 80078e8:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80078ea:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80078ee:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80078f2:	6882      	ldr	r2, [r0, #8]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80078f4:	684b      	ldr	r3, [r1, #4]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80078f6:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80078f8:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 80078fc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007900:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007902:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007906:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800790a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800790c:	2b60      	cmp	r3, #96	@ 0x60
  htim->Instance->SMCR = tmpsmcr;
 800790e:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8007910:	d05e      	beq.n	80079d0 <HAL_TIM_SlaveConfigSynchro+0xf8>
 8007912:	d816      	bhi.n	8007942 <HAL_TIM_SlaveConfigSynchro+0x6a>
 8007914:	2b40      	cmp	r3, #64	@ 0x40
 8007916:	d06e      	beq.n	80079f6 <HAL_TIM_SlaveConfigSynchro+0x11e>
 8007918:	d933      	bls.n	8007982 <HAL_TIM_SlaveConfigSynchro+0xaa>
 800791a:	2b50      	cmp	r3, #80	@ 0x50
 800791c:	d141      	bne.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800791e:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007920:	688a      	ldr	r2, [r1, #8]
 8007922:	6909      	ldr	r1, [r1, #16]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007924:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8007928:	431a      	orrs	r2, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800792a:	6a03      	ldr	r3, [r0, #32]
 800792c:	f023 0301 	bic.w	r3, r3, #1
 8007930:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007932:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007934:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007938:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800793c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800793e:	6202      	str	r2, [r0, #32]
 8007940:	e00d      	b.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 8007942:	2b70      	cmp	r3, #112	@ 0x70
 8007944:	d038      	beq.n	80079b8 <HAL_TIM_SlaveConfigSynchro+0xe0>
 8007946:	2b6f      	cmp	r3, #111	@ 0x6f
 8007948:	d92b      	bls.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
 800794a:	4a2f      	ldr	r2, [pc, #188]	@ (8007a08 <HAL_TIM_SlaveConfigSynchro+0x130>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d006      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 8007950:	d91d      	bls.n	800798e <HAL_TIM_SlaveConfigSynchro+0xb6>
 8007952:	4a2e      	ldr	r2, [pc, #184]	@ (8007a0c <HAL_TIM_SlaveConfigSynchro+0x134>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d002      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 8007958:	3230      	adds	r2, #48	@ 0x30
 800795a:	4293      	cmp	r3, r2
 800795c:	d121      	bne.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800795e:	68c3      	ldr	r3, [r0, #12]
 8007960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007964:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007966:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8007968:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 800796a:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800796c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007970:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 8007972:	f88c 103d 	strb.w	r1, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007976:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  return HAL_OK;
 800797a:	4610      	mov	r0, r2
}
 800797c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007980:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 8007982:	2b20      	cmp	r3, #32
 8007984:	d0eb      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 8007986:	d909      	bls.n	800799c <HAL_TIM_SlaveConfigSynchro+0xc4>
 8007988:	2b30      	cmp	r3, #48	@ 0x30
 800798a:	d10a      	bne.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
 800798c:	e7e7      	b.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 800798e:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007992:	d0e4      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 8007994:	3a10      	subs	r2, #16
 8007996:	4293      	cmp	r3, r2
 8007998:	d0e1      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
 800799a:	e002      	b.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
 800799c:	f033 0310 	bics.w	r3, r3, #16
 80079a0:	d0dd      	beq.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 80079a2:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80079a4:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 80079a6:	f88c 003d 	strb.w	r0, [ip, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80079aa:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 80079ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079b2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80079b4:	2002      	movs	r0, #2
}
 80079b6:	4770      	bx	lr

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079b8:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80079bc:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079be:	6909      	ldr	r1, [r1, #16]
 80079c0:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079c2:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079c6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80079ca:	4313      	orrs	r3, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079cc:	6083      	str	r3, [r0, #8]
 80079ce:	e7c6      	b.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d0:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079d2:	688c      	ldr	r4, [r1, #8]
 80079d4:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d6:	f023 0310 	bic.w	r3, r3, #16
 80079da:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079dc:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80079de:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079e0:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079e8:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80079ec:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80079f0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80079f2:	6203      	str	r3, [r0, #32]
 80079f4:	e7b3      	b.n	800795e <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80079f6:	2c05      	cmp	r4, #5
 80079f8:	d0d3      	beq.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
 80079fa:	f1b4 1f01 	cmp.w	r4, #65537	@ 0x10001
 80079fe:	d0d0      	beq.n	80079a2 <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 8007a00:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007a02:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007a04:	6a03      	ldr	r3, [r0, #32]
 8007a06:	e791      	b.n	800792c <HAL_TIM_SlaveConfigSynchro+0x54>
 8007a08:	00100030 	.word	0x00100030
 8007a0c:	00100040 	.word	0x00100040

08007a10 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a10:	6a03      	ldr	r3, [r0, #32]
 8007a12:	f023 0310 	bic.w	r3, r3, #16
 8007a16:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8007a18:	6a03      	ldr	r3, [r0, #32]
{
 8007a1a:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8007a1c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8007a1e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a20:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a22:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8007a26:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a2a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a2e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8007a30:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a34:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a38:	4d14      	ldr	r5, [pc, #80]	@ (8007a8c <TIM_OC2_SetConfig+0x7c>)
 8007a3a:	42a8      	cmp	r0, r5
 8007a3c:	d00f      	beq.n	8007a5e <TIM_OC2_SetConfig+0x4e>
 8007a3e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007a42:	42a8      	cmp	r0, r5
 8007a44:	d00b      	beq.n	8007a5e <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a46:	4d12      	ldr	r5, [pc, #72]	@ (8007a90 <TIM_OC2_SetConfig+0x80>)
 8007a48:	42a8      	cmp	r0, r5
 8007a4a:	d00f      	beq.n	8007a6c <TIM_OC2_SetConfig+0x5c>
 8007a4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007a50:	42a8      	cmp	r0, r5
 8007a52:	d00b      	beq.n	8007a6c <TIM_OC2_SetConfig+0x5c>
 8007a54:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8007a58:	42a8      	cmp	r0, r5
 8007a5a:	d10f      	bne.n	8007a7c <TIM_OC2_SetConfig+0x6c>
 8007a5c:	e006      	b.n	8007a6c <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a5e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a64:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a6c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a70:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a74:	ea46 0c05 	orr.w	ip, r6, r5
 8007a78:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8007a7c:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007a7e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007a80:	6182      	str	r2, [r0, #24]
}
 8007a82:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8007a84:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8007a86:	6203      	str	r3, [r0, #32]
}
 8007a88:	4770      	bx	lr
 8007a8a:	bf00      	nop
 8007a8c:	40012c00 	.word	0x40012c00
 8007a90:	40014000 	.word	0x40014000

08007a94 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8007a94:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	f000 80dc 	beq.w	8007c56 <HAL_TIM_PWM_ConfigChannel+0x1c2>
 8007a9e:	2301      	movs	r3, #1
{
 8007aa0:	b570      	push	{r4, r5, r6, lr}
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8007aa6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8007aaa:	2a14      	cmp	r2, #20
 8007aac:	d80c      	bhi.n	8007ac8 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007aae:	e8df f002 	tbb	[pc, r2]
 8007ab2:	0b4f      	.short	0x0b4f
 8007ab4:	0b630b0b 	.word	0x0b630b0b
 8007ab8:	0b740b0b 	.word	0x0b740b0b
 8007abc:	0b840b0b 	.word	0x0b840b0b
 8007ac0:	0b950b0b 	.word	0x0b950b0b
 8007ac4:	0b0b      	.short	0x0b0b
 8007ac6:	10          	.byte	0x10
 8007ac7:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8007ac8:	2300      	movs	r3, #0
 8007aca:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8007ace:	2001      	movs	r0, #1
}
 8007ad0:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007ad2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ad4:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ad6:	6a1a      	ldr	r2, [r3, #32]
 8007ad8:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8007adc:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007ade:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007ae0:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8007ae2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ae4:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8007ae8:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007aec:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007af0:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007af2:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007af6:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afa:	4e58      	ldr	r6, [pc, #352]	@ (8007c5c <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8007afc:	42b3      	cmp	r3, r6
 8007afe:	d00f      	beq.n	8007b20 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8007b00:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007b04:	42b3      	cmp	r3, r6
 8007b06:	d00b      	beq.n	8007b20 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8007b08:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8007b0c:	42b3      	cmp	r3, r6
 8007b0e:	d007      	beq.n	8007b20 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8007b10:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007b14:	42b3      	cmp	r3, r6
 8007b16:	d003      	beq.n	8007b20 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8007b18:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007b1c:	42b3      	cmp	r3, r6
 8007b1e:	d104      	bne.n	8007b2a <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b20:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b22:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b26:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 8007b2a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007b2c:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8007b2e:	6869      	ldr	r1, [r5, #4]
 8007b30:	64d9      	str	r1, [r3, #76]	@ 0x4c
  TIMx->CCER = tmpccer;
 8007b32:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b36:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b3c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b44:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b48:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007b4c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007b4e:	e00e      	b.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b50:	6800      	ldr	r0, [r0, #0]
 8007b52:	f7ff fd15 	bl	8007580 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b56:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b58:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b5a:	f043 0308 	orr.w	r3, r3, #8
 8007b5e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b60:	6983      	ldr	r3, [r0, #24]
 8007b62:	f023 0304 	bic.w	r3, r3, #4
 8007b66:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b68:	6983      	ldr	r3, [r0, #24]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8007b6e:	2300      	movs	r3, #0
 8007b70:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8007b74:	2000      	movs	r0, #0
}
 8007b76:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b78:	6800      	ldr	r0, [r0, #0]
 8007b7a:	f7ff ff49 	bl	8007a10 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b7e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b80:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b82:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007b86:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b88:	6983      	ldr	r3, [r0, #24]
 8007b8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b8e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b90:	6983      	ldr	r3, [r0, #24]
 8007b92:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007b96:	6183      	str	r3, [r0, #24]
      break;
 8007b98:	e7e9      	b.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b9a:	6800      	ldr	r0, [r0, #0]
 8007b9c:	f7ff fd2c 	bl	80075f8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ba0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ba2:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ba4:	f043 0308 	orr.w	r3, r3, #8
 8007ba8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007baa:	69c3      	ldr	r3, [r0, #28]
 8007bac:	f023 0304 	bic.w	r3, r3, #4
 8007bb0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007bb2:	69c3      	ldr	r3, [r0, #28]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	61c3      	str	r3, [r0, #28]
      break;
 8007bb8:	e7d9      	b.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bba:	6800      	ldr	r0, [r0, #0]
 8007bbc:	f7ff fd5c 	bl	8007678 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bc0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007bc2:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007bc8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007bca:	69c3      	ldr	r3, [r0, #28]
 8007bcc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007bd0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007bd2:	69c3      	ldr	r3, [r0, #28]
 8007bd4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8007bd8:	61c3      	str	r3, [r0, #28]
      break;
 8007bda:	e7c8      	b.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bdc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8007bde:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007be0:	6a1a      	ldr	r2, [r3, #32]
 8007be2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007be6:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007be8:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007bea:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8007bec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007bee:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007bf2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8007bf6:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007bf8:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8007bfa:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007bfe:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c02:	4e16      	ldr	r6, [pc, #88]	@ (8007c5c <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8007c04:	42b3      	cmp	r3, r6
 8007c06:	d00f      	beq.n	8007c28 <HAL_TIM_PWM_ConfigChannel+0x194>
 8007c08:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007c0c:	42b3      	cmp	r3, r6
 8007c0e:	d00b      	beq.n	8007c28 <HAL_TIM_PWM_ConfigChannel+0x194>
 8007c10:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8007c14:	42b3      	cmp	r3, r6
 8007c16:	d007      	beq.n	8007c28 <HAL_TIM_PWM_ConfigChannel+0x194>
 8007c18:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007c1c:	42b3      	cmp	r3, r6
 8007c1e:	d003      	beq.n	8007c28 <HAL_TIM_PWM_ConfigChannel+0x194>
 8007c20:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8007c24:	42b3      	cmp	r3, r6
 8007c26:	d104      	bne.n	8007c32 <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c28:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c2a:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c2e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8007c32:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8007c34:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8007c36:	6869      	ldr	r1, [r5, #4]
 8007c38:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8007c3a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007c3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007c3e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007c40:	f042 0208 	orr.w	r2, r2, #8
 8007c44:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007c46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c48:	f022 0204 	bic.w	r2, r2, #4
 8007c4c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007c4e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c50:	430a      	orrs	r2, r1
 8007c52:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007c54:	e78b      	b.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 8007c56:	2002      	movs	r0, #2
}
 8007c58:	4770      	bx	lr
 8007c5a:	bf00      	nop
 8007c5c:	40012c00 	.word	0x40012c00

08007c60 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c60:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d046      	beq.n	8007cf6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8007c68:	b470      	push	{r4, r5, r6}
 8007c6a:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c6c:	4e23      	ldr	r6, [pc, #140]	@ (8007cfc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8007c6e:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007c70:	2302      	movs	r3, #2
 8007c72:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c76:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8007c78:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c7a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8007c7c:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c7e:	d024      	beq.n	8007cca <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8007c80:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8007c84:	42b0      	cmp	r0, r6
 8007c86:	d02b      	beq.n	8007ce0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c88:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c90:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c92:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8007c96:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c98:	d00a      	beq.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8007c9a:	4b19      	ldr	r3, [pc, #100]	@ (8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8007c9c:	4298      	cmp	r0, r3
 8007c9e:	d007      	beq.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8007ca0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ca4:	4298      	cmp	r0, r3
 8007ca6:	d003      	beq.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8007ca8:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8007cac:	4298      	cmp	r0, r3
 8007cae:	d104      	bne.n	8007cba <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cb0:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cb2:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cb6:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cb8:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8007cba:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007cc2:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8007cc6:	bc70      	pop	{r4, r5, r6}
 8007cc8:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007cca:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ccc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007cd0:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cd2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cda:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8007cdc:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cde:	e7e7      	b.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ce0:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ce2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ce6:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ce8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cf0:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 8007cf2:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cf4:	e7dc      	b.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 8007cf6:	2002      	movs	r0, #2
}
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	40012c00 	.word	0x40012c00
 8007d00:	40000400 	.word	0x40000400

08007d04 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d04:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d045      	beq.n	8007d98 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8007d0c:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007d0e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8007d12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d16:	4602      	mov	r2, r0
 8007d18:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007d1a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007d1c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d22:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007d24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d28:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007d2a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d30:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007d32:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d38:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007d3a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007d40:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007d42:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007d44:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007d48:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007d4a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007d4e:	4c13      	ldr	r4, [pc, #76]	@ (8007d9c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8007d50:	42a0      	cmp	r0, r4
 8007d52:	d00b      	beq.n	8007d6c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8007d54:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007d58:	42a0      	cmp	r0, r4
 8007d5a:	d007      	beq.n	8007d6c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8007d5c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8007d5e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8007d60:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8007d64:	4608      	mov	r0, r1
}
 8007d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d6a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007d6c:	69cc      	ldr	r4, [r1, #28]
 8007d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d72:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007d74:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8007d76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007d7a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007d7e:	6a0c      	ldr	r4, [r1, #32]
 8007d80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007d84:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007d86:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007d88:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007d8a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007d8e:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007d90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d94:	430b      	orrs	r3, r1
 8007d96:	e7e1      	b.n	8007d5c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8007d98:	2002      	movs	r0, #2
}
 8007d9a:	4770      	bx	lr
 8007d9c:	40012c00 	.word	0x40012c00

08007da0 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 8007da0:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8007da2:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8007da6:	2801      	cmp	r0, #1
 8007da8:	d047      	beq.n	8007e3a <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8007daa:	6810      	ldr	r0, [r2, #0]
 8007dac:	3801      	subs	r0, #1
 8007dae:	280f      	cmp	r0, #15
{
 8007db0:	b4f0      	push	{r4, r5, r6, r7}
 8007db2:	d825      	bhi.n	8007e00 <HAL_TIMEx_ConfigBreakInput+0x60>
 8007db4:	4c22      	ldr	r4, [pc, #136]	@ (8007e40 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 8007db6:	4e23      	ldr	r6, [pc, #140]	@ (8007e44 <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8007db8:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8007dbc:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8007dc0:	4c21      	ldr	r4, [pc, #132]	@ (8007e48 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8007dc2:	4e22      	ldr	r6, [pc, #136]	@ (8007e4c <HAL_TIMEx_ConfigBreakInput+0xac>)
 8007dc4:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8007dc8:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8007dcc:	2901      	cmp	r1, #1
 8007dce:	d01d      	beq.n	8007e0c <HAL_TIMEx_ConfigBreakInput+0x6c>
 8007dd0:	2902      	cmp	r1, #2
 8007dd2:	d12c      	bne.n	8007e2e <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007dd4:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8007dd6:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007dd8:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007dda:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8007ddc:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007dde:	fa01 f10c 	lsl.w	r1, r1, ip
 8007de2:	ea81 0207 	eor.w	r2, r1, r7
 8007de6:	402a      	ands	r2, r5
 8007de8:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007dea:	ea80 0102 	eor.w	r1, r0, r2
 8007dee:	4021      	ands	r1, r4
 8007df0:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8007df2:	6672      	str	r2, [r6, #100]	@ 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8007dfa:	2000      	movs	r0, #0

  return status;
}
 8007dfc:	bcf0      	pop	{r4, r5, r6, r7}
 8007dfe:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8007e00:	2700      	movs	r7, #0
  switch (BreakInput)
 8007e02:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8007e04:	46bc      	mov	ip, r7
 8007e06:	463c      	mov	r4, r7
 8007e08:	463d      	mov	r5, r7
  switch (BreakInput)
 8007e0a:	d1e1      	bne.n	8007dd0 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007e0c:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8007e0e:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007e10:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007e12:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8007e14:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8007e16:	fa01 f10c 	lsl.w	r1, r1, ip
 8007e1a:	ea81 0207 	eor.w	r2, r1, r7
 8007e1e:	402a      	ands	r2, r5
 8007e20:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8007e22:	ea80 0102 	eor.w	r1, r0, r2
 8007e26:	4021      	ands	r1, r4
 8007e28:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8007e2a:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 8007e2c:	e7e2      	b.n	8007df4 <HAL_TIMEx_ConfigBreakInput+0x54>
  __HAL_UNLOCK(htim);
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 8007e34:	2001      	movs	r0, #1
}
 8007e36:	bcf0      	pop	{r4, r5, r6, r7}
 8007e38:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007e3a:	2002      	movs	r0, #2
}
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	0800ae4c 	.word	0x0800ae4c
 8007e44:	0800adcc 	.word	0x0800adcc
 8007e48:	0800ae0c 	.word	0x0800ae0c
 8007e4c:	0800ad8c 	.word	0x0800ad8c

08007e50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e54:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e56:	6882      	ldr	r2, [r0, #8]
 8007e58:	6900      	ldr	r0, [r0, #16]
 8007e5a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e5c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e5e:	4302      	orrs	r2, r0
 8007e60:	430a      	orrs	r2, r1
 8007e62:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e64:	4995      	ldr	r1, [pc, #596]	@ (80080bc <UART_SetConfig+0x26c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e66:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e68:	4029      	ands	r1, r5
 8007e6a:	430a      	orrs	r2, r1
 8007e6c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e6e:	685a      	ldr	r2, [r3, #4]
 8007e70:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e72:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e74:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8007e78:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e7a:	4991      	ldr	r1, [pc, #580]	@ (80080c0 <UART_SetConfig+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e7c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e7e:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e80:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e82:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e84:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8007e88:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e8c:	f000 80bb 	beq.w	8008006 <UART_SetConfig+0x1b6>
    tmpreg |= huart->Init.OneBitSampling;
 8007e90:	6a26      	ldr	r6, [r4, #32]
 8007e92:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e94:	430a      	orrs	r2, r1
 8007e96:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9a:	f022 020f 	bic.w	r2, r2, #15
 8007e9e:	432a      	orrs	r2, r5
 8007ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ea2:	4a88      	ldr	r2, [pc, #544]	@ (80080c4 <UART_SetConfig+0x274>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d035      	beq.n	8007f14 <UART_SetConfig+0xc4>
 8007ea8:	4a87      	ldr	r2, [pc, #540]	@ (80080c8 <UART_SetConfig+0x278>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d00e      	beq.n	8007ecc <UART_SetConfig+0x7c>
 8007eae:	4a87      	ldr	r2, [pc, #540]	@ (80080cc <UART_SetConfig+0x27c>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	f000 8098 	beq.w	8007fe6 <UART_SetConfig+0x196>
 8007eb6:	4a86      	ldr	r2, [pc, #536]	@ (80080d0 <UART_SetConfig+0x280>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d03f      	beq.n	8007f3c <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8007ebc:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ebe:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8007ec0:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8007ec4:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  huart->NbRxDataToProcess = 1;
 8007ec8:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8007eca:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ecc:	4b81      	ldr	r3, [pc, #516]	@ (80080d4 <UART_SetConfig+0x284>)
 8007ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed2:	f003 030c 	and.w	r3, r3, #12
 8007ed6:	2b0c      	cmp	r3, #12
 8007ed8:	d8f0      	bhi.n	8007ebc <UART_SetConfig+0x6c>
 8007eda:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee0 <UART_SetConfig+0x90>)
 8007edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee0:	08007fdb 	.word	0x08007fdb
 8007ee4:	08007ebd 	.word	0x08007ebd
 8007ee8:	08007ebd 	.word	0x08007ebd
 8007eec:	08007ebd 	.word	0x08007ebd
 8007ef0:	08007f55 	.word	0x08007f55
 8007ef4:	08007ebd 	.word	0x08007ebd
 8007ef8:	08007ebd 	.word	0x08007ebd
 8007efc:	08007ebd 	.word	0x08007ebd
 8007f00:	08007f9d 	.word	0x08007f9d
 8007f04:	08007ebd 	.word	0x08007ebd
 8007f08:	08007ebd 	.word	0x08007ebd
 8007f0c:	08007ebd 	.word	0x08007ebd
 8007f10:	08007f6d 	.word	0x08007f6d
 8007f14:	4b6f      	ldr	r3, [pc, #444]	@ (80080d4 <UART_SetConfig+0x284>)
 8007f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f1a:	f003 0303 	and.w	r3, r3, #3
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d03c      	beq.n	8007f9c <UART_SetConfig+0x14c>
 8007f22:	2b03      	cmp	r3, #3
 8007f24:	d022      	beq.n	8007f6c <UART_SetConfig+0x11c>
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d014      	beq.n	8007f54 <UART_SetConfig+0x104>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f2a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007f2e:	f000 80bc 	beq.w	80080aa <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f32:	f7ff f9bb 	bl	80072ac <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8007f36:	b9a8      	cbnz	r0, 8007f64 <UART_SetConfig+0x114>
        pclk = (uint32_t) HSI_VALUE;
 8007f38:	2000      	movs	r0, #0
 8007f3a:	e7c0      	b.n	8007ebe <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f3c:	4b65      	ldr	r3, [pc, #404]	@ (80080d4 <UART_SetConfig+0x284>)
 8007f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f46:	2b80      	cmp	r3, #128	@ 0x80
 8007f48:	d028      	beq.n	8007f9c <UART_SetConfig+0x14c>
 8007f4a:	d859      	bhi.n	8008000 <UART_SetConfig+0x1b0>
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d044      	beq.n	8007fda <UART_SetConfig+0x18a>
 8007f50:	2b40      	cmp	r3, #64	@ 0x40
 8007f52:	d1b3      	bne.n	8007ebc <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f54:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007f58:	f000 80aa 	beq.w	80080b0 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8007f5c:	f7ff f852 	bl	8007004 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007f60:	2800      	cmp	r0, #0
 8007f62:	d0e9      	beq.n	8007f38 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f64:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007f66:	e006      	b.n	8007f76 <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f68:	2b30      	cmp	r3, #48	@ 0x30
 8007f6a:	d1a7      	bne.n	8007ebc <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f6c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007f70:	d018      	beq.n	8007fa4 <UART_SetConfig+0x154>
        pclk = (uint32_t) LSE_VALUE;
 8007f72:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f76:	6863      	ldr	r3, [r4, #4]
 8007f78:	4a57      	ldr	r2, [pc, #348]	@ (80080d8 <UART_SetConfig+0x288>)
 8007f7a:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8007f7e:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f82:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f86:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007f8a:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f8e:	f1a0 0310 	sub.w	r3, r0, #16
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d892      	bhi.n	8007ebc <UART_SetConfig+0x6c>
          huart->Instance->BRR = usartdiv;
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	60d8      	str	r0, [r3, #12]
 8007f9a:	e7cd      	b.n	8007f38 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f9c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8007fa0:	484e      	ldr	r0, [pc, #312]	@ (80080dc <UART_SetConfig+0x28c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fa2:	d1e8      	bne.n	8007f76 <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fa4:	6862      	ldr	r2, [r4, #4]
 8007fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80080d8 <UART_SetConfig+0x288>)
 8007fa8:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8007fac:	fbb0 f0f1 	udiv	r0, r0, r1
 8007fb0:	0853      	lsrs	r3, r2, #1
 8007fb2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fb6:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fba:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fbe:	f1a3 0210 	sub.w	r2, r3, #16
 8007fc2:	428a      	cmp	r2, r1
 8007fc4:	f63f af7a 	bhi.w	8007ebc <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fc8:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8007fcc:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fce:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fd0:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	60cb      	str	r3, [r1, #12]
 8007fd8:	e7ae      	b.n	8007f38 <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fda:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007fde:	d05d      	beq.n	800809c <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fe0:	f7ff f952 	bl	8007288 <HAL_RCC_GetPCLK1Freq>
        break;
 8007fe4:	e7a7      	b.n	8007f36 <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80080d4 <UART_SetConfig+0x284>)
 8007fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ff0:	2b20      	cmp	r3, #32
 8007ff2:	d0d3      	beq.n	8007f9c <UART_SetConfig+0x14c>
 8007ff4:	d8b8      	bhi.n	8007f68 <UART_SetConfig+0x118>
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d0ef      	beq.n	8007fda <UART_SetConfig+0x18a>
 8007ffa:	2b10      	cmp	r3, #16
 8007ffc:	d0aa      	beq.n	8007f54 <UART_SetConfig+0x104>
 8007ffe:	e75d      	b.n	8007ebc <UART_SetConfig+0x6c>
 8008000:	2bc0      	cmp	r3, #192	@ 0xc0
 8008002:	d0b3      	beq.n	8007f6c <UART_SetConfig+0x11c>
 8008004:	e75a      	b.n	8007ebc <UART_SetConfig+0x6c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008006:	4311      	orrs	r1, r2
 8008008:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800800a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800800c:	4931      	ldr	r1, [pc, #196]	@ (80080d4 <UART_SetConfig+0x284>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800800e:	f022 020f 	bic.w	r2, r2, #15
 8008012:	432a      	orrs	r2, r5
 8008014:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008016:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800801a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800801e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008022:	d048      	beq.n	80080b6 <UART_SetConfig+0x266>
 8008024:	d833      	bhi.n	800808e <UART_SetConfig+0x23e>
 8008026:	b37b      	cbz	r3, 8008088 <UART_SetConfig+0x238>
 8008028:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800802c:	f47f af46 	bne.w	8007ebc <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8008030:	f7fe ffe8 	bl	8007004 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8008034:	2800      	cmp	r0, #0
 8008036:	f43f af7f 	beq.w	8007f38 <UART_SetConfig+0xe8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800803a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800803c:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800803e:	4b26      	ldr	r3, [pc, #152]	@ (80080d8 <UART_SetConfig+0x288>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008040:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008044:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8008048:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800804c:	4299      	cmp	r1, r3
 800804e:	f63f af35 	bhi.w	8007ebc <UART_SetConfig+0x6c>
 8008052:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8008056:	f63f af31 	bhi.w	8007ebc <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800805a:	2300      	movs	r3, #0
 800805c:	4619      	mov	r1, r3
 800805e:	f7f8 fcc1 	bl	80009e4 <__aeabi_uldivmod>
 8008062:	0872      	lsrs	r2, r6, #1
 8008064:	0203      	lsls	r3, r0, #8
 8008066:	0209      	lsls	r1, r1, #8
 8008068:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800806c:	1898      	adds	r0, r3, r2
 800806e:	f141 0100 	adc.w	r1, r1, #0
 8008072:	4632      	mov	r2, r6
 8008074:	2300      	movs	r3, #0
 8008076:	f7f8 fcb5 	bl	80009e4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800807a:	4b19      	ldr	r3, [pc, #100]	@ (80080e0 <UART_SetConfig+0x290>)
 800807c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8008080:	429a      	cmp	r2, r3
 8008082:	f63f af1b 	bhi.w	8007ebc <UART_SetConfig+0x6c>
 8008086:	e786      	b.n	8007f96 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008088:	f7ff f8fe 	bl	8007288 <HAL_RCC_GetPCLK1Freq>
        break;
 800808c:	e7d2      	b.n	8008034 <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800808e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008092:	f47f af13 	bne.w	8007ebc <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8008096:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800809a:	e7cf      	b.n	800803c <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK1Freq();
 800809c:	f7ff f8f4 	bl	8007288 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f43f af49 	beq.w	8007f38 <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080a6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80080a8:	e77c      	b.n	8007fa4 <UART_SetConfig+0x154>
        pclk = HAL_RCC_GetPCLK2Freq();
 80080aa:	f7ff f8ff 	bl	80072ac <HAL_RCC_GetPCLK2Freq>
        break;
 80080ae:	e7f7      	b.n	80080a0 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetSysClockFreq();
 80080b0:	f7fe ffa8 	bl	8007004 <HAL_RCC_GetSysClockFreq>
        break;
 80080b4:	e7f4      	b.n	80080a0 <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 80080b6:	4809      	ldr	r0, [pc, #36]	@ (80080dc <UART_SetConfig+0x28c>)
 80080b8:	e7c0      	b.n	800803c <UART_SetConfig+0x1ec>
 80080ba:	bf00      	nop
 80080bc:	cfff69f3 	.word	0xcfff69f3
 80080c0:	40008000 	.word	0x40008000
 80080c4:	40013800 	.word	0x40013800
 80080c8:	40004400 	.word	0x40004400
 80080cc:	40004800 	.word	0x40004800
 80080d0:	40004c00 	.word	0x40004c00
 80080d4:	40021000 	.word	0x40021000
 80080d8:	0800ae8c 	.word	0x0800ae8c
 80080dc:	00f42400 	.word	0x00f42400
 80080e0:	000ffcff 	.word	0x000ffcff

080080e4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080e4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80080e6:	07da      	lsls	r2, r3, #31
{
 80080e8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080ea:	d506      	bpl.n	80080fa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080ec:	6801      	ldr	r1, [r0, #0]
 80080ee:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80080f0:	684a      	ldr	r2, [r1, #4]
 80080f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80080f6:	4322      	orrs	r2, r4
 80080f8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080fa:	079c      	lsls	r4, r3, #30
 80080fc:	d506      	bpl.n	800810c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080fe:	6801      	ldr	r1, [r0, #0]
 8008100:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8008102:	684a      	ldr	r2, [r1, #4]
 8008104:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008108:	4322      	orrs	r2, r4
 800810a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800810c:	0759      	lsls	r1, r3, #29
 800810e:	d506      	bpl.n	800811e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008110:	6801      	ldr	r1, [r0, #0]
 8008112:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8008114:	684a      	ldr	r2, [r1, #4]
 8008116:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800811a:	4322      	orrs	r2, r4
 800811c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800811e:	071a      	lsls	r2, r3, #28
 8008120:	d506      	bpl.n	8008130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008122:	6801      	ldr	r1, [r0, #0]
 8008124:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8008126:	684a      	ldr	r2, [r1, #4]
 8008128:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800812c:	4322      	orrs	r2, r4
 800812e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008130:	06dc      	lsls	r4, r3, #27
 8008132:	d506      	bpl.n	8008142 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008134:	6801      	ldr	r1, [r0, #0]
 8008136:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8008138:	688a      	ldr	r2, [r1, #8]
 800813a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800813e:	4322      	orrs	r2, r4
 8008140:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008142:	0699      	lsls	r1, r3, #26
 8008144:	d506      	bpl.n	8008154 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008146:	6801      	ldr	r1, [r0, #0]
 8008148:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800814a:	688a      	ldr	r2, [r1, #8]
 800814c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008150:	4322      	orrs	r2, r4
 8008152:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008154:	065a      	lsls	r2, r3, #25
 8008156:	d509      	bpl.n	800816c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008158:	6801      	ldr	r1, [r0, #0]
 800815a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800815c:	684a      	ldr	r2, [r1, #4]
 800815e:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8008162:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008164:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008168:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800816a:	d00b      	beq.n	8008184 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800816c:	061b      	lsls	r3, r3, #24
 800816e:	d506      	bpl.n	800817e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008170:	6802      	ldr	r2, [r0, #0]
 8008172:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008174:	6853      	ldr	r3, [r2, #4]
 8008176:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800817a:	430b      	orrs	r3, r1
 800817c:	6053      	str	r3, [r2, #4]
  }
}
 800817e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008182:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008184:	684a      	ldr	r2, [r1, #4]
 8008186:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8008188:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800818c:	4322      	orrs	r2, r4
 800818e:	604a      	str	r2, [r1, #4]
 8008190:	e7ec      	b.n	800816c <UART_AdvFeatureConfig+0x88>
 8008192:	bf00      	nop

08008194 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008198:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800819c:	6804      	ldr	r4, [r0, #0]
 800819e:	f1b8 3fff 	cmp.w	r8, #4294967295
{
 80081a2:	460d      	mov	r5, r1
 80081a4:	4616      	mov	r6, r2
 80081a6:	d10a      	bne.n	80081be <UART_WaitOnFlagUntilTimeout+0x2a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081a8:	69e3      	ldr	r3, [r4, #28]
 80081aa:	ea35 0303 	bics.w	r3, r5, r3
 80081ae:	bf0c      	ite	eq
 80081b0:	2301      	moveq	r3, #1
 80081b2:	2300      	movne	r3, #0
 80081b4:	429e      	cmp	r6, r3
 80081b6:	d0f7      	beq.n	80081a8 <UART_WaitOnFlagUntilTimeout+0x14>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80081b8:	2000      	movs	r0, #0
}
 80081ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081be:	4607      	mov	r7, r0
 80081c0:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081c2:	69e2      	ldr	r2, [r4, #28]
 80081c4:	ea35 0202 	bics.w	r2, r5, r2
 80081c8:	bf0c      	ite	eq
 80081ca:	2301      	moveq	r3, #1
 80081cc:	2300      	movne	r3, #0
 80081ce:	42b3      	cmp	r3, r6
 80081d0:	d1f2      	bne.n	80081b8 <UART_WaitOnFlagUntilTimeout+0x24>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081d2:	f7fd fa75 	bl	80056c0 <HAL_GetTick>
 80081d6:	eba0 0009 	sub.w	r0, r0, r9
 80081da:	4540      	cmp	r0, r8
 80081dc:	d830      	bhi.n	8008240 <UART_WaitOnFlagUntilTimeout+0xac>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081de:	683c      	ldr	r4, [r7, #0]
 80081e0:	4622      	mov	r2, r4
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081e2:	f1b8 0f00 	cmp.w	r8, #0
 80081e6:	d02c      	beq.n	8008242 <UART_WaitOnFlagUntilTimeout+0xae>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081e8:	6823      	ldr	r3, [r4, #0]
 80081ea:	0758      	lsls	r0, r3, #29
 80081ec:	d5e9      	bpl.n	80081c2 <UART_WaitOnFlagUntilTimeout+0x2e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081ee:	69e3      	ldr	r3, [r4, #28]
 80081f0:	0519      	lsls	r1, r3, #20
 80081f2:	d5e6      	bpl.n	80081c2 <UART_WaitOnFlagUntilTimeout+0x2e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80081f8:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fa:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80081fe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008202:	e844 3100 	strex	r1, r3, [r4]
 8008206:	b139      	cbz	r1, 8008218 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	e852 3f00 	ldrex	r3, [r2]
 800820c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008210:	e842 3100 	strex	r1, r3, [r2]
 8008214:	2900      	cmp	r1, #0
 8008216:	d1f7      	bne.n	8008208 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008218:	f102 0308 	add.w	r3, r2, #8
 800821c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008220:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	f102 0008 	add.w	r0, r2, #8
 8008228:	e840 3100 	strex	r1, r3, [r0]
 800822c:	2900      	cmp	r1, #0
 800822e:	d1f3      	bne.n	8008218 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8008230:	2320      	movs	r3, #32
 8008232:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008236:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800823a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          return HAL_TIMEOUT;
 800823e:	e019      	b.n	8008274 <UART_WaitOnFlagUntilTimeout+0xe0>
 8008240:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008242:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008246:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	e842 3100 	strex	r1, r3, [r2]
 800824e:	2900      	cmp	r1, #0
 8008250:	d1f7      	bne.n	8008242 <UART_WaitOnFlagUntilTimeout+0xae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008252:	f102 0308 	add.w	r3, r2, #8
 8008256:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800825a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825e:	f102 0008 	add.w	r0, r2, #8
 8008262:	e840 3100 	strex	r1, r3, [r0]
 8008266:	2900      	cmp	r1, #0
 8008268:	d1f3      	bne.n	8008252 <UART_WaitOnFlagUntilTimeout+0xbe>
        huart->gState = HAL_UART_STATE_READY;
 800826a:	2320      	movs	r3, #32
 800826c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
          __HAL_UNLOCK(huart);
 8008274:	2300      	movs	r3, #0
 8008276:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
        return HAL_TIMEOUT;
 800827a:	2003      	movs	r0, #3
 800827c:	e79d      	b.n	80081ba <UART_WaitOnFlagUntilTimeout+0x26>
 800827e:	bf00      	nop

08008280 <HAL_UART_Init>:
  if (huart == NULL)
 8008280:	2800      	cmp	r0, #0
 8008282:	d066      	beq.n	8008352 <HAL_UART_Init+0xd2>
{
 8008284:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8008286:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
{
 800828a:	b082      	sub	sp, #8
 800828c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800828e:	2b00      	cmp	r3, #0
 8008290:	d04c      	beq.n	800832c <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8008292:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8008294:	2324      	movs	r3, #36	@ 0x24
 8008296:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  __HAL_UART_DISABLE(huart);
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082a0:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80082a2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082a4:	f7ff fdd4 	bl	8007e50 <UART_SetConfig>
 80082a8:	2801      	cmp	r0, #1
 80082aa:	d03c      	beq.n	8008326 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082ac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d135      	bne.n	800831e <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	6859      	ldr	r1, [r3, #4]
 80082b6:	f421 4190 	bic.w	r1, r1, #18432	@ 0x4800
 80082ba:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082bc:	6899      	ldr	r1, [r3, #8]
 80082be:	f021 012a 	bic.w	r1, r1, #42	@ 0x2a
 80082c2:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80082c4:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082c6:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 80082c8:	f041 0101 	orr.w	r1, r1, #1
 80082cc:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ce:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  tickstart = HAL_GetTick();
 80082d2:	f7fd f9f5 	bl	80056c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082d6:	6823      	ldr	r3, [r4, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 80082dc:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082de:	d40e      	bmi.n	80082fe <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	075b      	lsls	r3, r3, #29
 80082e4:	d427      	bmi.n	8008336 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e6:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80082e8:	2220      	movs	r2, #32
 80082ea:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
  __HAL_UNLOCK(huart);
 80082ee:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80082f2:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  return HAL_OK;
 80082f6:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082f8:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 80082fa:	b002      	add	sp, #8
 80082fc:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	462a      	mov	r2, r5
 8008306:	4603      	mov	r3, r0
 8008308:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800830c:	4620      	mov	r0, r4
 800830e:	f7ff ff41 	bl	8008194 <UART_WaitOnFlagUntilTimeout>
 8008312:	b9e0      	cbnz	r0, 800834e <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	075b      	lsls	r3, r3, #29
 800831a:	d40c      	bmi.n	8008336 <HAL_UART_Init+0xb6>
 800831c:	e7e3      	b.n	80082e6 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 800831e:	4620      	mov	r0, r4
 8008320:	f7ff fee0 	bl	80080e4 <UART_AdvFeatureConfig>
 8008324:	e7c5      	b.n	80082b2 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 8008326:	2001      	movs	r0, #1
}
 8008328:	b002      	add	sp, #8
 800832a:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800832c:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
    HAL_UART_MspInit(huart);
 8008330:	f7fc fff0 	bl	8005314 <HAL_UART_MspInit>
 8008334:	e7ad      	b.n	8008292 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008336:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800833a:	9300      	str	r3, [sp, #0]
 800833c:	2200      	movs	r2, #0
 800833e:	4633      	mov	r3, r6
 8008340:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008344:	4620      	mov	r0, r4
 8008346:	f7ff ff25 	bl	8008194 <UART_WaitOnFlagUntilTimeout>
 800834a:	2800      	cmp	r0, #0
 800834c:	d0cb      	beq.n	80082e6 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 800834e:	2003      	movs	r0, #3
 8008350:	e7d3      	b.n	80082fa <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 8008352:	2001      	movs	r0, #1
}
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop

08008358 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008358:	f890 3080 	ldrb.w	r3, [r0, #128]	@ 0x80
 800835c:	2b01      	cmp	r3, #1
 800835e:	d017      	beq.n	8008390 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008360:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8008362:	2324      	movs	r3, #36	@ 0x24
{
 8008364:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8008366:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800836a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800836c:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800836e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8008370:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008374:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8008378:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800837a:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800837c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800837e:	f880 3080 	strb.w	r3, [r0, #128]	@ 0x80
  huart->gState = HAL_UART_STATE_READY;
 8008382:	2220      	movs	r2, #32
 8008384:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84

  return HAL_OK;
}
 8008388:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800838c:	4618      	mov	r0, r3
}
 800838e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8008390:	2002      	movs	r0, #2
}
 8008392:	4770      	bx	lr

08008394 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008394:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 8008398:	2a01      	cmp	r2, #1
 800839a:	d037      	beq.n	800840c <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800839c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800839e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80083a0:	2024      	movs	r0, #36	@ 0x24
{
 80083a2:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80083a4:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083a8:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083aa:	6810      	ldr	r0, [r2, #0]
 80083ac:	f020 0001 	bic.w	r0, r0, #1
 80083b0:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083b2:	6890      	ldr	r0, [r2, #8]
 80083b4:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 80083b8:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083ba:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083bc:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083be:	b310      	cbz	r0, 8008406 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80083c0:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80083c2:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80083c4:	4d12      	ldr	r5, [pc, #72]	@ (8008410 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083c6:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80083ca:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083ce:	4911      	ldr	r1, [pc, #68]	@ (8008414 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 80083d0:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083d4:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80083d8:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 80083dc:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083e0:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083e2:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083e4:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083e8:	fbb1 f1f5 	udiv	r1, r1, r5
 80083ec:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80083f0:	2100      	movs	r1, #0
 80083f2:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80083f6:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083f8:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80083fa:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 80083fe:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8008400:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 8008404:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8008406:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8008408:	4608      	mov	r0, r1
 800840a:	e7ef      	b.n	80083ec <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800840c:	2002      	movs	r0, #2
}
 800840e:	4770      	bx	lr
 8008410:	0800aea4 	.word	0x0800aea4
 8008414:	0800aeac 	.word	0x0800aeac

08008418 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8008418:	f890 2080 	ldrb.w	r2, [r0, #128]	@ 0x80
 800841c:	2a01      	cmp	r2, #1
 800841e:	d037      	beq.n	8008490 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8008420:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008422:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8008424:	2024      	movs	r0, #36	@ 0x24
{
 8008426:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8008428:	f8c3 0084 	str.w	r0, [r3, #132]	@ 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800842c:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800842e:	6810      	ldr	r0, [r2, #0]
 8008430:	f020 0001 	bic.w	r0, r0, #1
 8008434:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008436:	6890      	ldr	r0, [r2, #8]
 8008438:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 800843c:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800843e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008440:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008442:	b310      	cbz	r0, 800848a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008444:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008446:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8008448:	4d12      	ldr	r5, [pc, #72]	@ (8008494 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800844a:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800844e:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008452:	4911      	ldr	r1, [pc, #68]	@ (8008498 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008454:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008458:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800845c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8008460:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008464:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008466:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008468:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800846c:	fbb1 f1f5 	udiv	r1, r1, r5
 8008470:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8008474:	2100      	movs	r1, #0
 8008476:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800847a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800847c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800847e:	f883 1080 	strb.w	r1, [r3, #128]	@ 0x80
  return HAL_OK;
 8008482:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8008484:	f8c3 5084 	str.w	r5, [r3, #132]	@ 0x84
}
 8008488:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800848a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800848c:	4608      	mov	r0, r1
 800848e:	e7ef      	b.n	8008470 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8008490:	2002      	movs	r0, #2
}
 8008492:	4770      	bx	lr
 8008494:	0800aea4 	.word	0x0800aea4
 8008498:	0800aeac 	.word	0x0800aeac

0800849c <VBS_GetAvBusVoltage_d>:
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
#endif
}
 800849c:	88c0      	ldrh	r0, [r0, #6]
 800849e:	4770      	bx	lr

080084a0 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80084a0:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80084a2:	8840      	ldrh	r0, [r0, #2]
 80084a4:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80084a8:	0c00      	lsrs	r0, r0, #16
 80084aa:	4770      	bx	lr

080084ac <Circle_Limitation>:

#if defined CIRCLE_LIMITATION_SQRT_M0
const uint16_t SqrtTable[1025] = SQRT_CIRCLE_LIMITATION;
#endif
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80084ac:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80084ae:	8803      	ldrh	r3, [r0, #0]
 80084b0:	140d      	asrs	r5, r1, #16
 80084b2:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80084b4:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 80084b8:	fb03 f303 	mul.w	r3, r3, r3
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80084bc:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 80084c0:	428b      	cmp	r3, r1
{
 80084c2:	b084      	sub	sp, #16
    if (square_sum > square_limit)
 80084c4:	da0f      	bge.n	80084e6 <Circle_Limitation+0x3a>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80084c6:	8846      	ldrh	r6, [r0, #2]
 80084c8:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 80084cc:	4282      	cmp	r2, r0
 80084ce:	dd13      	ble.n	80084f8 <Circle_Limitation+0x4c>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 80084d0:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 80084d2:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 80084d6:	bfb8      	it	lt
 80084d8:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 80084da:	f7fa f959 	bl	8002790 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 80084de:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
        }
      }
      Local_Vqd.q = (int16_t)new_q;
      Local_Vqd.d = (int16_t)new_d;
 80084e0:	b235      	sxth	r5, r6
        if (Vqd.q < 0)
 80084e2:	db0e      	blt.n	8008502 <Circle_Limitation+0x56>
      Local_Vqd.q = (int16_t)new_q;
 80084e4:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 80084e6:	b2a4      	uxth	r4, r4
 80084e8:	2000      	movs	r0, #0
 80084ea:	f364 000f 	bfi	r0, r4, #0, #16
 80084ee:	b2ad      	uxth	r5, r5
 80084f0:	f365 401f 	bfi	r0, r5, #16, #16
}
 80084f4:	b004      	add	sp, #16
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 80084f8:	1a98      	subs	r0, r3, r2
 80084fa:	f7fa f949 	bl	8002790 <MCM_Sqrt>
        if (Vqd.q < 0)
 80084fe:	2c00      	cmp	r4, #0
 8008500:	daf0      	bge.n	80084e4 <Circle_Limitation+0x38>
          new_q = - new_q;
 8008502:	4240      	negs	r0, r0
      Local_Vqd.q = (int16_t)new_q;
 8008504:	b204      	sxth	r4, r0
      Local_Vqd.d = (int16_t)new_d;
 8008506:	e7ee      	b.n	80084e6 <Circle_Limitation+0x3a>

08008508 <MCP_ReceivedPacket>:
#include "register_interface.h"
#include "mc_config.h"
#include "mcp_config.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 8008508:	b570      	push	{r4, r5, r6, lr}
 800850a:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800850c:	6845      	ldr	r5, [r0, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800850e:	6823      	ldr	r3, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8008510:	f835 cb02 	ldrh.w	ip, [r5], #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008514:	899b      	ldrh	r3, [r3, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008516:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008518:	3b01      	subs	r3, #1
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800851a:	f40c 427f 	and.w	r2, ip, #65280	@ 0xff00
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800851e:	3802      	subs	r0, #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8008520:	b299      	uxth	r1, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8008522:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8008526:	f02c 0307 	bic.w	r3, ip, #7
{
 800852a:	b082      	sub	sp, #8
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800852c:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 800852e:	b29b      	uxth	r3, r3
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8008530:	d074      	beq.n	800861c <MCP_ReceivedPacket+0x114>
    MCI_Handle_t *pMCI = &Mci[motorID];
 8008532:	4e68      	ldr	r6, [pc, #416]	@ (80086d4 <MCP_ReceivedPacket+0x1cc>)
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008534:	81a0      	strh	r0, [r4, #12]
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8008536:	f10c 3cff 	add.w	ip, ip, #4294967295
    MCI_Handle_t *pMCI = &Mci[motorID];
 800853a:	f00c 0c07 	and.w	ip, ip, #7
 800853e:	eb06 164c 	add.w	r6, r6, ip, lsl #5
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;

    switch (command)
 8008542:	2b38      	cmp	r3, #56	@ 0x38
    pHandle->txLength = 0;
 8008544:	f04f 0c00 	mov.w	ip, #0
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8008548:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0;
 800854a:	f8a4 c00e 	strh.w	ip, [r4, #14]
    switch (command)
 800854e:	d829      	bhi.n	80085a4 <MCP_ReceivedPacket+0x9c>
 8008550:	2b38      	cmp	r3, #56	@ 0x38
 8008552:	d81e      	bhi.n	8008592 <MCP_ReceivedPacket+0x8a>
 8008554:	e8df f003 	tbb	[pc, r3]
 8008558:	1d1d1d9e 	.word	0x1d1d1d9e
 800855c:	1d1d1d1d 	.word	0x1d1d1d1d
 8008560:	1d1d1da6 	.word	0x1d1d1da6
 8008564:	1d1d1d1d 	.word	0x1d1d1d1d
 8008568:	1d1d1dab 	.word	0x1d1d1dab
 800856c:	1d1d1d1d 	.word	0x1d1d1d1d
 8008570:	1d1d1d90 	.word	0x1d1d1d90
 8008574:	1d1d1d1d 	.word	0x1d1d1d1d
 8008578:	1d1d1d8a 	.word	0x1d1d1d8a
 800857c:	1d1d1d1d 	.word	0x1d1d1d1d
 8008580:	1d1d1db0 	.word	0x1d1d1db0
 8008584:	1d1d1d1d 	.word	0x1d1d1d1d
 8008588:	1d1d1d86 	.word	0x1d1d1d86
 800858c:	1d1d1d1d 	.word	0x1d1d1d1d
 8008590:	98          	.byte	0x98
 8008591:	00          	.byte	0x00
 8008592:	2300      	movs	r3, #0
 8008594:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008596:	68a2      	ldr	r2, [r4, #8]
 8008598:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 800859a:	89e3      	ldrh	r3, [r4, #14]
 800859c:	3301      	adds	r3, #1
 800859e:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 80085a0:	b002      	add	sp, #8
 80085a2:	bd70      	pop	{r4, r5, r6, pc}
    switch (command)
 80085a4:	2b60      	cmp	r3, #96	@ 0x60
 80085a6:	d845      	bhi.n	8008634 <MCP_ReceivedPacket+0x12c>
 80085a8:	2b47      	cmp	r3, #71	@ 0x47
 80085aa:	d943      	bls.n	8008634 <MCP_ReceivedPacket+0x12c>
 80085ac:	3b48      	subs	r3, #72	@ 0x48
 80085ae:	2b18      	cmp	r3, #24
 80085b0:	d8ef      	bhi.n	8008592 <MCP_ReceivedPacket+0x8a>
 80085b2:	a201      	add	r2, pc, #4	@ (adr r2, 80085b8 <MCP_ReceivedPacket+0xb0>)
 80085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b8:	08008659 	.word	0x08008659
 80085bc:	08008593 	.word	0x08008593
 80085c0:	08008593 	.word	0x08008593
 80085c4:	08008593 	.word	0x08008593
 80085c8:	08008593 	.word	0x08008593
 80085cc:	08008593 	.word	0x08008593
 80085d0:	08008593 	.word	0x08008593
 80085d4:	08008593 	.word	0x08008593
 80085d8:	0800863b 	.word	0x0800863b
 80085dc:	08008593 	.word	0x08008593
 80085e0:	08008593 	.word	0x08008593
 80085e4:	08008593 	.word	0x08008593
 80085e8:	08008593 	.word	0x08008593
 80085ec:	08008593 	.word	0x08008593
 80085f0:	08008593 	.word	0x08008593
 80085f4:	08008593 	.word	0x08008593
 80085f8:	0800863b 	.word	0x0800863b
 80085fc:	08008593 	.word	0x08008593
 8008600:	08008593 	.word	0x08008593
 8008604:	08008593 	.word	0x08008593
 8008608:	08008593 	.word	0x08008593
 800860c:	08008593 	.word	0x08008593
 8008610:	08008593 	.word	0x08008593
 8008614:	08008593 	.word	0x08008593
 8008618:	0800863b 	.word	0x0800863b
      userCommand = (command >> 3) & 0x1f;
 800861c:	f3c3 03c7 	ubfx	r3, r3, #3, #8
    pHandle->txLength = 0;
 8008620:	2200      	movs	r2, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8008622:	f013 0f1e 	tst.w	r3, #30
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8008626:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8008628:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0;
 800862a:	81e2      	strh	r2, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 800862c:	d04f      	beq.n	80086ce <MCP_ReceivedPacket+0x1c6>
        MCPResponse = MCP_CMD_OK;
 800862e:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 8008630:	200d      	movs	r0, #13
 8008632:	e7b0      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
    switch (command)
 8008634:	4663      	mov	r3, ip
 8008636:	2002      	movs	r0, #2
 8008638:	e7ad      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
 800863a:	2300      	movs	r3, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 800863c:	4a26      	ldr	r2, [pc, #152]	@ (80086d8 <MCP_ReceivedPacket+0x1d0>)
 800863e:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8008642:	2e00      	cmp	r6, #0
 8008644:	d0f3      	beq.n	800862e <MCP_ReceivedPacket+0x126>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8008646:	68a3      	ldr	r3, [r4, #8]
 8008648:	9300      	str	r3, [sp, #0]
 800864a:	b20a      	sxth	r2, r1
 800864c:	f104 030e 	add.w	r3, r4, #14
 8008650:	4629      	mov	r1, r5
 8008652:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008654:	89e3      	ldrh	r3, [r4, #14]
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 8008656:	e79e      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        MCI_Clear_Iqdref(pMCI);
 8008658:	4630      	mov	r0, r6
 800865a:	f7f9 ffef 	bl	800263c <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800865e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8008660:	2000      	movs	r0, #0
        break;
 8008662:	e798      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        if (IDLE == MCI_GetSTMState(pMCI))
 8008664:	4630      	mov	r0, r6
 8008666:	f7f9 ff03 	bl	8002470 <MCI_GetSTMState>
 800866a:	b128      	cbz	r0, 8008678 <MCP_ReceivedPacket+0x170>
          (void)MCI_StopMotor(pMCI);
 800866c:	4630      	mov	r0, r6
 800866e:	f7f9 ff1b 	bl	80024a8 <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008672:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8008674:	2000      	movs	r0, #0
 8008676:	e78e      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8008678:	4630      	mov	r0, r6
 800867a:	f7f9 feff 	bl	800247c <MCI_StartMotor>
 800867e:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8008682:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8008684:	b2c0      	uxtb	r0, r0
 8008686:	e786      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        (void)MCI_FaultAcknowledged(pMCI);
 8008688:	4630      	mov	r0, r6
 800868a:	f7f9 ff29 	bl	80024e0 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800868e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8008690:	2000      	movs	r0, #0
        break;
 8008692:	e780      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8008694:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 8008696:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8008698:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 800869a:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 800869c:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800869e:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80086a0:	2000      	movs	r0, #0
      break;
 80086a2:	e778      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 80086a4:	4620      	mov	r0, r4
 80086a6:	f7fa feef 	bl	8003488 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80086aa:	89e3      	ldrh	r3, [r4, #14]
        break;
 80086ac:	e773      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 80086ae:	4620      	mov	r0, r4
 80086b0:	f7fb fa64 	bl	8003b7c <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80086b4:	89e3      	ldrh	r3, [r4, #14]
        break;
 80086b6:	e76e      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
        if (RUN == MCI_GetSTMState(pMCI))
 80086b8:	4630      	mov	r0, r6
 80086ba:	f7f9 fed9 	bl	8002470 <MCI_GetSTMState>
 80086be:	2806      	cmp	r0, #6
 80086c0:	d1cd      	bne.n	800865e <MCP_ReceivedPacket+0x156>
          MCI_StopRamp(pMCI);
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7f9 ff52 	bl	800256c <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80086c8:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80086ca:	2000      	movs	r0, #0
 80086cc:	e763      	b.n	8008596 <MCP_ReceivedPacket+0x8e>
      userCommand = (command >> 3) & 0x1f;
 80086ce:	f003 031f 	and.w	r3, r3, #31
 80086d2:	e7b3      	b.n	800863c <MCP_ReceivedPacket+0x134>
 80086d4:	20000a48 	.word	0x20000a48
 80086d8:	20000ab0 	.word	0x20000ab0

080086dc <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80086de:	7fc3      	ldrb	r3, [r0, #31]
 80086e0:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 80086e4:	429a      	cmp	r2, r3
{
 80086e6:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80086e8:	d002      	beq.n	80086f0 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 80086ea:	3301      	adds	r3, #1
 80086ec:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80086ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80086f0:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80086f2:	2300      	movs	r3, #0
 80086f4:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80086f6:	b1a5      	cbz	r5, 8008722 <MCPA_dataLog+0x46>
 80086f8:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80086fa:	8ba2      	ldrh	r2, [r4, #28]
 80086fc:	42aa      	cmp	r2, r5
 80086fe:	d24e      	bcs.n	800879e <MCPA_dataLog+0xc2>
 8008700:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8008704:	2bfe      	cmp	r3, #254	@ 0xfe
 8008706:	d066      	beq.n	80087d6 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8008708:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 800870c:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 800870e:	8b22      	ldrh	r2, [r4, #24]
 8008710:	6820      	ldr	r0, [r4, #0]
 8008712:	3202      	adds	r2, #2
 8008714:	2309      	movs	r3, #9
 8008716:	6845      	ldr	r5, [r0, #4]
 8008718:	b292      	uxth	r2, r2
 800871a:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	8323      	strh	r3, [r4, #24]
}
 8008720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8008722:	4601      	mov	r1, r0
 8008724:	2209      	movs	r2, #9
 8008726:	f851 0b14 	ldr.w	r0, [r1], #20
 800872a:	6803      	ldr	r3, [r0, #0]
 800872c:	4798      	blx	r3
 800872e:	b390      	cbz	r0, 8008796 <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8008730:	4b49      	ldr	r3, [pc, #292]	@ (8008858 <MCPA_dataLog+0x17c>)
 8008732:	6961      	ldr	r1, [r4, #20]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8008738:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 800873c:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 8008740:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8008744:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8008746:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8008748:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 800874a:	d101      	bne.n	8008750 <MCPA_dataLog+0x74>
 800874c:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 800874e:	e7d4      	b.n	80086fa <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff = pHandle->MFNum;
 8008750:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff = pHandle->HFNum;
 8008754:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff = pHandle->MFRate;
 8008758:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff = pHandle->HFRate;
 800875c:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff = pHandle->HFNum;
 8008760:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff = pHandle->MFNum;
 8008764:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008768:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800876a:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff = pHandle->Mark;
 800876c:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008770:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff = pHandle->MFRate;
 8008772:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8008776:	83a3      	strh	r3, [r4, #28]
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008778:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff = pHandle->HFRate;
 800877c:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8008780:	f002 f94a 	bl	800aa18 <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8008784:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8008788:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
 800878c:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8008790:	441a      	add	r2, r3
 8008792:	f002 f941 	bl	800aa18 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8008796:	8b25      	ldrh	r5, [r4, #24]
 8008798:	2d00      	cmp	r5, #0
 800879a:	d1ad      	bne.n	80086f8 <MCPA_dataLog+0x1c>
}
 800879c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800879e:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80087a2:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80087a4:	b36e      	cbz	r6, 8008802 <MCPA_dataLog+0x126>
 80087a6:	68a2      	ldr	r2, [r4, #8]
 80087a8:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 80087ac:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80087ae:	f852 0f04 	ldr.w	r0, [r2, #4]!
 80087b2:	8800      	ldrh	r0, [r0, #0]
 80087b4:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80087b8:	8b25      	ldrh	r5, [r4, #24]
 80087ba:	3502      	adds	r5, #2
 80087bc:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80087be:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80087c0:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80087c2:	d1f4      	bne.n	80087ae <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 80087c4:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80087c8:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 80087ca:	2bfd      	cmp	r3, #253	@ 0xfd
 80087cc:	4618      	mov	r0, r3
 80087ce:	d91d      	bls.n	800880c <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80087d0:	4295      	cmp	r5, r2
 80087d2:	d897      	bhi.n	8008704 <MCPA_dataLog+0x28>
}
 80087d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80087d6:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80087da:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 80087de:	4418      	add	r0, r3
 80087e0:	4298      	cmp	r0, r3
 80087e2:	dd91      	ble.n	8008708 <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80087e4:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80087e6:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80087e8:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 80087ec:	6812      	ldr	r2, [r2, #0]
 80087ee:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80087f0:	1c5a      	adds	r2, r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80087f2:	5cf3      	ldrb	r3, [r6, r3]
 80087f4:	442b      	add	r3, r5
 80087f6:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80087f8:	b2d3      	uxtb	r3, r2
 80087fa:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80087fc:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80087fe:	dbf3      	blt.n	80087e8 <MCPA_dataLog+0x10c>
 8008800:	e782      	b.n	8008708 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8008802:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 8008806:	28fd      	cmp	r0, #253	@ 0xfd
 8008808:	f63f af71 	bhi.w	80086ee <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 800880c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8008810:	4283      	cmp	r3, r0
 8008812:	d006      	beq.n	8008822 <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 8008814:	3301      	adds	r3, #1
 8008816:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 800881a:	4295      	cmp	r5, r2
 800881c:	f63f af74 	bhi.w	8008708 <MCPA_dataLog+0x2c>
}
 8008820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008822:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8008826:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8008828:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800882a:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 800882c:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008830:	ddf3      	ble.n	800881a <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008832:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008836:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 800883a:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008842:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008846:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008848:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800884a:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800884c:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800884e:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8008850:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8008852:	dbf2      	blt.n	800883a <MCPA_dataLog+0x15e>
 8008854:	e7e1      	b.n	800881a <MCPA_dataLog+0x13e>
 8008856:	bf00      	nop
 8008858:	20001f34 	.word	0x20001f34

0800885c <MCPA_flushDataLog>:
{
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 800885c:	8b03      	ldrh	r3, [r0, #24]
 800885e:	b19b      	cbz	r3, 8008888 <MCPA_flushDataLog+0x2c>
{
 8008860:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8008862:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
      {
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
        {
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8008866:	6941      	ldr	r1, [r0, #20]
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 8008868:	2afe      	cmp	r2, #254	@ 0xfe
 800886a:	4604      	mov	r4, r0
 800886c:	d00d      	beq.n	800888a <MCPA_flushDataLog+0x2e>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 800886e:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8008872:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8008874:	8b22      	ldrh	r2, [r4, #24]
 8008876:	6820      	ldr	r0, [r4, #0]
 8008878:	3202      	adds	r2, #2
 800887a:	2309      	movs	r3, #9
 800887c:	6845      	ldr	r5, [r0, #4]
 800887e:	b292      	uxth	r2, r2
 8008880:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	8323      	strh	r3, [r4, #24]
  }   
}
 8008886:	bd70      	pop	{r4, r5, r6, pc}
 8008888:	4770      	bx	lr
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800888a:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 800888e:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8008892:	4494      	add	ip, r2
 8008894:	4562      	cmp	r2, ip
 8008896:	daea      	bge.n	800886e <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8008898:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800889a:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 800889c:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 80088a0:	6800      	ldr	r0, [r0, #0]
 80088a2:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80088a4:	5ca8      	ldrb	r0, [r5, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80088a6:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80088a8:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80088aa:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80088ac:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80088ae:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80088b0:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80088b2:	dbf3      	blt.n	800889c <MCPA_flushDataLog+0x40>
 80088b4:	e7db      	b.n	800886e <MCPA_flushDataLog+0x12>
 80088b6:	bf00      	nop

080088b8 <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 80088b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 80088bc:	880f      	ldrh	r7, [r1, #0]
{
 80088be:	4604      	mov	r4, r0

    if (buffSize == 0)
 80088c0:	2f00      	cmp	r7, #0
 80088c2:	d045      	beq.n	8008950 <MCPA_cfgLog+0x98>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 80088c4:	6803      	ldr	r3, [r0, #0]
 80088c6:	89db      	ldrh	r3, [r3, #14]
 80088c8:	42bb      	cmp	r3, r7
 80088ca:	d33e      	bcc.n	800894a <MCPA_cfgLog+0x92>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 80088cc:	788b      	ldrb	r3, [r1, #2]
 80088ce:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 80088d2:	f891 8003 	ldrb.w	r8, [r1, #3]
 80088d6:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 80088da:	790b      	ldrb	r3, [r1, #4]
 80088dc:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 80088e0:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 80088e2:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 80088e4:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 80088e8:	4443      	add	r3, r8
 80088ea:	4293      	cmp	r3, r2
 80088ec:	dc56      	bgt.n	800899c <MCPA_cfgLog+0xe4>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 80088ee:	1d8e      	adds	r6, r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d056      	beq.n	80089a2 <MCPA_cfgLog+0xea>
 80088f4:	2500      	movs	r5, #0
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 80088f6:	46a8      	mov	r8, r5
 80088f8:	e011      	b.n	800891e <MCPA_cfgLog+0x66>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 80088fa:	68e3      	ldr	r3, [r4, #12]
 80088fc:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 80088fe:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008900:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8008904:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
         logSize = logSize+pHandle->dataSizeTable[i];
 8008908:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 800890a:	f105 0c01 	add.w	ip, r5, #1
 800890e:	fa5f f58c 	uxtb.w	r5, ip
 8008912:	440b      	add	r3, r1
         logSize = logSize+pHandle->dataSizeTable[i];
 8008914:	4442      	add	r2, r8
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8008916:	429d      	cmp	r5, r3
         logSize = logSize+pHandle->dataSizeTable[i];
 8008918:	fa1f f882 	uxth.w	r8, r2
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 800891c:	da11      	bge.n	8008942 <MCPA_cfgLog+0x8a>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 800891e:	f836 9b02 	ldrh.w	r9, [r6], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 8008922:	6861      	ldr	r1, [r4, #4]
 8008924:	4648      	mov	r0, r9
 8008926:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800892a:	f7fb fdef 	bl	800450c <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 800892e:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8008932:	42ab      	cmp	r3, r5
 8008934:	f04f 0002 	mov.w	r0, #2
 8008938:	d8df      	bhi.n	80088fa <MCPA_cfgLog+0x42>
 800893a:	4648      	mov	r0, r9
 800893c:	f7fb fdda 	bl	80044f4 <RI_GetIDSize>
 8008940:	e7db      	b.n	80088fa <MCPA_cfgLog+0x42>
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 8008942:	f108 0206 	add.w	r2, r8, #6
 8008946:	4297      	cmp	r7, r2
 8008948:	d210      	bcs.n	800896c <MCPA_cfgLog+0xb4>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 800894a:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 800894c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8008950:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8008952:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8008956:	b9ab      	cbnz	r3, 8008984 <MCPA_cfgLog+0xcc>
  pHandle->bufferIndex = 0;
 8008958:	2300      	movs	r3, #0
 800895a:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff = 0;
 800895c:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex = 0;
 8008960:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8008962:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8008966:	2000      	movs	r0, #0
}
 8008968:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 800896c:	3f02      	subs	r7, #2
 800896e:	eba7 0708 	sub.w	r7, r7, r8
 8008972:	8367      	strh	r7, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 8008974:	7833      	ldrb	r3, [r6, #0]
 8008976:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
       if (0U == pHandle->Mark)
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1f3      	bne.n	8008966 <MCPA_cfgLog+0xae>
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 800897e:	8b23      	ldrh	r3, [r4, #24]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d0e9      	beq.n	8008958 <MCPA_cfgLog+0xa0>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8008984:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8008986:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 800898a:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 800898c:	8b22      	ldrh	r2, [r4, #24]
 800898e:	6820      	ldr	r0, [r4, #0]
 8008990:	3202      	adds	r2, #2
 8008992:	6845      	ldr	r5, [r0, #4]
 8008994:	b292      	uxth	r2, r2
 8008996:	2309      	movs	r3, #9
 8008998:	47a8      	blx	r5
 800899a:	e7dd      	b.n	8008958 <MCPA_cfgLog+0xa0>
       result = MCP_ERROR_BAD_RAW_FORMAT;
 800899c:	200a      	movs	r0, #10
}
 800899e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80089a2:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 80089a4:	4698      	mov	r8, r3
 80089a6:	e7ce      	b.n	8008946 <MCPA_cfgLog+0x8e>

080089a8 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear(MotorPowMeas_Handle_t *pHandle)
{
 80089a8:	b510      	push	{r4, lr}
  {
#endif
    uint16_t i;
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
    {
      pHandle->hMeasBuffer[i] = 0;
 80089aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
{
 80089ae:	4604      	mov	r4, r0
      pHandle->hMeasBuffer[i] = 0;
 80089b0:	2100      	movs	r1, #0
 80089b2:	f002 f805 	bl	800a9c0 <memset>
    }
    pHandle->hNextMeasBufferIndex = 0u;
 80089b6:	2300      	movs	r3, #0
 80089b8:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
    pHandle->hLastMeasBufferIndex = 0u;
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 80089bc:	bd10      	pop	{r4, pc}
 80089be:	bf00      	nop

080089c0 <MPM_CalcElMotorPower>:
#endif
    uint16_t i;
    int32_t wAux = 0;

    /* Store the measured values in the buffer.*/
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80089c0:	f8b0 c100 	ldrh.w	ip, [r0, #256]	@ 0x100
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
    pHandle->hNextMeasBufferIndex++;
 80089c4:	f10c 0201 	add.w	r2, ip, #1
 80089c8:	b292      	uxth	r2, r2
{
 80089ca:	b510      	push	{r4, lr}
    if (pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT)
    {
      pHandle->hNextMeasBufferIndex = 0u;
 80089cc:	2a80      	cmp	r2, #128	@ 0x80
{
 80089ce:	4604      	mov	r4, r0
      pHandle->hNextMeasBufferIndex = 0u;
 80089d0:	bf28      	it	cs
 80089d2:	2200      	movcs	r2, #0
    pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 80089d4:	f824 101c 	strh.w	r1, [r4, ip, lsl #1]
{
 80089d8:	4608      	mov	r0, r1
 80089da:	f8a4 2100 	strh.w	r2, [r4, #256]	@ 0x100
 80089de:	1ea3      	subs	r3, r4, #2
    pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 80089e0:	f8a4 c102 	strh.w	ip, [r4, #258]	@ 0x102
    }
    /* Compute the average measured motor power */
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 80089e4:	f104 0efe 	add.w	lr, r4, #254	@ 0xfe
    int32_t wAux = 0;
 80089e8:	2200      	movs	r2, #0
    {
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 80089ea:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 80089ee:	459e      	cmp	lr, r3
      wAux += (int32_t)(pHandle->hMeasBuffer[i]);
 80089f0:	4462      	add	r2, ip
    for (i = 0u; i < MPM_BUFFER_LENGHT; i++)
 80089f2:	d1fa      	bne.n	80089ea <MPM_CalcElMotorPower+0x2a>
    }
    wAux /= ((int32_t)MPM_BUFFER_LENGHT);
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	bfb8      	it	lt
 80089f8:	327f      	addlt	r2, #127	@ 0x7f
 80089fa:	11d2      	asrs	r2, r2, #7
    pHandle->hAvrgElMotorPowerW = (int16_t)wAux;
 80089fc:	f8a4 2104 	strh.w	r2, [r4, #260]	@ 0x104
  }
#endif

  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8008a00:	bd10      	pop	{r4, pc}
 8008a02:	bf00      	nop

08008a04 <MPM_GetAvrgElMotorPowerW>:
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrgElMotorPowerW);
#else
  return (pHandle->hAvrgElMotorPowerW);
#endif
}
 8008a04:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	@ 0x104
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop

08008a0c <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8008a0c:	8a03      	ldrh	r3, [r0, #16]
 8008a0e:	8b42      	ldrh	r2, [r0, #26]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d306      	bcc.n	8008a22 <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8008a14:	8b82      	ldrh	r2, [r0, #28]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d901      	bls.n	8008a1e <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8008a1a:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 8008a1c:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8008a1e:	8ac0      	ldrh	r0, [r0, #22]
 8008a20:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8008a22:	2008      	movs	r0, #8
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop

08008a28 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop

08008a30 <NTC_Init>:
{
 8008a30:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8008a32:	7803      	ldrb	r3, [r0, #0]
{
 8008a34:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008a36:	b123      	cbz	r3, 8008a42 <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8008a38:	8a43      	ldrh	r3, [r0, #18]
 8008a3a:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	82c2      	strh	r2, [r0, #22]
}
 8008a40:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8008a42:	3004      	adds	r0, #4
 8008a44:	f7fb fe20 	bl	8004688 <RCM_RegisterRegConv>
 8008a48:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
      NTC_Clear(pHandle);
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f7ff ffeb 	bl	8008a28 <NTC_Clear>
}
 8008a52:	bd10      	pop	{r4, pc}

08008a54 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 8008a54:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8008a56:	7803      	ldrb	r3, [r0, #0]
{
 8008a58:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8008a5a:	b113      	cbz	r3, 8008a62 <NTC_CalcAvTemp+0xe>
 8008a5c:	2000      	movs	r0, #0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);

        pHandle->hAvTemp_d = (uint16_t)wtemp;
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008a5e:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008a60:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8008a62:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8008a66:	f7fb ff09 	bl	800487c <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 8008a6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a6e:	4298      	cmp	r0, r3
 8008a70:	d007      	beq.n	8008a82 <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8008a72:	8b23      	ldrh	r3, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8008a74:	8a22      	ldrh	r2, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8008a76:	1e59      	subs	r1, r3, #1
        wtemp += hAux;
 8008a78:	fb01 0002 	mla	r0, r1, r2, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8008a7c:	fbb0 f0f3 	udiv	r0, r0, r3
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8008a80:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8008a82:	4620      	mov	r0, r4
 8008a84:	f7ff ffc2 	bl	8008a0c <NTC_SetFaultState>
 8008a88:	82e0      	strh	r0, [r4, #22]
}
 8008a8a:	bd10      	pop	{r4, pc}

08008a8c <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8008a8c:	7803      	ldrb	r3, [r0, #0]
 8008a8e:	b95b      	cbnz	r3, 8008aa8 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8008a90:	8a02      	ldrh	r2, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 8008a92:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 8008a94:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008a98:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 8008a9a:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8008a9c:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8008aa0:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8008aa4:	b200      	sxth	r0, r0
 8008aa6:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8008aa8:	8a80      	ldrh	r0, [r0, #20]
}
 8008aaa:	b200      	sxth	r0, r0
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop

08008ab0 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8008ab0:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008ab2:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008ab4:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8008ab6:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8008ab8:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8008aba:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8008abc:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008abe:	4770      	bx	lr

08008ac0 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8008ac0:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008ac2:	4770      	bx	lr

08008ac4 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8008ac4:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008ac6:	4770      	bx	lr

08008ac8 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8008ac8:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008acc:	4770      	bx	lr
 8008ace:	bf00      	nop

08008ad0 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8008ad0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop

08008ad8 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8008ad8:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8008ada:	4770      	bx	lr

08008adc <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8008adc:	8b80      	ldrh	r0, [r0, #28]
 8008ade:	4770      	bx	lr

08008ae0 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8008ae4:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8008ae6:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop

08008aec <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8008aec:	8b40      	ldrh	r0, [r0, #26]
 8008aee:	4770      	bx	lr

08008af0 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8008af0:	8bc0      	ldrh	r0, [r0, #30]
 8008af2:	4770      	bx	lr

08008af4 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8008af4:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008af6:	4770      	bx	lr

08008af8 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8008af8:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008afa:	4770      	bx	lr

08008afc <PID_SetKIDivisorPOW2>:
{
 8008afc:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008afe:	2301      	movs	r3, #1
{
 8008b00:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8008b02:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008b04:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8008b08:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8008b0a:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8008b0c:	8343      	strh	r3, [r0, #26]
{
 8008b0e:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8008b10:	f7ff fff2 	bl	8008af8 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8008b14:	4902      	ldr	r1, [pc, #8]	@ (8008b20 <PID_SetKIDivisorPOW2+0x24>)
 8008b16:	4628      	mov	r0, r5
 8008b18:	40a1      	lsls	r1, r4
 8008b1a:	f7ff ffeb 	bl	8008af4 <PID_SetLowerIntegralTermLimit>
}
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	ffff8001 	.word	0xffff8001

08008b24 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8008b24:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008b26:	4770      	bx	lr

08008b28 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8008b28:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop

08008b30 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8008b30:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8008b32:	4770      	bx	lr

08008b34 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008b34:	2301      	movs	r3, #1
 8008b36:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8008b38:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8008b3a:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop

08008b40 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008b40:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8008b44:	4603      	mov	r3, r0
 8008b46:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8008b48:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8008b4c:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8008b50:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8008b54:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8008b58:	b17c      	cbz	r4, 8008b7a <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8008b5a:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008b5e:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8008b62:	eb15 0e01 	adds.w	lr, r5, r1
 8008b66:	d41d      	bmi.n	8008ba4 <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8008b68:	420d      	tst	r5, r1
 8008b6a:	4914      	ldr	r1, [pc, #80]	@ (8008bbc <PI_Controller+0x7c>)
 8008b6c:	bf48      	it	mi
 8008b6e:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008b70:	45a6      	cmp	lr, r4
 8008b72:	dc02      	bgt.n	8008b7a <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8008b74:	691c      	ldr	r4, [r3, #16]
 8008b76:	4574      	cmp	r4, lr
 8008b78:	dd1d      	ble.n	8008bb6 <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8008b7a:	8b99      	ldrh	r1, [r3, #28]
 8008b7c:	410a      	asrs	r2, r1
 8008b7e:	8bd9      	ldrh	r1, [r3, #30]
 8008b80:	fa44 f101 	asr.w	r1, r4, r1
 8008b84:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8008b86:	4290      	cmp	r0, r2
 8008b88:	da03      	bge.n	8008b92 <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8008b8a:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8008b8c:	4414      	add	r4, r2
 8008b8e:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8008b90:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8008b92:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8008b94:	bfc5      	ittet	gt
 8008b96:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8008b9a:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8008b9c:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8008b9e:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8008ba0:	609c      	str	r4, [r3, #8]
}
 8008ba2:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8008ba4:	2d00      	cmp	r5, #0
 8008ba6:	dde3      	ble.n	8008b70 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8008ba8:	2900      	cmp	r1, #0
 8008baa:	dde1      	ble.n	8008b70 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8008bac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008bb0:	428c      	cmp	r4, r1
 8008bb2:	d1e2      	bne.n	8008b7a <PI_Controller+0x3a>
 8008bb4:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8008bb6:	4674      	mov	r4, lr
 8008bb8:	e7df      	b.n	8008b7a <PI_Controller+0x3a>
 8008bba:	bf00      	nop
 8008bbc:	80000001 	.word	0x80000001

08008bc0 <PQD_CalcElMotorPower>:
  {
#endif
    int32_t wAux;
    int32_t wAux2;
    int32_t wAux3;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8008bc0:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
{
 8008bc4:	b570      	push	{r4, r5, r6, lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008bc6:	89d1      	ldrh	r1, [r2, #14]
 8008bc8:	8b14      	ldrh	r4, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008bca:	8993      	ldrh	r3, [r2, #12]
{
 8008bcc:	4605      	mov	r5, r0
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008bce:	8ad0      	ldrh	r0, [r2, #22]
    wAux /= 65536;

    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 8008bd0:	f8d5 6108 	ldr.w	r6, [r5, #264]	@ 0x108
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8008bd4:	fb11 f204 	smulbb	r2, r1, r4
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8008bd8:	fb13 2400 	smlabb	r4, r3, r0, r2
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 8008bdc:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 8008be0:	f7ff fc5e 	bl	80084a0 <VBS_GetAvBusVoltage_V>
    wAux /= 65536;
 8008be4:	1e23      	subs	r3, r4, #0
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008be6:	490f      	ldr	r1, [pc, #60]	@ (8008c24 <PQD_CalcElMotorPower+0x64>)
    wAux2 = pHandle->wConvFact * (int32_t)VBS_GetAvBusVoltage_V(pHandle->pVBS);
 8008be8:	fb06 f000 	mul.w	r0, r6, r0
    wAux /= 65536;
 8008bec:	bfb8      	it	lt
 8008bee:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008bf2:	ea4f 72e0 	mov.w	r2, r0, asr #31
    wAux /= 65536;
 8008bf6:	bfb8      	it	lt
 8008bf8:	33ff      	addlt	r3, #255	@ 0xff
    wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8008bfa:	fb81 1000 	smull	r1, r0, r1, r0
 8008bfe:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
    wAux /= 65536;
 8008c02:	141b      	asrs	r3, r3, #16

    wAux3 = wAux * wAux2;
 8008c04:	fb02 f303 	mul.w	r3, r2, r3
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
    wAux3 /= 10;
    wAux3 /= 65536;
 8008c08:	4907      	ldr	r1, [pc, #28]	@ (8008c28 <PQD_CalcElMotorPower+0x68>)
    wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8008c0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008c0e:	005b      	lsls	r3, r3, #1
    wAux3 /= 65536;
 8008c10:	fb81 2103 	smull	r2, r1, r1, r3
 8008c14:	17db      	asrs	r3, r3, #31

    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 8008c16:	4628      	mov	r0, r5
 8008c18:	ebc3 41a1 	rsb	r1, r3, r1, asr #18
#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 8008c1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    (void)MPM_CalcElMotorPower(&pHandle->_super, (int16_t)wAux3);
 8008c20:	f7ff bece 	b.w	80089c0 <MPM_CalcElMotorPower>
 8008c24:	1b4e81b5 	.word	0x1b4e81b5
 8008c28:	66666667 	.word	0x66666667

08008c2c <startTimers>:
  *          usually performed in the Init method accordingly with the configuration)
  * @param  none
  * @retval none
  */
__weak void startTimers(void)
{
 8008c2c:	b410      	push	{r4}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8008c2e:	4b19      	ldr	r3, [pc, #100]	@ (8008c94 <startTimers+0x68>)
 8008c30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008c32:	07d2      	lsls	r2, r2, #31
 8008c34:	b083      	sub	sp, #12
 8008c36:	d416      	bmi.n	8008c66 <startTimers+0x3a>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8008c38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008c3a:	f042 0201 	orr.w	r2, r2, #1
 8008c3e:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8008c40:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c42:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008c46:	f002 0201 	and.w	r2, r2, #1
 8008c4a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8008c4c:	9a01      	ldr	r2, [sp, #4]
 8008c4e:	694a      	ldr	r2, [r1, #20]
 8008c50:	f042 0201 	orr.w	r2, r2, #1
 8008c54:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8008c56:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008c58:	f022 0201 	bic.w	r2, r2, #1
 8008c5c:	659a      	str	r2, [r3, #88]	@ 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8008c5e:	b003      	add	sp, #12
 8008c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c64:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8008c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008c6a:	480b      	ldr	r0, [pc, #44]	@ (8008c98 <startTimers+0x6c>)
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	6859      	ldr	r1, [r3, #4]
 8008c70:	4c0a      	ldr	r4, [pc, #40]	@ (8008c9c <startTimers+0x70>)
 8008c72:	4001      	ands	r1, r0
 8008c74:	f041 0120 	orr.w	r1, r1, #32
 8008c78:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008c7a:	6959      	ldr	r1, [r3, #20]
 8008c7c:	f041 0101 	orr.w	r1, r1, #1
 8008c80:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008c82:	6859      	ldr	r1, [r3, #4]
 8008c84:	4022      	ands	r2, r4
 8008c86:	4001      	ands	r1, r0
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	605a      	str	r2, [r3, #4]
}
 8008c8c:	b003      	add	sp, #12
 8008c8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c92:	4770      	bx	lr
 8008c94:	40021000 	.word	0x40021000
 8008c98:	fdffff8f 	.word	0xfdffff8f
 8008c9c:	02000070 	.word	0x02000070

08008ca0 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008ca0:	3201      	adds	r2, #1
{
 8008ca2:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8008ca4:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008ca6:	f06f 0602 	mvn.w	r6, #2
 8008caa:	0155      	lsls	r5, r2, #5
 8008cac:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8008cae:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8008cb0:	f893 c000 	ldrb.w	ip, [r3]
 8008cb4:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8008cb8:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8008cbc:	d80c      	bhi.n	8008cd8 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8008cbe:	6904      	ldr	r4, [r0, #16]
 8008cc0:	07a4      	lsls	r4, r4, #30
 8008cc2:	d5f5      	bpl.n	8008cb0 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8008cc4:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8008cc8:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8008cca:	6106      	str	r6, [r0, #16]
 8008ccc:	d8f0      	bhi.n	8008cb0 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8008cce:	781c      	ldrb	r4, [r3, #0]
 8008cd0:	2c0f      	cmp	r4, #15
 8008cd2:	d8ed      	bhi.n	8008cb0 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
}
 8008cd8:	bd70      	pop	{r4, r5, r6, pc}
 8008cda:	bf00      	nop

08008cdc <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008cdc:	6883      	ldr	r3, [r0, #8]
 8008cde:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008ce2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008ce6:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008ce8:	6883      	ldr	r3, [r0, #8]
 8008cea:	00d9      	lsls	r1, r3, #3
    }
  }
}

static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8008cec:	b082      	sub	sp, #8
 8008cee:	d418      	bmi.n	8008d22 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8008cf0:	4b24      	ldr	r3, [pc, #144]	@ (8008d84 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 8008cf2:	6882      	ldr	r2, [r0, #8]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4924      	ldr	r1, [pc, #144]	@ (8008d88 <R3_2_ADCxInit+0xac>)
 8008cf8:	099b      	lsrs	r3, r3, #6
 8008cfa:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8008cfe:	fba1 1303 	umull	r1, r3, r1, r3
 8008d02:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8008d06:	099b      	lsrs	r3, r3, #6
 8008d08:	005b      	lsls	r3, r3, #1
 8008d0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008d0e:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8008d10:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008d12:	9b01      	ldr	r3, [sp, #4]
 8008d14:	b12b      	cbz	r3, 8008d22 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8008d16:	9b01      	ldr	r3, [sp, #4]
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008d1c:	9b01      	ldr	r3, [sp, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f9      	bne.n	8008d16 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8008d22:	6883      	ldr	r3, [r0, #8]
 8008d24:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8008d28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008d2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d30:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008d32:	6883      	ldr	r3, [r0, #8]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	dbfc      	blt.n	8008d32 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008d38:	6803      	ldr	r3, [r0, #0]
 8008d3a:	07da      	lsls	r2, r3, #31
 8008d3c:	d408      	bmi.n	8008d50 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8008d3e:	4a13      	ldr	r2, [pc, #76]	@ (8008d8c <R3_2_ADCxInit+0xb0>)
 8008d40:	6883      	ldr	r3, [r0, #8]
 8008d42:	4013      	ands	r3, r2
 8008d44:	f043 0301 	orr.w	r3, r3, #1
 8008d48:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8008d4a:	6803      	ldr	r3, [r0, #0]
 8008d4c:	07db      	lsls	r3, r3, #31
 8008d4e:	d5f7      	bpl.n	8008d40 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8008d50:	6883      	ldr	r3, [r0, #8]
 8008d52:	4a0e      	ldr	r2, [pc, #56]	@ (8008d8c <R3_2_ADCxInit+0xb0>)
 8008d54:	4013      	ands	r3, r2
 8008d56:	f043 0308 	orr.w	r3, r3, #8
 8008d5a:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8008d5c:	6883      	ldr	r3, [r0, #8]
 8008d5e:	4013      	ands	r3, r2
 8008d60:	f043 0320 	orr.w	r3, r3, #32
 8008d64:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8008d66:	68c3      	ldr	r3, [r0, #12]
 8008d68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d6c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d74:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 8008d76:	6883      	ldr	r3, [r0, #8]
 8008d78:	4013      	ands	r3, r2
 8008d7a:	f043 0304 	orr.w	r3, r3, #4
 8008d7e:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8008d80:	b002      	add	sp, #8
 8008d82:	4770      	bx	lr
 8008d84:	20000658 	.word	0x20000658
 8008d88:	053e2d63 	.word	0x053e2d63
 8008d8c:	7fffffc0 	.word	0x7fffffc0

08008d90 <R3_2_GetPhaseCurrents>:
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval Ia and Ib current in Curr_Components format
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008d90:	b1c9      	cbz	r1, 8008dc6 <R3_2_GetPhaseCurrents+0x36>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008d92:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8008d96:	f890 2070 	ldrb.w	r2, [r0, #112]	@ 0x70
{
 8008d9a:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008d9c:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8008d9e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008da2:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 8008da4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
    ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8008da6:	682d      	ldr	r5, [r5, #0]
    ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 8008da8:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008daa:	6863      	ldr	r3, [r4, #4]
 8008dac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008db0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db4:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8008db6:	2a05      	cmp	r2, #5
 8008db8:	f200 809a 	bhi.w	8008ef0 <R3_2_GetPhaseCurrents+0x160>
 8008dbc:	e8df f002 	tbb	[pc, r2]
 8008dc0:	041d1d10 	.word	0x041d1d10
 8008dc4:	1004      	.short	0x1004
 8008dc6:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008dc8:	6f83      	ldr	r3, [r0, #120]	@ 0x78

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8008dca:	4a4d      	ldr	r2, [pc, #308]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008dcc:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	db20      	blt.n	8008e14 <R3_2_GetPhaseCurrents+0x84>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8008dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dd6:	f2c0 8088 	blt.w	8008eea <R3_2_GetPhaseCurrents+0x15a>
 8008dda:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8008dde:	e01a      	b.n	8008e16 <R3_2_GetPhaseCurrents+0x86>
      case SECTOR_6:
      case SECTOR_1:
      {
        /* Current on Phase A is not accessible     */
        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8008de0:	6fc4      	ldr	r4, [r0, #124]	@ 0x7c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8008de2:	4b47      	ldr	r3, [pc, #284]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8008de4:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008de6:	429c      	cmp	r4, r3
 8008de8:	db2b      	blt.n	8008e42 <R3_2_GetPhaseCurrents+0xb2>
        {
          Iab->b = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8008dea:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8008dee:	db79      	blt.n	8008ee4 <R3_2_GetPhaseCurrents+0x154>
 8008df0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8008df4:	4614      	mov	r4, r2
 8008df6:	4615      	mov	r5, r2
 8008df8:	e027      	b.n	8008e4a <R3_2_GetPhaseCurrents+0xba>
      case SECTOR_2:
      case SECTOR_3:
      {
        /* Current on Phase B is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008dfa:	6f84      	ldr	r4, [r0, #120]	@ 0x78

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8008dfc:	4b40      	ldr	r3, [pc, #256]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8008dfe:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8008e00:	429c      	cmp	r4, r3
 8008e02:	db2f      	blt.n	8008e64 <R3_2_GetPhaseCurrents+0xd4>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8008e04:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8008e08:	db68      	blt.n	8008edc <R3_2_GetPhaseCurrents+0x14c>
 8008e0a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8008e0e:	461c      	mov	r4, r3
 8008e10:	469c      	mov	ip, r3
 8008e12:	e02b      	b.n	8008e6c <R3_2_GetPhaseCurrents+0xdc>
 8008e14:	4694      	mov	ip, r2
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008e16:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
        if (Aux < -INT16_MAX)
 8008e18:	4d39      	ldr	r5, [pc, #228]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
          Iab->a = -INT16_MAX;
 8008e1a:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8008e1e:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8008e20:	42aa      	cmp	r2, r5
 8008e22:	da31      	bge.n	8008e88 <R3_2_GetPhaseCurrents+0xf8>
          Iab->b = -INT16_MAX;
 8008e24:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008e26:	fa1f f38c 	uxth.w	r3, ip
 8008e2a:	f248 0201 	movw	r2, #32769	@ 0x8001
 8008e2e:	4413      	add	r3, r2
 8008e30:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8008e32:	f8a0 5056 	strh.w	r5, [r0, #86]	@ 0x56
    pHandle->_Super.Ia = Iab->a;
 8008e36:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
  }
}
 8008e3a:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008e3c:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58
}
 8008e40:	4770      	bx	lr
 8008e42:	461c      	mov	r4, r3
 8008e44:	f248 0201 	movw	r2, #32769	@ 0x8001
 8008e48:	461d      	mov	r5, r3
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008e4a:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
          Iab->b = -INT16_MAX;
 8008e4e:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008e50:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8008e52:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 8008e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e58:	db21      	blt.n	8008e9e <R3_2_GetPhaseCurrents+0x10e>
          Iab->a = INT16_MAX;
 8008e5a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8008e5e:	800b      	strh	r3, [r1, #0]
 8008e60:	469c      	mov	ip, r3
 8008e62:	e7e4      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
 8008e64:	461c      	mov	r4, r3
 8008e66:	46a4      	mov	ip, r4
 8008e68:	f248 0301 	movw	r3, #32769	@ 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008e6c:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
          Iab->a = -INT16_MAX;
 8008e70:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8008e74:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8008e76:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8008e78:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8008e7c:	db17      	blt.n	8008eae <R3_2_GetPhaseCurrents+0x11e>
          Iab->b = INT16_MAX;
 8008e7e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8008e82:	804a      	strh	r2, [r1, #2]
 8008e84:	4615      	mov	r5, r2
 8008e86:	e7d2      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
        else  if (Aux > INT16_MAX)
 8008e88:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8008e8c:	db20      	blt.n	8008ed0 <R3_2_GetPhaseCurrents+0x140>
          Iab->b = INT16_MAX;
 8008e8e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8008e92:	461a      	mov	r2, r3
 8008e94:	804b      	strh	r3, [r1, #2]
 8008e96:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008e98:	fa1f f38c 	uxth.w	r3, ip
 8008e9c:	e7c7      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
        else  if (Aux < -INT16_MAX)
 8008e9e:	4c18      	ldr	r4, [pc, #96]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
 8008ea0:	42a3      	cmp	r3, r4
 8008ea2:	da0f      	bge.n	8008ec4 <R3_2_GetPhaseCurrents+0x134>
          Iab->a = -INT16_MAX;
 8008ea4:	800c      	strh	r4, [r1, #0]
 8008ea6:	f248 0301 	movw	r3, #32769	@ 0x8001
 8008eaa:	46a4      	mov	ip, r4
 8008eac:	e7bf      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
        else  if (Aux < -INT16_MAX)
 8008eae:	4d14      	ldr	r5, [pc, #80]	@ (8008f00 <R3_2_GetPhaseCurrents+0x170>)
 8008eb0:	42aa      	cmp	r2, r5
 8008eb2:	da03      	bge.n	8008ebc <R3_2_GetPhaseCurrents+0x12c>
          Iab->b = -INT16_MAX;
 8008eb4:	804d      	strh	r5, [r1, #2]
 8008eb6:	f248 0201 	movw	r2, #32769	@ 0x8001
 8008eba:	e7b8      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
          Iab->b = (int16_t)Aux;
 8008ebc:	b215      	sxth	r5, r2
 8008ebe:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ec0:	b292      	uxth	r2, r2
 8008ec2:	e7b4      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
          Iab->a = (int16_t)Aux;
 8008ec4:	fa0f fc83 	sxth.w	ip, r3
 8008ec8:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	e7ae      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
          Iab->b = (int16_t)Aux;
 8008ed0:	b215      	sxth	r5, r2
 8008ed2:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ed4:	fa1f f38c 	uxth.w	r3, ip
 8008ed8:	b292      	uxth	r2, r2
 8008eda:	e7a8      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
          Iab->a = (int16_t)Aux;
 8008edc:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ee0:	b2a3      	uxth	r3, r4
 8008ee2:	e7c3      	b.n	8008e6c <R3_2_GetPhaseCurrents+0xdc>
          Iab->b = (int16_t)Aux;
 8008ee4:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ee6:	b2a2      	uxth	r2, r4
 8008ee8:	e7af      	b.n	8008e4a <R3_2_GetPhaseCurrents+0xba>
          Iab->a = (int16_t)Aux;
 8008eea:	fa0f fc83 	sxth.w	ip, r3
 8008eee:	e792      	b.n	8008e16 <R3_2_GetPhaseCurrents+0x86>
    pHandle->_Super.Ia = Iab->a;
 8008ef0:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8008ef4:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8008ef8:	880b      	ldrh	r3, [r1, #0]
 8008efa:	884a      	ldrh	r2, [r1, #2]
 8008efc:	e797      	b.n	8008e2e <R3_2_GetPhaseCurrents+0x9e>
 8008efe:	bf00      	nop
 8008f00:	ffff8001 	.word	0xffff8001

08008f04 <R3_2_SetADCSampPointPolarization>:
  *         And call the WriteTIMRegisters method.
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8008f04:	b410      	push	{r4}
  * @retval none
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f06:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8008f0a:	f890 4089 	ldrb.w	r4, [r0, #137]	@ 0x89
 8008f0e:	f880 4070 	strb.w	r4, [r0, #112]	@ 0x70
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8008f12:	f8b0 2084 	ldrh.w	r2, [r0, #132]	@ 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f16:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8008f18:	f8b0 4042 	ldrh.w	r4, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008f1c:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8008f1e:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8008f20:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8008f24:	f8b0 0046 	ldrh.w	r0, [r0, #70]	@ 0x46
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008f28:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8008f2a:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008f2c:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008f2e:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008f30:	4904      	ldr	r1, [pc, #16]	@ (8008f44 <R3_2_SetADCSampPointPolarization+0x40>)
 8008f32:	685b      	ldr	r3, [r3, #4]
}
 8008f34:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8008f38:	420b      	tst	r3, r1
}
 8008f3a:	bf14      	ite	ne
 8008f3c:	2001      	movne	r0, #1
 8008f3e:	2000      	moveq	r0, #0
 8008f40:	4770      	bx	lr
 8008f42:	bf00      	nop
 8008f44:	02000070 	.word	0x02000070

08008f48 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008f48:	b329      	cbz	r1, 8008f96 <R3_2_HFCurrentsPolarizationAB+0x4e>
{
 8008f4a:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f4c:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8008f50:	f890 4089 	ldrb.w	r4, [r0, #137]	@ 0x89
 8008f54:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008f56:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008f5a:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008f5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
    uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8008f5e:	6824      	ldr	r4, [r4, #0]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008f60:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008f62:	6853      	ldr	r3, [r2, #4]
 8008f64:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008f68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f6c:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008f6e:	f890 3088 	ldrb.w	r3, [r0, #136]	@ 0x88
 8008f72:	2b0f      	cmp	r3, #15
 8008f74:	d80b      	bhi.n	8008f8e <R3_2_HFCurrentsPolarizationAB+0x46>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008f76:	6f83      	ldr	r3, [r0, #120]	@ 0x78
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008f78:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
      pHandle-> PhaseAOffset += ADCDataReg1;
 8008f7a:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 8008f7c:	f890 3088 	ldrb.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008f80:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 8008f82:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 8008f84:	e9c0 421e 	strd	r4, r2, [r0, #120]	@ 0x78
      pHandle->PolarizationCounter++;
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	f880 3088 	strb.w	r3, [r0, #136]	@ 0x88
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8008f8e:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8008f90:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 8008f92:	600b      	str	r3, [r1, #0]
}
 8008f94:	4770      	bx	lr
 8008f96:	4770      	bx	lr

08008f98 <R3_2_HFCurrentsPolarizationC>:
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8008f98:	b319      	cbz	r1, 8008fe2 <R3_2_HFCurrentsPolarizationC+0x4a>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008f9a:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008f9e:	f890 c089 	ldrb.w	ip, [r0, #137]	@ 0x89
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008fa2:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008fa4:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 8008fa8:	b410      	push	{r4}
    uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8008faa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fac:	681c      	ldr	r4, [r3, #0]
 8008fae:	6853      	ldr	r3, [r2, #4]
 8008fb0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fb8:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8008fba:	f890 3088 	ldrb.w	r3, [r0, #136]	@ 0x88
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	d80a      	bhi.n	8008fd8 <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 8008fc2:	f890 3088 	ldrb.w	r3, [r0, #136]	@ 0x88
      pHandle-> PhaseCOffset += ADCDataReg2;
 8008fc6:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
      pHandle->PolarizationCounter++;
 8008fca:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 8008fcc:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 8008fce:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 8008fd0:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
      pHandle->PolarizationCounter++;
 8008fd4:	f880 3088 	strb.w	r3, [r0, #136]	@ 0x88
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 8008fd8:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 8008fda:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 8008fde:	600b      	str	r3, [r1, #0]
}
 8008fe0:	4770      	bx	lr
 8008fe2:	4770      	bx	lr

08008fe4 <R3_2_TurnOnLowSides>:
  * @retval none
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008fe4:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90

  pHandle->_Super.TurnOnLowSidesAction = true;
 8008fe8:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8008fec:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 8008fee:	f880 c071 	strb.w	ip, [r0, #113]	@ 0x71
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008ff2:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008ff4:	f06f 0001 	mvn.w	r0, #1
 8008ff8:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008ffa:	6353      	str	r3, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008ffc:	6393      	str	r3, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008ffe:	63d3      	str	r3, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8009000:	6913      	ldr	r3, [r2, #16]
 8009002:	07db      	lsls	r3, r3, #31
 8009004:	d5fc      	bpl.n	8009000 <R3_2_TurnOnLowSides+0x1c>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009006:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8009008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800900c:	6453      	str	r3, [r2, #68]	@ 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800900e:	f891 30c0 	ldrb.w	r3, [r1, #192]	@ 0xc0
 8009012:	2b02      	cmp	r3, #2
 8009014:	d000      	beq.n	8009018 <R3_2_TurnOnLowSides+0x34>
 8009016:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009018:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
{
 800901c:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800901e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009020:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009024:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009026:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800902a:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	@ 0xb0
 800902e:	6184      	str	r4, [r0, #24]
  else
  {
    /* Nothing to do */
  }
  return;
}
 8009030:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009034:	619a      	str	r2, [r3, #24]
 8009036:	4770      	bx	lr

08009038 <R3_2_SwitchOnPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009038:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800903c:	f8b0 2084 	ldrh.w	r2, [r0, #132]	@ 0x84
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009040:	688b      	ldr	r3, [r1, #8]
  pHandle->ADCRegularLocked = true;
 8009042:	f04f 0c01 	mov.w	ip, #1
{
 8009046:	b4f0      	push	{r4, r5, r6, r7}
  pHandle->ADCRegularLocked = true;
 8009048:	f880 c094 	strb.w	ip, [r0, #148]	@ 0x94
  pHandle->_Super.TurnOnLowSidesAction = false;
 800904c:	f04f 0c00 	mov.w	ip, #0
 8009050:	f880 c071 	strb.w	ip, [r0, #113]	@ 0x71
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 8009054:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009056:	6358      	str	r0, [r3, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 8009058:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 800905a:	6398      	str	r0, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800905c:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800905e:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009062:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009064:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8009066:	691a      	ldr	r2, [r3, #16]
 8009068:	07d2      	lsls	r2, r2, #31
 800906a:	d5fc      	bpl.n	8009066 <R3_2_SwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800906c:	f06f 0201 	mvn.w	r2, #1
 8009070:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8009072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009074:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009078:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800907a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800907c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009080:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 8009082:	f891 20c0 	ldrb.w	r2, [r1, #192]	@ 0xc0
 8009086:	2a02      	cmp	r2, #2
 8009088:	d008      	beq.n	800909c <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800908a:	f06f 0201 	mvn.w	r2, #1
 800908e:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009090:	68da      	ldr	r2, [r3, #12]
 8009092:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 8009096:	bcf0      	pop	{r4, r5, r6, r7}
 8009098:	60da      	str	r2, [r3, #12]
 800909a:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800909c:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800909e:	6a0f      	ldr	r7, [r1, #32]
 80090a0:	f8b1 c0ac 	ldrh.w	ip, [r1, #172]	@ 0xac
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80090a4:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 80090a6:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	@ 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80090aa:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 80090ac:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 80090b0:	f240 5255 	movw	r2, #1365	@ 0x555
 80090b4:	4210      	tst	r0, r2
 80090b6:	d004      	beq.n	80090c2 <R3_2_SwitchOnPWM+0x8a>
 80090b8:	f8c7 c018 	str.w	ip, [r7, #24]
 80090bc:	61ae      	str	r6, [r5, #24]
 80090be:	61a1      	str	r1, [r4, #24]
}
 80090c0:	e7e3      	b.n	800908a <R3_2_SwitchOnPWM+0x52>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 80090c2:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 80090c6:	62ae      	str	r6, [r5, #40]	@ 0x28
 80090c8:	62a1      	str	r1, [r4, #40]	@ 0x28
}
 80090ca:	e7de      	b.n	800908a <R3_2_SwitchOnPWM+0x52>

080090cc <R3_2_SwitchOffPWM>:
  * @retval none
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80090cc:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
 80090d0:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80090d2:	68d3      	ldr	r3, [r2, #12]
 80090d4:	f023 0301 	bic.w	r3, r3, #1
 80090d8:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80090da:	6c53      	ldr	r3, [r2, #68]	@ 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE(TIMx);

  pHandle->_Super.TurnOnLowSidesAction = false;
 80090dc:	f04f 0c00 	mov.w	ip, #0
 80090e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80090e4:	f880 c071 	strb.w	ip, [r0, #113]	@ 0x71
 80090e8:	6453      	str	r3, [r2, #68]	@ 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 80090ea:	f890 308c 	ldrb.w	r3, [r0, #140]	@ 0x8c
 80090ee:	b91b      	cbnz	r3, 80090f8 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80090f0:	f891 30c0 	ldrb.w	r3, [r1, #192]	@ 0xc0
 80090f4:	2b02      	cmp	r3, #2
 80090f6:	d00c      	beq.n	8009112 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80090f8:	f06f 0301 	mvn.w	r3, #1
 80090fc:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80090fe:	6913      	ldr	r3, [r2, #16]
 8009100:	07db      	lsls	r3, r3, #31
 8009102:	d5fc      	bpl.n	80090fe <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009104:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 8009108:	2300      	movs	r3, #0
 800910a:	6111      	str	r1, [r2, #16]
 800910c:	f880 3094 	strb.w	r3, [r0, #148]	@ 0x94
 8009110:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009112:	6a0b      	ldr	r3, [r1, #32]
{
 8009114:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009116:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 800911a:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800911c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800911e:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
 8009122:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009124:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8009126:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
 800912a:	6299      	str	r1, [r3, #40]	@ 0x28
 800912c:	f06f 0301 	mvn.w	r3, #1
 8009130:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8009132:	6913      	ldr	r3, [r2, #16]
 8009134:	07d9      	lsls	r1, r3, #31
 8009136:	d5fc      	bpl.n	8009132 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009138:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 800913c:	2300      	movs	r3, #0
 800913e:	6111      	str	r1, [r2, #16]
}
 8009140:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked = false;
 8009144:	f880 3094 	strb.w	r3, [r0, #148]	@ 0x94
}
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop

0800914c <R3_2_RLGetPhaseCurrents>:
  * @retval Ia and Ib current in ab_t format
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 800914c:	b321      	cbz	r1, 8009198 <R3_2_RLGetPhaseCurrents+0x4c>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800914e:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
{
 8009152:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009154:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009156:	6863      	ldr	r3, [r4, #4]
 8009158:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800915c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009160:	6063      	str	r3, [r4, #4]
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8009162:	f890 4070 	ldrb.w	r4, [r0, #112]	@ 0x70
 8009166:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 8009168:	480c      	ldr	r0, [pc, #48]	@ (800919c <R3_2_RLGetPhaseCurrents+0x50>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 800916a:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800916e:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8009170:	6824      	ldr	r4, [r4, #0]
      if (wAux < INT16_MAX)
 8009172:	f647 72ff 	movw	r2, #32767	@ 0x7fff
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)*pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]);
 8009176:	1b1b      	subs	r3, r3, r4
      if (wAux < INT16_MAX)
 8009178:	4293      	cmp	r3, r2
 800917a:	bfa8      	it	ge
 800917c:	4613      	movge	r3, r2
    pStator_Currents->a = (int16_t)wAux;
 800917e:	4283      	cmp	r3, r0
 8009180:	bfb8      	it	lt
 8009182:	4603      	movlt	r3, r0
 8009184:	b21b      	sxth	r3, r3
 8009186:	2200      	movs	r2, #0
 8009188:	f363 020f 	bfi	r2, r3, #0, #16
 800918c:	f363 421f 	bfi	r2, r3, #16, #16
    pStator_Currents->b = (int16_t)wAux;
  }
}
 8009190:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 8009194:	600a      	str	r2, [r1, #0]
}
 8009196:	4770      	bx	lr
 8009198:	4770      	bx	lr
 800919a:	bf00      	nop
 800919c:	ffff8001 	.word	0xffff8001

080091a0 <R3_2_RLTurnOnLowSides>:
  * @retval none
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091a0:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90

  pHandle->ADCRegularLocked = true;
 80091a4:	2301      	movs	r3, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091a6:	688a      	ldr	r2, [r1, #8]
{
 80091a8:	b410      	push	{r4}
  pHandle->ADCRegularLocked = true;
 80091aa:	f880 3094 	strb.w	r3, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 80091ae:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80091b0:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 80091b4:	6354      	str	r4, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80091b6:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80091b8:	6913      	ldr	r3, [r2, #16]
 80091ba:	07db      	lsls	r3, r3, #31
 80091bc:	d5fc      	bpl.n	80091b8 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80091be:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80091c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091c4:	6453      	str	r3, [r2, #68]	@ 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 80091c6:	f891 30c0 	ldrb.w	r3, [r1, #192]	@ 0xc0
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d10b      	bne.n	80091e6 <R3_2_RLTurnOnLowSides+0x46>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80091ce:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 80091d2:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80091d6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 80091d8:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 80091da:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 80091de:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	@ 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 80091e2:	6284      	str	r4, [r0, #40]	@ 0x28
 80091e4:	629a      	str	r2, [r3, #40]	@ 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 80091e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <R3_2_RLSwitchOnPWM>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 80091ec:	2800      	cmp	r0, #0
 80091ee:	d054      	beq.n	800929a <R3_2_RLSwitchOnPWM+0xae>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091f0:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 80091f4:	2201      	movs	r2, #1
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80091f6:	688b      	ldr	r3, [r1, #8]
{
 80091f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80091fc:	e9d1 5400 	ldrd	r5, r4, [r1]
    pHandle->ADCRegularLocked=true;
 8009200:	f880 2094 	strb.w	r2, [r0, #148]	@ 0x94
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009204:	f06f 0201 	mvn.w	r2, #1
 8009208:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800920a:	691a      	ldr	r2, [r3, #16]
 800920c:	07d6      	lsls	r6, r2, #31
 800920e:	d5fc      	bpl.n	800920a <R3_2_RLSwitchOnPWM+0x1e>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 8009210:	f8b0 2084 	ldrh.w	r2, [r0, #132]	@ 0x84
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009214:	f06f 0601 	mvn.w	r6, #1
 8009218:	611e      	str	r6, [r3, #16]
 800921a:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800921c:	2601      	movs	r6, #1
 800921e:	635e      	str	r6, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009220:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8009222:	691a      	ldr	r2, [r3, #16]
 8009224:	07d2      	lsls	r2, r2, #31
 8009226:	d5fc      	bpl.n	8009222 <R3_2_RLSwitchOnPWM+0x36>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009228:	68da      	ldr	r2, [r3, #12]
 800922a:	f042 0201 	orr.w	r2, r2, #1
 800922e:	60da      	str	r2, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8009230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009232:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009236:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8009238:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800923a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800923e:	645a      	str	r2, [r3, #68]	@ 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 8009240:	f891 20c0 	ldrb.w	r2, [r1, #192]	@ 0xc0
 8009244:	2a02      	cmp	r2, #2
 8009246:	d00f      	beq.n	8009268 <R3_2_RLSwitchOnPWM+0x7c>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 8009248:	2303      	movs	r3, #3
 800924a:	f880 3070 	strb.w	r3, [r0, #112]	@ 0x70
  MODIFY_REG(ADCx->CR,
 800924e:	68ab      	ldr	r3, [r5, #8]
 8009250:	4a12      	ldr	r2, [pc, #72]	@ (800929c <R3_2_RLSwitchOnPWM+0xb0>)
 8009252:	4013      	ands	r3, r2
 8009254:	f043 0308 	orr.w	r3, r3, #8
 8009258:	60ab      	str	r3, [r5, #8]
 800925a:	68a3      	ldr	r3, [r4, #8]
 800925c:	4013      	ands	r3, r2
 800925e:	f043 0308 	orr.w	r3, r3, #8
 8009262:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 8009264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 8009268:	6a1a      	ldr	r2, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800926a:	f8d1 e020 	ldr.w	lr, [r1, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800926e:	6a4f      	ldr	r7, [r1, #36]	@ 0x24
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009270:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009272:	f8b1 80ac 	ldrh.w	r8, [r1, #172]	@ 0xac
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 8009276:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	@ 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800927a:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800927e:	f240 5355 	movw	r3, #1365	@ 0x555
 8009282:	421a      	tst	r2, r3
  WRITE_REG(GPIOx->BSRR, PinMask);
 8009284:	bf15      	itete	ne
 8009286:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800928a:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 800928e:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8009292:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 8009296:	62b1      	str	r1, [r6, #40]	@ 0x28
}
 8009298:	e7d6      	b.n	8009248 <R3_2_RLSwitchOnPWM+0x5c>
 800929a:	4770      	bx	lr
 800929c:	7fffffc0 	.word	0x7fffffc0

080092a0 <R3_2_SetAOReferenceVoltage>:
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 80092a0:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 80092a4:	b510      	push	{r4, lr}
 80092a6:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 80092aa:	f101 0e08 	add.w	lr, r1, #8
 80092ae:	b082      	sub	sp, #8
  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 80092b0:	f85e 300c 	ldr.w	r3, [lr, ip]
 80092b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092b8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092bc:	4313      	orrs	r3, r2
 80092be:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 80092c2:	684a      	ldr	r2, [r1, #4]
 80092c4:	f000 0303 	and.w	r3, r0, #3
 80092c8:	4313      	orrs	r3, r2
 80092ca:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 80092cc:	680a      	ldr	r2, [r1, #0]
 80092ce:	f000 0010 	and.w	r0, r0, #16
 80092d2:	2301      	movs	r3, #1
 80092d4:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 80092d6:	ea33 0202 	bics.w	r2, r3, r2
 80092da:	d014      	beq.n	8009306 <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 80092dc:	4a14      	ldr	r2, [pc, #80]	@ (8009330 <R3_2_SetAOReferenceVoltage+0x90>)
 80092de:	4815      	ldr	r0, [pc, #84]	@ (8009334 <R3_2_SetAOReferenceVoltage+0x94>)
 80092e0:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 80092e2:	680c      	ldr	r4, [r1, #0]
 80092e4:	fba0 0202 	umull	r0, r2, r0, r2
 80092e8:	0cd2      	lsrs	r2, r2, #19
 80092ea:	4323      	orrs	r3, r4
 80092ec:	00d2      	lsls	r2, r2, #3
 80092ee:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 80092f0:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 80092f2:	9b00      	ldr	r3, [sp, #0]
 80092f4:	b12b      	cbz	r3, 8009302 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 80092f6:	9b00      	ldr	r3, [sp, #0]
 80092f8:	3b01      	subs	r3, #1
 80092fa:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 80092fc:	9b00      	ldr	r3, [sp, #0]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d1f9      	bne.n	80092f6 <R3_2_SetAOReferenceVoltage+0x56>
}
 8009302:	b002      	add	sp, #8
 8009304:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8009306:	4b0a      	ldr	r3, [pc, #40]	@ (8009330 <R3_2_SetAOReferenceVoltage+0x90>)
 8009308:	4a0a      	ldr	r2, [pc, #40]	@ (8009334 <R3_2_SetAOReferenceVoltage+0x94>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	fba2 2303 	umull	r2, r3, r2, r3
 8009310:	0cdb      	lsrs	r3, r3, #19
 8009312:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009316:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009318:	9b01      	ldr	r3, [sp, #4]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d0f1      	beq.n	8009302 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800931e:	9b01      	ldr	r3, [sp, #4]
 8009320:	3b01      	subs	r3, #1
 8009322:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009324:	9b01      	ldr	r3, [sp, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1f9      	bne.n	800931e <R3_2_SetAOReferenceVoltage+0x7e>
}
 800932a:	b002      	add	sp, #8
 800932c:	bd10      	pop	{r4, pc}
 800932e:	bf00      	nop
 8009330:	20000658 	.word	0x20000658
 8009334:	431bde83 	.word	0x431bde83

08009338 <R3_2_Init>:
  if (MC_NULL == pHandle)
 8009338:	2800      	cmp	r0, #0
 800933a:	f000 80f1 	beq.w	8009520 <R3_2_Init+0x1e8>
{
 800933e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8009342:	f8d0 4090 	ldr.w	r4, [r0, #144]	@ 0x90
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 8009346:	6827      	ldr	r7, [r4, #0]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 8009348:	6866      	ldr	r6, [r4, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800934a:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800934c:	68a5      	ldr	r5, [r4, #8]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800934e:	f8d4 b014 	ldr.w	fp, [r4, #20]
 8009352:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8009354:	e9d4 c00b 	ldrd	ip, r0, [r4, #44]	@ 0x2c
{
 8009358:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800935a:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800935e:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8009362:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8009364:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8009366:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8009368:	e9d4 1303 	ldrd	r1, r3, [r4, #12]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 800936c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800936e:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8009370:	e9d4 a906 	ldrd	sl, r9, [r4, #24]
 8009374:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8009376:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800937a:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800937c:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800937e:	f022 0220 	bic.w	r2, r2, #32
 8009382:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8009384:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8009386:	6872      	ldr	r2, [r6, #4]
 8009388:	f022 0204 	bic.w	r2, r2, #4
 800938c:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800938e:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8009392:	6872      	ldr	r2, [r6, #4]
 8009394:	f022 0220 	bic.w	r2, r2, #32
 8009398:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800939a:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 800939c:	4a86      	ldr	r2, [pc, #536]	@ (80095b8 <R3_2_Init+0x280>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800939e:	4887      	ldr	r0, [pc, #540]	@ (80095bc <R3_2_Init+0x284>)
 80093a0:	4295      	cmp	r5, r2
 80093a2:	6902      	ldr	r2, [r0, #16]
 80093a4:	bf0c      	ite	eq
 80093a6:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 80093aa:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 80093ae:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 80093b0:	b189      	cbz	r1, 80093d6 <R3_2_Init+0x9e>
        if (OPAMPParams->OPAMPx_1 != NULL)
 80093b2:	680a      	ldr	r2, [r1, #0]
 80093b4:	b11a      	cbz	r2, 80093be <R3_2_Init+0x86>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 80093b6:	6810      	ldr	r0, [r2, #0]
 80093b8:	f040 0001 	orr.w	r0, r0, #1
 80093bc:	6010      	str	r0, [r2, #0]
        if (OPAMPParams->OPAMPx_2 != NULL)
 80093be:	684a      	ldr	r2, [r1, #4]
 80093c0:	b11a      	cbz	r2, 80093ca <R3_2_Init+0x92>
 80093c2:	6810      	ldr	r0, [r2, #0]
 80093c4:	f040 0001 	orr.w	r0, r0, #1
 80093c8:	6010      	str	r0, [r2, #0]
        if (OPAMPParams->OPAMPx_3 != NULL)
 80093ca:	688a      	ldr	r2, [r1, #8]
 80093cc:	b11a      	cbz	r2, 80093d6 <R3_2_Init+0x9e>
 80093ce:	6811      	ldr	r1, [r2, #0]
 80093d0:	f041 0101 	orr.w	r1, r1, #1
 80093d4:	6011      	str	r1, [r2, #0]
      if (COMP_OCPAx != NULL)
 80093d6:	b1b3      	cbz	r3, 8009406 <R3_2_Init+0xce>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 80093d8:	f894 20c3 	ldrb.w	r2, [r4, #195]	@ 0xc3
 80093dc:	2a01      	cmp	r2, #1
 80093de:	d00a      	beq.n	80093f6 <R3_2_Init+0xbe>
 80093e0:	f1bc 0f00 	cmp.w	ip, #0
 80093e4:	d007      	beq.n	80093f6 <R3_2_Init+0xbe>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 80093e6:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 80093ea:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80093ec:	9303      	str	r3, [sp, #12]
 80093ee:	4661      	mov	r1, ip
 80093f0:	f7ff ff56 	bl	80092a0 <R3_2_SetAOReferenceVoltage>
 80093f4:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	f042 0201 	orr.w	r2, r2, #1
 80093fc:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009404:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 8009406:	f1bb 0f00 	cmp.w	fp, #0
 800940a:	d017      	beq.n	800943c <R3_2_Init+0x104>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800940c:	f894 30c4 	ldrb.w	r3, [r4, #196]	@ 0xc4
 8009410:	2b01      	cmp	r3, #1
 8009412:	d007      	beq.n	8009424 <R3_2_Init+0xec>
 8009414:	9b00      	ldr	r3, [sp, #0]
 8009416:	b12b      	cbz	r3, 8009424 <R3_2_Init+0xec>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 8009418:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 800941c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800941e:	4619      	mov	r1, r3
 8009420:	f7ff ff3e 	bl	80092a0 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8009424:	f8db 3000 	ldr.w	r3, [fp]
 8009428:	f043 0301 	orr.w	r3, r3, #1
 800942c:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009430:	f8db 3000 	ldr.w	r3, [fp]
 8009434:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009438:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 800943c:	f1ba 0f00 	cmp.w	sl, #0
 8009440:	d017      	beq.n	8009472 <R3_2_Init+0x13a>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 8009442:	f894 30c5 	ldrb.w	r3, [r4, #197]	@ 0xc5
 8009446:	2b01      	cmp	r3, #1
 8009448:	d007      	beq.n	800945a <R3_2_Init+0x122>
 800944a:	9b01      	ldr	r3, [sp, #4]
 800944c:	b12b      	cbz	r3, 800945a <R3_2_Init+0x122>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 800944e:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	@ 0xbc
 8009452:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8009454:	4619      	mov	r1, r3
 8009456:	f7ff ff23 	bl	80092a0 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800945a:	f8da 3000 	ldr.w	r3, [sl]
 800945e:	f043 0301 	orr.w	r3, r3, #1
 8009462:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8009466:	f8da 3000 	ldr.w	r3, [sl]
 800946a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800946e:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 8009472:	f1b9 0f00 	cmp.w	r9, #0
 8009476:	d017      	beq.n	80094a8 <R3_2_Init+0x170>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 8009478:	f894 30c6 	ldrb.w	r3, [r4, #198]	@ 0xc6
 800947c:	2b01      	cmp	r3, #1
 800947e:	d007      	beq.n	8009490 <R3_2_Init+0x158>
 8009480:	9b02      	ldr	r3, [sp, #8]
 8009482:	b12b      	cbz	r3, 8009490 <R3_2_Init+0x158>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 8009484:	f8b4 20be 	ldrh.w	r2, [r4, #190]	@ 0xbe
 8009488:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 800948a:	4619      	mov	r1, r3
 800948c:	f7ff ff08 	bl	80092a0 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8009490:	f8d9 3000 	ldr.w	r3, [r9]
 8009494:	f043 0301 	orr.w	r3, r3, #1
 8009498:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800949c:	f8d9 3000 	ldr.w	r3, [r9]
 80094a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80094a4:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	07da      	lsls	r2, r3, #31
 80094ac:	d53d      	bpl.n	800952a <R3_2_Init+0x1f2>
 80094ae:	68b3      	ldr	r3, [r6, #8]
 80094b0:	07db      	lsls	r3, r3, #31
 80094b2:	d536      	bpl.n	8009522 <R3_2_Init+0x1ea>
  volatile uint32_t Brk2Timeout = 1000;
 80094b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80094b8:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80094ba:	682b      	ldr	r3, [r5, #0]
 80094bc:	f023 0301 	bic.w	r3, r3, #1
 80094c0:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80094c2:	686b      	ldr	r3, [r5, #4]
 80094c4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80094c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094cc:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80094ce:	69ab      	ldr	r3, [r5, #24]
 80094d0:	f043 0308 	orr.w	r3, r3, #8
 80094d4:	61ab      	str	r3, [r5, #24]
 80094d6:	69ab      	ldr	r3, [r5, #24]
 80094d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80094dc:	61ab      	str	r3, [r5, #24]
 80094de:	69eb      	ldr	r3, [r5, #28]
 80094e0:	f043 0308 	orr.w	r3, r3, #8
 80094e4:	61eb      	str	r3, [r5, #28]
 80094e6:	69eb      	ldr	r3, [r5, #28]
 80094e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80094ec:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80094ee:	696b      	ldr	r3, [r5, #20]
 80094f0:	f043 0301 	orr.w	r3, r3, #1
 80094f4:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 80094f6:	f894 30c7 	ldrb.w	r3, [r4, #199]	@ 0xc7
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d022      	beq.n	8009544 <R3_2_Init+0x20c>
    if (M1 == pHandle->_Super.Motor)
 80094fe:	f898 306e 	ldrb.w	r3, [r8, #110]	@ 0x6e
 8009502:	bb3b      	cbnz	r3, 8009554 <R3_2_Init+0x21c>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 8009504:	f894 30c1 	ldrb.w	r3, [r4, #193]	@ 0xc1
 8009508:	2b01      	cmp	r3, #1
 800950a:	d01f      	beq.n	800954c <R3_2_Init+0x214>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800950c:	2b03      	cmp	r3, #3
 800950e:	d121      	bne.n	8009554 <R3_2_Init+0x21c>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8009510:	2201      	movs	r2, #1
 8009512:	632a      	str	r2, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009514:	696a      	ldr	r2, [r5, #20]
 8009516:	f042 0201 	orr.w	r2, r2, #1
 800951a:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800951c:	632b      	str	r3, [r5, #48]	@ 0x30
}
 800951e:	e019      	b.n	8009554 <R3_2_Init+0x21c>
 8009520:	4770      	bx	lr
        R3_2_ADCxInit(ADCx_2);
 8009522:	4630      	mov	r0, r6
 8009524:	f7ff fbda 	bl	8008cdc <R3_2_ADCxInit>
 8009528:	e7c4      	b.n	80094b4 <R3_2_Init+0x17c>
        R3_2_ADCxInit(ADCx_1);
 800952a:	4638      	mov	r0, r7
 800952c:	f7ff fbd6 	bl	8008cdc <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8009530:	2340      	movs	r3, #64	@ 0x40
 8009532:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800953a:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800953c:	68b3      	ldr	r3, [r6, #8]
 800953e:	07db      	lsls	r3, r3, #31
 8009540:	d4b8      	bmi.n	80094b4 <R3_2_Init+0x17c>
 8009542:	e7ee      	b.n	8009522 <R3_2_Init+0x1ea>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 8009544:	f894 30c8 	ldrb.w	r3, [r4, #200]	@ 0xc8
 8009548:	2b01      	cmp	r3, #1
 800954a:	d02a      	beq.n	80095a2 <R3_2_Init+0x26a>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800954c:	f8b8 3084 	ldrh.w	r3, [r8, #132]	@ 0x84
 8009550:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8009552:	626b      	str	r3, [r5, #36]	@ 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8009554:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 8009558:	612b      	str	r3, [r5, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 800955a:	f894 30c2 	ldrb.w	r3, [r4, #194]	@ 0xc2
 800955e:	b19b      	cbz	r3, 8009588 <R3_2_Init+0x250>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8009560:	692b      	ldr	r3, [r5, #16]
    while ((Brk2Timeout != 0u) && (1U == result))
 8009562:	9a05      	ldr	r2, [sp, #20]
 8009564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009568:	b172      	cbz	r2, 8009588 <R3_2_Init+0x250>
 800956a:	b16b      	cbz	r3, 8009588 <R3_2_Init+0x250>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800956c:	f46f 7180 	mvn.w	r1, #256	@ 0x100
 8009570:	e000      	b.n	8009574 <R3_2_Init+0x23c>
 8009572:	b14b      	cbz	r3, 8009588 <R3_2_Init+0x250>
 8009574:	6129      	str	r1, [r5, #16]
      Brk2Timeout--;
 8009576:	9b05      	ldr	r3, [sp, #20]
 8009578:	3b01      	subs	r3, #1
 800957a:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800957c:	692b      	ldr	r3, [r5, #16]
    while ((Brk2Timeout != 0u) && (1U == result))
 800957e:	9a05      	ldr	r2, [sp, #20]
 8009580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009584:	2a00      	cmp	r2, #0
 8009586:	d1f4      	bne.n	8009572 <R3_2_Init+0x23a>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8009588:	68eb      	ldr	r3, [r5, #12]
 800958a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800958e:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 8009590:	6a2b      	ldr	r3, [r5, #32]
 8009592:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8009596:	f043 0305 	orr.w	r3, r3, #5
 800959a:	622b      	str	r3, [r5, #32]
}
 800959c:	b007      	add	sp, #28
 800959e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (3U == pHandle->pParams_str->RepetitionCounter)
 80095a2:	f894 20c1 	ldrb.w	r2, [r4, #193]	@ 0xc1
 80095a6:	2a03      	cmp	r2, #3
 80095a8:	d1d0      	bne.n	800954c <R3_2_Init+0x214>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80095aa:	632b      	str	r3, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80095ac:	696b      	ldr	r3, [r5, #20]
 80095ae:	f043 0301 	orr.w	r3, r3, #1
 80095b2:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80095b4:	632a      	str	r2, [r5, #48]	@ 0x30
}
 80095b6:	e7c9      	b.n	800954c <R3_2_Init+0x214>
 80095b8:	40012c00 	.word	0x40012c00
 80095bc:	e0042000 	.word	0xe0042000

080095c0 <R3_2_SetOffsetCalib>:
{
 80095c0:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80095c2:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80095c6:	680b      	ldr	r3, [r1, #0]
 80095c8:	6783      	str	r3, [r0, #120]	@ 0x78
  pHdl->offsetCalibStatus = true;
 80095ca:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 80095cc:	e9c0 421f 	strd	r4, r2, [r0, #124]	@ 0x7c
  pHdl->offsetCalibStatus = true;
 80095d0:	f880 3074 	strb.w	r3, [r0, #116]	@ 0x74
}
 80095d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop

080095dc <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 80095dc:	e9d0 231f 	ldrd	r2, r3, [r0, #124]	@ 0x7c
 80095e0:	6f80      	ldr	r0, [r0, #120]	@ 0x78
 80095e2:	608b      	str	r3, [r1, #8]
 80095e4:	e9c1 0200 	strd	r0, r2, [r1]
}
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop

080095ec <R3_2_CurrentReadingPolarization>:
{
 80095ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80095ee:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80095f2:	e9d3 7600 	ldrd	r7, r6, [r3]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80095f6:	689d      	ldr	r5, [r3, #8]
  if (true == pHandle->_Super.offsetCalibStatus)
 80095f8:	f890 3074 	ldrb.w	r3, [r0, #116]	@ 0x74
{
 80095fc:	b083      	sub	sp, #12
 80095fe:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 8009600:	b1ab      	cbz	r3, 800962e <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	4a50      	ldr	r2, [pc, #320]	@ (8009748 <R3_2_CurrentReadingPolarization+0x15c>)
 8009606:	4013      	ands	r3, r2
 8009608:	f043 0308 	orr.w	r3, r3, #8
 800960c:	60bb      	str	r3, [r7, #8]
 800960e:	68b3      	ldr	r3, [r6, #8]
 8009610:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009612:	2180      	movs	r1, #128	@ 0x80
 8009614:	f043 0308 	orr.w	r3, r3, #8
 8009618:	60b3      	str	r3, [r6, #8]
 800961a:	f8a0 1086 	strh.w	r1, [r0, #134]	@ 0x86
  pHandle->_Super.Sector = SECTOR_5;
 800961e:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 8009620:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 8009622:	f884 2070 	strb.w	r2, [r4, #112]	@ 0x70
  pHandle->BrakeActionLock = false;
 8009626:	f884 308c 	strb.w	r3, [r4, #140]	@ 0x8c
}
 800962a:	b003      	add	sp, #12
 800962c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800962e:	6842      	ldr	r2, [r0, #4]
 8009630:	9200      	str	r2, [sp, #0]
    pHandle->PhaseAOffset = 0U;
 8009632:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 8009636:	6982      	ldr	r2, [r0, #24]
 8009638:	9201      	str	r2, [sp, #4]
    pHandle->PolarizationCounter = 0U;
 800963a:	f880 3088 	strb.w	r3, [r0, #136]	@ 0x88
    pHandle->PhaseCOffset = 0U;
 800963e:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  CLEAR_BIT(TIMx->CCER, Channels);
 8009642:	6a2b      	ldr	r3, [r5, #32]
 8009644:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 8009648:	f023 0305 	bic.w	r3, r3, #5
 800964c:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 800964e:	2304      	movs	r3, #4
 8009650:	f880 3089 	strb.w	r3, [r0, #137]	@ 0x89
  pHandle->_Super.Sector = SECTOR_5;   
 8009654:	f880 3070 	strb.w	r3, [r0, #112]	@ 0x70
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8009658:	4b3c      	ldr	r3, [pc, #240]	@ (800974c <R3_2_CurrentReadingPolarization+0x160>)
 800965a:	6043      	str	r3, [r0, #4]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800965c:	4b3c      	ldr	r3, [pc, #240]	@ (8009750 <R3_2_CurrentReadingPolarization+0x164>)
 800965e:	6183      	str	r3, [r0, #24]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009660:	2380      	movs	r3, #128	@ 0x80
 8009662:	f8a0 3086 	strh.w	r3, [r0, #134]	@ 0x86
    R3_2_SwitchOnPWM(&pHandle->_Super);
 8009666:	f7ff fce7 	bl	8009038 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800966a:	4a3a      	ldr	r2, [pc, #232]	@ (8009754 <R3_2_CurrentReadingPolarization+0x168>)
 800966c:	686b      	ldr	r3, [r5, #4]
 800966e:	4013      	ands	r3, r2
 8009670:	2b70      	cmp	r3, #112	@ 0x70
 8009672:	d1fb      	bne.n	800966c <R3_2_CurrentReadingPolarization+0x80>
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	4a34      	ldr	r2, [pc, #208]	@ (8009748 <R3_2_CurrentReadingPolarization+0x15c>)
 8009678:	4013      	ands	r3, r2
 800967a:	f043 0308 	orr.w	r3, r3, #8
 800967e:	60bb      	str	r3, [r7, #8]
 8009680:	68b3      	ldr	r3, [r6, #8]
 8009682:	4013      	ands	r3, r2
 8009684:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 8009688:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800968c:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800968e:	f104 0788 	add.w	r7, r4, #136	@ 0x88
 8009692:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 8009696:	f892 20c1 	ldrb.w	r2, [r2, #193]	@ 0xc1
 800969a:	4631      	mov	r1, r6
 800969c:	463b      	mov	r3, r7
 800969e:	4628      	mov	r0, r5
 80096a0:	f7ff fafe 	bl	8008ca0 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80096a4:	4620      	mov	r0, r4
 80096a6:	f7ff fd11 	bl	80090cc <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 80096aa:	2300      	movs	r3, #0
 80096ac:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
  pHandle->PolarizationSector=SECTOR_1;
 80096b0:	f884 3089 	strb.w	r3, [r4, #137]	@ 0x89
  pHandle->_Super.Sector = SECTOR_1;   
 80096b4:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 80096b8:	4b27      	ldr	r3, [pc, #156]	@ (8009758 <R3_2_CurrentReadingPolarization+0x16c>)
 80096ba:	6063      	str	r3, [r4, #4]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 80096bc:	4620      	mov	r0, r4
 80096be:	f7ff fcbb 	bl	8009038 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 80096c2:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
    waitForPolarizationEnd(TIMx,
 80096c6:	463b      	mov	r3, r7
 80096c8:	f892 20c1 	ldrb.w	r2, [r2, #193]	@ 0xc1
 80096cc:	4631      	mov	r1, r6
 80096ce:	4628      	mov	r0, r5
 80096d0:	f7ff fae6 	bl	8008ca0 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 80096d4:	4620      	mov	r0, r4
 80096d6:	f7ff fcf9 	bl	80090cc <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80096da:	e9d4 121e 	ldrd	r1, r2, [r4, #120]	@ 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 80096de:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 80096e2:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 80096e4:	0912      	lsrs	r2, r2, #4
 80096e6:	e9c4 121e 	strd	r1, r2, [r4, #120]	@ 0x78
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 80096ea:	091b      	lsrs	r3, r3, #4
 80096ec:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 80096f0:	9900      	ldr	r1, [sp, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 80096f2:	9a01      	ldr	r2, [sp, #4]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80096f4:	69ab      	ldr	r3, [r5, #24]
 80096f6:	61a2      	str	r2, [r4, #24]
 80096f8:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 80096fc:	2001      	movs	r0, #1
 80096fe:	f884 0074 	strb.w	r0, [r4, #116]	@ 0x74
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 8009702:	6061      	str	r1, [r4, #4]
 8009704:	61ab      	str	r3, [r5, #24]
 8009706:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8009708:	f8b4 3084 	ldrh.w	r3, [r4, #132]	@ 0x84
 800970c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009710:	61aa      	str	r2, [r5, #24]
 8009712:	69ea      	ldr	r2, [r5, #28]
 8009714:	f022 0208 	bic.w	r2, r2, #8
 8009718:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800971a:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800971c:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800971e:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8009720:	69ab      	ldr	r3, [r5, #24]
 8009722:	f043 0308 	orr.w	r3, r3, #8
 8009726:	61ab      	str	r3, [r5, #24]
 8009728:	69ab      	ldr	r3, [r5, #24]
 800972a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800972e:	61ab      	str	r3, [r5, #24]
 8009730:	69eb      	ldr	r3, [r5, #28]
 8009732:	f043 0308 	orr.w	r3, r3, #8
 8009736:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009738:	6a2b      	ldr	r3, [r5, #32]
 800973a:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 800973e:	f043 0305 	orr.w	r3, r3, #5
 8009742:	622b      	str	r3, [r5, #32]
}
 8009744:	e76b      	b.n	800961e <R3_2_CurrentReadingPolarization+0x32>
 8009746:	bf00      	nop
 8009748:	7fffffc0 	.word	0x7fffffc0
 800974c:	08008f49 	.word	0x08008f49
 8009750:	08008f05 	.word	0x08008f05
 8009754:	02000070 	.word	0x02000070
 8009758:	08008f99 	.word	0x08008f99

0800975c <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 800975c:	2800      	cmp	r0, #0
 800975e:	d03b      	beq.n	80097d8 <R3_2_SetADCSampPointSectX+0x7c>
{
 8009760:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 8009762:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 8009766:	f8b0 e084 	ldrh.w	lr, [r0, #132]	@ 0x84
 800976a:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
 800976e:	ebae 0203 	sub.w	r2, lr, r3
 8009772:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	@ 0xb2
 8009776:	b292      	uxth	r2, r2
 8009778:	42a2      	cmp	r2, r4
 800977a:	d917      	bls.n	80097ac <R3_2_SetADCSampPointSectX+0x50>
      pHandle->_Super.Sector = SECTOR_5;
 800977c:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800977e:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 8009782:	f880 2070 	strb.w	r2, [r0, #112]	@ 0x70
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 8009786:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009788:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800978a:	f8b0 5042 	ldrh.w	r5, [r0, #66]	@ 0x42
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800978e:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8009792:	f8b0 1046 	ldrh.w	r1, [r0, #70]	@ 0x46
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009796:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009798:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800979a:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800979c:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800979e:	6852      	ldr	r2, [r2, #4]
 80097a0:	4b10      	ldr	r3, [pc, #64]	@ (80097e4 <R3_2_SetADCSampPointSectX+0x88>)
 80097a2:	421a      	tst	r2, r3
 80097a4:	bf14      	ite	ne
 80097a6:	2001      	movne	r0, #1
 80097a8:	2000      	moveq	r0, #0
}
 80097aa:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 80097ac:	f8b0 c04c 	ldrh.w	ip, [r0, #76]	@ 0x4c
 80097b0:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 80097b4:	fa1f fc8c 	uxth.w	ip, ip
 80097b8:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 80097bc:	d80d      	bhi.n	80097da <R3_2_SetADCSampPointSectX+0x7e>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 80097be:	4423      	add	r3, r4
 80097c0:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 80097c2:	459e      	cmp	lr, r3
 80097c4:	d8e0      	bhi.n	8009788 <R3_2_SetADCSampPointSectX+0x2c>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 80097c6:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 80097c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 80097cc:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 80097d0:	f8a0 2086 	strh.w	r2, [r0, #134]	@ 0x86
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 80097d4:	b29b      	uxth	r3, r3
 80097d6:	e7d7      	b.n	8009788 <R3_2_SetADCSampPointSectX+0x2c>
}
 80097d8:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 80097da:	f8b1 20b6 	ldrh.w	r2, [r1, #182]	@ 0xb6
 80097de:	1a9b      	subs	r3, r3, r2
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	e7d1      	b.n	8009788 <R3_2_SetADCSampPointSectX+0x2c>
 80097e4:	02000070 	.word	0x02000070

080097e8 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 80097e8:	4602      	mov	r2, r0
 80097ea:	2800      	cmp	r0, #0
 80097ec:	d03d      	beq.n	800986a <R3_2_TIMx_UP_IRQHandler+0x82>
{
 80097ee:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80097f0:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80097f4:	f892 c070 	ldrb.w	ip, [r2, #112]	@ 0x70
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80097f8:	68cc      	ldr	r4, [r1, #12]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80097fa:	688d      	ldr	r5, [r1, #8]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 80097fc:	e9d1 0e00 	ldrd	r0, lr, [r1]
    if (OPAMPParams != NULL)
 8009800:	b384      	cbz	r4, 8009864 <R3_2_TIMx_UP_IRQHandler+0x7c>
      while (ADCx_1->JSQR != 0x0u)
 8009802:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1fc      	bne.n	8009802 <R3_2_TIMx_UP_IRQHandler+0x1a>
      operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8009808:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 800980c:	fa0f fc8c 	sxth.w	ip, ip
 8009810:	68df      	ldr	r7, [r3, #12]
      if (operationAmp != NULL)
 8009812:	b12f      	cbz	r7, 8009820 <R3_2_TIMx_UP_IRQHandler+0x38>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8009814:	683c      	ldr	r4, [r7, #0]
 8009816:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
 8009818:	f424 7486 	bic.w	r4, r4, #268	@ 0x10c
 800981c:	4334      	orrs	r4, r6
 800981e:	603c      	str	r4, [r7, #0]
      operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 8009820:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
      if (operationAmp != NULL)
 8009822:	b12c      	cbz	r4, 8009830 <R3_2_TIMx_UP_IRQHandler+0x48>
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 8009824:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 800982c:	433b      	orrs	r3, r7
 800982e:	6023      	str	r3, [r4, #0]
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8009830:	eb01 018c 	add.w	r1, r1, ip, lsl #2
 8009834:	f8b2 3086 	ldrh.w	r3, [r2, #134]	@ 0x86
 8009838:	6fcc      	ldr	r4, [r1, #124]	@ 0x7c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800983a:	f8d1 7094 	ldr.w	r7, [r1, #148]	@ 0x94
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800983e:	431c      	orrs	r4, r3
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8009840:	433b      	orrs	r3, r7
    ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8009842:	64c4      	str	r4, [r0, #76]	@ 0x4c
    ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8009844:	f8ce 304c 	str.w	r3, [lr, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009848:	686b      	ldr	r3, [r5, #4]
 800984a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800984e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8009852:	2180      	movs	r1, #128	@ 0x80
 8009854:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8009858:	606b      	str	r3, [r5, #4]
    tempPointer = &(pHandle->_Super.Motor);
 800985a:	f102 006e 	add.w	r0, r2, #110	@ 0x6e
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800985e:	f8a2 1086 	strh.w	r1, [r2, #134]	@ 0x86
}
 8009862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009864:	fa0f fc8c 	sxth.w	ip, ip
 8009868:	e7e2      	b.n	8009830 <R3_2_TIMx_UP_IRQHandler+0x48>
 800986a:	4770      	bx	lr

0800986c <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 800986c:	b168      	cbz	r0, 800988a <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 800986e:	f890 308c 	ldrb.w	r3, [r0, #140]	@ 0x8c
 8009872:	b92b      	cbnz	r3, 8009880 <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009874:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8009878:	f893 20c0 	ldrb.w	r2, [r3, #192]	@ 0xc0
 800987c:	2a02      	cmp	r2, #2
 800987e:	d005      	beq.n	800988c <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 8009880:	2301      	movs	r3, #1
 8009882:	f880 308a 	strb.w	r3, [r0, #138]	@ 0x8a
    tempPointer = &(pHandle->_Super.Motor);
 8009886:	306e      	adds	r0, #110	@ 0x6e
 8009888:	4770      	bx	lr
}
 800988a:	4770      	bx	lr
{
 800988c:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800988e:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 8009892:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	@ 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 8009896:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 8009898:	62a5      	str	r5, [r4, #40]	@ 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800989a:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	@ 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800989e:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 80098a2:	628c      	str	r4, [r1, #40]	@ 0x28
 80098a4:	6293      	str	r3, [r2, #40]	@ 0x28
    pHandle->OverCurrentFlag = true;
 80098a6:	2301      	movs	r3, #1
 80098a8:	f880 308a 	strb.w	r3, [r0, #138]	@ 0x8a
}
 80098ac:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 80098ae:	306e      	adds	r0, #110	@ 0x6e
}
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop

080098b4 <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 80098b4:	4603      	mov	r3, r0
 80098b6:	b160      	cbz	r0, 80098d2 <R3_2_BRK_IRQHandler+0x1e>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80098b8:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
 80098bc:	6891      	ldr	r1, [r2, #8]
 80098be:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
    pHandle->OverVoltageFlag = true;
 80098c0:	f240 1c01 	movw	ip, #257	@ 0x101
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80098c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80098c8:	644a      	str	r2, [r1, #68]	@ 0x44
    tempPointer = &(pHandle->_Super.Motor);
 80098ca:	306e      	adds	r0, #110	@ 0x6e
    pHandle->OverVoltageFlag = true;
 80098cc:	f8a3 c08b 	strh.w	ip, [r3, #139]	@ 0x8b
    tempPointer = &(pHandle->_Super.Motor);
 80098d0:	4770      	bx	lr
}
 80098d2:	4770      	bx	lr

080098d4 <R3_2_IsOverCurrentOccurred>:
{
 80098d4:	4603      	mov	r3, r0
  if (true == pHandle->OverVoltageFlag)
 80098d6:	f890 008b 	ldrb.w	r0, [r0, #139]	@ 0x8b
 80098da:	b160      	cbz	r0, 80098f6 <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
 80098e2:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 80098e4:	2002      	movs	r0, #2
  if (true == pHandle->OverCurrentFlag)
 80098e6:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 80098ea:	b11a      	cbz	r2, 80098f4 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
    retVal |= MC_BREAK_IN;
 80098f2:	4608      	mov	r0, r1
}
 80098f4:	4770      	bx	lr
 80098f6:	2140      	movs	r1, #64	@ 0x40
 80098f8:	e7f5      	b.n	80098e6 <R3_2_IsOverCurrentOccurred+0x12>
 80098fa:	bf00      	nop

080098fc <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 80098fc:	f890 1073 	ldrb.w	r1, [r0, #115]	@ 0x73
{
 8009900:	b430      	push	{r4, r5}
  if (false == pHandle->_Super.RLDetectionMode)
 8009902:	2900      	cmp	r1, #0
 8009904:	d13d      	bne.n	8009982 <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009906:	f8d0 5090 	ldr.w	r5, [r0, #144]	@ 0x90
 800990a:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800990c:	699a      	ldr	r2, [r3, #24]
 800990e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009912:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8009916:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800991a:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800991c:	6a1a      	ldr	r2, [r3, #32]
 800991e:	f042 0201 	orr.w	r2, r2, #1
 8009922:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009924:	6a1a      	ldr	r2, [r3, #32]
 8009926:	f022 0204 	bic.w	r2, r2, #4
 800992a:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800992c:	6359      	str	r1, [r3, #52]	@ 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 800992e:	f895 20c0 	ldrb.w	r2, [r5, #192]	@ 0xc0
 8009932:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8009934:	f103 0418 	add.w	r4, r3, #24
 8009938:	d030      	beq.n	800999c <R3_2_RLDetectionModeEnable+0xa0>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 800993a:	2a02      	cmp	r2, #2
 800993c:	d10f      	bne.n	800995e <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800993e:	699a      	ldr	r2, [r3, #24]
 8009940:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009944:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009948:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800994c:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800994e:	6a1a      	ldr	r2, [r3, #32]
 8009950:	f042 0210 	orr.w	r2, r2, #16
 8009954:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009956:	6a1a      	ldr	r2, [r3, #32]
 8009958:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800995c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800995e:	6862      	ldr	r2, [r4, #4]
 8009960:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009964:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8009968:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800996c:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800996e:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 8009970:	6fc1      	ldr	r1, [r0, #124]	@ 0x7c
 8009972:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009976:	621a      	str	r2, [r3, #32]
 8009978:	6a1a      	ldr	r2, [r3, #32]
 800997a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800997e:	621a      	str	r2, [r3, #32]
 8009980:	6781      	str	r1, [r0, #120]	@ 0x78
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8009982:	4b0f      	ldr	r3, [pc, #60]	@ (80099c0 <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 8009984:	490f      	ldr	r1, [pc, #60]	@ (80099c4 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009986:	4a10      	ldr	r2, [pc, #64]	@ (80099c8 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8009988:	4c10      	ldr	r4, [pc, #64]	@ (80099cc <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800998a:	6143      	str	r3, [r0, #20]
  pHandle->_Super.RLDetectionMode = true;
 800998c:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800998e:	6044      	str	r4, [r0, #4]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009990:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8009994:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8009996:	f880 3073 	strb.w	r3, [r0, #115]	@ 0x73
}
 800999a:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800999c:	699a      	ldr	r2, [r3, #24]
 800999e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80099a2:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80099a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80099aa:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 80099ac:	6a1a      	ldr	r2, [r3, #32]
 80099ae:	f022 0210 	bic.w	r2, r2, #16
 80099b2:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 80099b4:	6a1a      	ldr	r2, [r3, #32]
 80099b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099ba:	621a      	str	r2, [r3, #32]
}
 80099bc:	e7cf      	b.n	800995e <R3_2_RLDetectionModeEnable+0x62>
 80099be:	bf00      	nop
 80099c0:	080091a1 	.word	0x080091a1
 80099c4:	080091ed 	.word	0x080091ed
 80099c8:	080090cd 	.word	0x080090cd
 80099cc:	0800914d 	.word	0x0800914d

080099d0 <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 80099d0:	f890 3073 	ldrb.w	r3, [r0, #115]	@ 0x73
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d03d      	beq.n	8009a54 <R3_2_RLDetectionModeDisable+0x84>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80099d8:	f8d0 1090 	ldr.w	r1, [r0, #144]	@ 0x90
 80099dc:	688b      	ldr	r3, [r1, #8]
{
 80099de:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80099e0:	699a      	ldr	r2, [r3, #24]
 80099e2:	4c41      	ldr	r4, [pc, #260]	@ (8009ae8 <R3_2_RLDetectionModeDisable+0x118>)
 80099e4:	4022      	ands	r2, r4
 80099e6:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80099ea:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80099ec:	6a1a      	ldr	r2, [r3, #32]
 80099ee:	f042 0201 	orr.w	r2, r2, #1
 80099f2:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 80099f4:	f891 10c0 	ldrb.w	r1, [r1, #192]	@ 0xc0
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80099f8:	f8b0 2084 	ldrh.w	r2, [r0, #132]	@ 0x84
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 80099fc:	2901      	cmp	r1, #1
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 80099fe:	ea4f 0252 	mov.w	r2, r2, lsr #1
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 8009a02:	d028      	beq.n	8009a56 <R3_2_RLDetectionModeDisable+0x86>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 8009a04:	2902      	cmp	r1, #2
 8009a06:	d04a      	beq.n	8009a9e <R3_2_RLDetectionModeDisable+0xce>
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009a08:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009a0a:	6999      	ldr	r1, [r3, #24]
 8009a0c:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8009a10:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8009a14:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8009a18:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009a1a:	6a19      	ldr	r1, [r3, #32]
 8009a1c:	f041 0110 	orr.w	r1, r1, #16
 8009a20:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009a22:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009a24:	69d9      	ldr	r1, [r3, #28]
 8009a26:	4021      	ands	r1, r4
 8009a28:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8009a2c:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009a2e:	6a19      	ldr	r1, [r3, #32]
 8009a30:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8009a34:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009a36:	492d      	ldr	r1, [pc, #180]	@ (8009aec <R3_2_RLDetectionModeDisable+0x11c>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009a38:	63da      	str	r2, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009a3a:	4a2d      	ldr	r2, [pc, #180]	@ (8009af0 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8009a3c:	6041      	str	r1, [r0, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8009a3e:	492d      	ldr	r1, [pc, #180]	@ (8009af4 <R3_2_RLDetectionModeDisable+0x124>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8009a40:	4c2d      	ldr	r4, [pc, #180]	@ (8009af8 <R3_2_RLDetectionModeDisable+0x128>)
 8009a42:	6144      	str	r4, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 8009a44:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8009a46:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8009a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8009a4e:	f880 3073 	strb.w	r3, [r0, #115]	@ 0x73
}
 8009a52:	4770      	bx	lr
 8009a54:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 8009a56:	6a19      	ldr	r1, [r3, #32]
 8009a58:	f041 0104 	orr.w	r1, r1, #4
 8009a5c:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009a5e:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009a60:	6999      	ldr	r1, [r3, #24]
 8009a62:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8009a66:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8009a6a:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8009a6e:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009a70:	6a19      	ldr	r1, [r3, #32]
 8009a72:	f041 0110 	orr.w	r1, r1, #16
 8009a76:	6219      	str	r1, [r3, #32]
 8009a78:	6a19      	ldr	r1, [r3, #32]
 8009a7a:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8009a7e:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009a80:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009a82:	69d9      	ldr	r1, [r3, #28]
 8009a84:	4021      	ands	r1, r4
 8009a86:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8009a8a:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009a8c:	6a19      	ldr	r1, [r3, #32]
 8009a8e:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8009a92:	6219      	str	r1, [r3, #32]
 8009a94:	6a19      	ldr	r1, [r3, #32]
 8009a96:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8009a9a:	6219      	str	r1, [r3, #32]
}
 8009a9c:	e7cb      	b.n	8009a36 <R3_2_RLDetectionModeDisable+0x66>
  CLEAR_BIT(TIMx->CCER, Channels);
 8009a9e:	6a19      	ldr	r1, [r3, #32]
 8009aa0:	f021 0104 	bic.w	r1, r1, #4
 8009aa4:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009aa6:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009aa8:	6999      	ldr	r1, [r3, #24]
 8009aaa:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8009aae:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8009ab2:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8009ab6:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8009ab8:	6a19      	ldr	r1, [r3, #32]
 8009aba:	f041 0110 	orr.w	r1, r1, #16
 8009abe:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009ac0:	6a19      	ldr	r1, [r3, #32]
 8009ac2:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8009ac6:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009ac8:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009aca:	69d9      	ldr	r1, [r3, #28]
 8009acc:	4021      	ands	r1, r4
 8009ace:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8009ad2:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8009ad4:	6a19      	ldr	r1, [r3, #32]
 8009ad6:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8009ada:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8009adc:	6a19      	ldr	r1, [r3, #32]
 8009ade:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8009ae2:	6219      	str	r1, [r3, #32]
}
 8009ae4:	e7a7      	b.n	8009a36 <R3_2_RLDetectionModeDisable+0x66>
 8009ae6:	bf00      	nop
 8009ae8:	fffeff8c 	.word	0xfffeff8c
 8009aec:	08008d91 	.word	0x08008d91
 8009af0:	080090cd 	.word	0x080090cd
 8009af4:	08009039 	.word	0x08009039
 8009af8:	08008fe5 	.word	0x08008fe5

08009afc <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 8009afc:	4603      	mov	r3, r0
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d03c      	beq.n	8009b7c <R3_2_RLDetectionModeSetDuty+0x80>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009b02:	f8d0 2090 	ldr.w	r2, [r0, #144]	@ 0x90
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009b06:	f8b0 0084 	ldrh.w	r0, [r0, #132]	@ 0x84
{
 8009b0a:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009b0c:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8009b0e:	69e2      	ldr	r2, [r4, #28]
 8009b10:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 8009b14:	fb00 f101 	mul.w	r1, r0, r1
 8009b18:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8009b1c:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 8009b1e:	f04f 0c01 	mov.w	ip, #1
 8009b22:	f442 42e0 	orr.w	r2, r2, #28672	@ 0x7000
    pHandle->_Super.CntPhA = (uint16_t)val;
 8009b26:	f8a3 1042 	strh.w	r1, [r3, #66]	@ 0x42
    pHandle->ADCRegularLocked = true;
 8009b2a:	f883 c094 	strb.w	ip, [r3, #148]	@ 0x94
 8009b2e:	61e2      	str	r2, [r4, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 8009b30:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8009b34:	1a80      	subs	r0, r0, r2
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 8009b36:	f8b3 206c 	ldrh.w	r2, [r3, #108]	@ 0x6c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009b3a:	6420      	str	r0, [r4, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009b3c:	63e2      	str	r2, [r4, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009b3e:	6361      	str	r1, [r4, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009b40:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009b42:	f8b3 0048 	ldrh.w	r0, [r3, #72]	@ 0x48
 8009b46:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8009b4a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009b4e:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
    pHdl->Sector = SECTOR_4;
 8009b52:	2103      	movs	r1, #3
 8009b54:	6062      	str	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009b56:	4560      	cmp	r0, ip
    pHdl->Sector = SECTOR_4;
 8009b58:	f883 1070 	strb.w	r1, [r3, #112]	@ 0x70
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009b5c:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 8009b5e:	d007      	beq.n	8009b70 <R3_2_RLDetectionModeSetDuty+0x74>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009b60:	4b07      	ldr	r3, [pc, #28]	@ (8009b80 <R3_2_RLDetectionModeSetDuty+0x84>)
}
 8009b62:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009b66:	421a      	tst	r2, r3
 8009b68:	bf14      	ite	ne
 8009b6a:	4660      	movne	r0, ip
 8009b6c:	2000      	moveq	r0, #0
}
 8009b6e:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 8009b70:	2200      	movs	r2, #0
}
 8009b72:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 8009b76:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
}
 8009b7a:	4770      	bx	lr
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	02000070 	.word	0x02000070

08009b84 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009b84:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8009b88:	8b82      	ldrh	r2, [r0, #28]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009b8a:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8009b8c:	4494      	add	ip, r2
 8009b8e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 8009b92:	b430      	push	{r4, r5}
 8009b94:	2500      	movs	r5, #0
 8009b96:	f36c 050f 	bfi	r5, ip, #0, #16
 8009b9a:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009b9e:	b14b      	cbz	r3, 8009bb4 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 8009ba0:	6a04      	ldr	r4, [r0, #32]
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009ba6:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8009ba8:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8009bac:	8b01      	ldrh	r1, [r0, #24]
 8009bae:	b29a      	uxth	r2, r3
 8009bb0:	4291      	cmp	r1, r2
 8009bb2:	d8f7      	bhi.n	8009ba4 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8009bb4:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 8009bb6:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8009bb8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 8009bbc:	bc30      	pop	{r4, r5}
 8009bbe:	4770      	bx	lr

08009bc0 <RVBS_Init>:
{
 8009bc0:	b510      	push	{r4, lr}
 8009bc2:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 8009bc4:	300c      	adds	r0, #12
 8009bc6:	f7fa fd5f 	bl	8004688 <RCM_RegisterRegConv>
 8009bca:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
    RVBS_Clear(pHandle);
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7ff ffd8 	bl	8009b84 <RVBS_Clear>
}
 8009bd4:	bd10      	pop	{r4, pc}
 8009bd6:	bf00      	nop

08009bd8 <RVBS_CheckFaultState>:
    fault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8009bd8:	88c3      	ldrh	r3, [r0, #6]
 8009bda:	8b42      	ldrh	r2, [r0, #26]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d306      	bcc.n	8009bee <RVBS_CheckFaultState+0x16>
    {
      fault = MC_OVER_VOLT;
    }
    else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 8009be0:	8b80      	ldrh	r0, [r0, #28]
 8009be2:	4298      	cmp	r0, r3
 8009be4:	bf94      	ite	ls
 8009be6:	2000      	movls	r0, #0
 8009be8:	2001      	movhi	r0, #1
 8009bea:	0080      	lsls	r0, r0, #2
 8009bec:	4770      	bx	lr
      fault = MC_OVER_VOLT;
 8009bee:	2002      	movs	r0, #2
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop

08009bf4 <RVBS_CalcAvVbus>:
{
 8009bf4:	b538      	push	{r3, r4, r5, lr}
 8009bf6:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8009bf8:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 8009bfc:	f7fa fe3e 	bl	800487c <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 8009c00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c04:	4298      	cmp	r0, r3
 8009c06:	d024      	beq.n	8009c52 <RVBS_CalcAvVbus+0x5e>
      pHandle->aBuffer[pHandle->index] = hAux;
 8009c08:	6a23      	ldr	r3, [r4, #32]
 8009c0a:	f894 5025 	ldrb.w	r5, [r4, #37]	@ 0x25
 8009c0e:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009c12:	f8b4 e018 	ldrh.w	lr, [r4, #24]
 8009c16:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 8009c1a:	d00d      	beq.n	8009c38 <RVBS_CalcAvVbus+0x44>
 8009c1c:	3a01      	subs	r2, #1
 8009c1e:	b2d2      	uxtb	r2, r2
 8009c20:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 8009c24:	3b02      	subs	r3, #2
      wtemp = 0u;
 8009c26:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 8009c28:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009c2c:	459c      	cmp	ip, r3
        wtemp += pHandle->aBuffer[i];
 8009c2e:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8009c30:	d1fa      	bne.n	8009c28 <RVBS_CalcAvVbus+0x34>
      wtemp /= pHandle->LowPassFilterBW;
 8009c32:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009c36:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8009c38:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009c3c:	4575      	cmp	r5, lr
        pHandle->index++;
 8009c3e:	bf34      	ite	cc
 8009c40:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8009c42:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8009c44:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8009c46:	80a0      	strh	r0, [r4, #4]
        pHandle->index++;
 8009c48:	bf34      	ite	cc
 8009c4a:	f884 5025 	strbcc.w	r5, [r4, #37]	@ 0x25
        pHandle->index = 0U;
 8009c4e:	f884 3025 	strbcs.w	r3, [r4, #37]	@ 0x25
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8009c52:	4620      	mov	r0, r4
 8009c54:	f7ff ffc0 	bl	8009bd8 <RVBS_CheckFaultState>
 8009c58:	8120      	strh	r0, [r4, #8]
}
 8009c5a:	bd38      	pop	{r3, r4, r5, pc}

08009c5c <REMNG_Init>:
  }
  else
  {
#endif
    pHandle->Ext = 0;
    pHandle->TargetFinal = 0;
 8009c5c:	2300      	movs	r3, #0
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 8009c5e:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 8009c60:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 8009c64:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 8009c68:	6142      	str	r2, [r0, #20]
    FD_Init(& (pHandle->fd));
#endif
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 8009c6a:	4770      	bx	lr

08009c6c <REMNG_Calc>:
  else
  {
#endif
    int32_t current_ref;

    current_ref = pHandle->Ext;
 8009c6c:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

    /* Update the variable and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 8009c70:	2901      	cmp	r1, #1
{
 8009c72:	b410      	push	{r4}
 8009c74:	4603      	mov	r3, r0
      pHandle->RampRemainingStep --;
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of TargetFinal. */
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009c76:	6944      	ldr	r4, [r0, #20]
    if (pHandle->RampRemainingStep > 1U)
 8009c78:	d909      	bls.n	8009c8e <REMNG_Calc+0x22>
      current_ref += pHandle->IncDecAmount;
 8009c7a:	6900      	ldr	r0, [r0, #16]
      pHandle->RampRemainingStep --;
 8009c7c:	3901      	subs	r1, #1
      current_ref += pHandle->IncDecAmount;
 8009c7e:	4402      	add	r2, r0
      pHandle->RampRemainingStep --;
 8009c80:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;

#ifdef FASTDIV
    ret_val = FD_FastDiv(&(pHandle->fd), pHandle->Ext, ((int32_t)pHandle->ScalingFactor));
#else
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009c82:	fb92 f0f4 	sdiv	r0, r2, r4
    pHandle->Ext = current_ref;
 8009c86:	609a      	str	r2, [r3, #8]
#endif
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (ret_val);
}
 8009c88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c8c:	4770      	bx	lr
    else if (1U == pHandle->RampRemainingStep)
 8009c8e:	d005      	beq.n	8009c9c <REMNG_Calc+0x30>
    ret_val = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009c90:	fb92 f0f4 	sdiv	r0, r2, r4
}
 8009c94:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->Ext = current_ref;
 8009c98:	609a      	str	r2, [r3, #8]
}
 8009c9a:	4770      	bx	lr
      current_ref = pHandle->TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009c9c:	6840      	ldr	r0, [r0, #4]
 8009c9e:	fb04 f200 	mul.w	r2, r4, r0
      pHandle->RampRemainingStep = 0U;
 8009ca2:	2100      	movs	r1, #0
}
 8009ca4:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->RampRemainingStep = 0U;
 8009ca8:	60d9      	str	r1, [r3, #12]
    pHandle->Ext = current_ref;
 8009caa:	609a      	str	r2, [r3, #8]
}
 8009cac:	4770      	bx	lr
 8009cae:	bf00      	nop

08009cb0 <REMNG_RampCompleted>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (0U == pHandle->RampRemainingStep)
 8009cb0:	68c0      	ldr	r0, [r0, #12]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
  return (retVal);

}
 8009cb2:	fab0 f080 	clz	r0, r0
 8009cb6:	0940      	lsrs	r0, r0, #5
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop

08009cbc <getScalingFactor>:
  int32_t aux;
  uint8_t i;

  if (Target < 0)
  {
    aux = -Target;
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	bfb8      	it	lt
 8009cc0:	4240      	neglt	r0, r0
    TargetAbs = (uint32_t)Target;
  }
  for (i = 1U; i < 32U; i++)
  {
    uint32_t limit = (((uint32_t)1) << (31U - i));
    if (TargetAbs >= limit)
 8009cc2:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8009cc6:	d213      	bcs.n	8009cf0 <getScalingFactor+0x34>
 8009cc8:	2302      	movs	r3, #2
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8009cca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009cce:	e001      	b.n	8009cd4 <getScalingFactor+0x18>
  for (i = 1U; i < 32U; i++)
 8009cd0:	2b20      	cmp	r3, #32
 8009cd2:	d00a      	beq.n	8009cea <getScalingFactor+0x2e>
    uint32_t limit = (((uint32_t)1) << (31U - i));
 8009cd4:	fa2c f203 	lsr.w	r2, ip, r3
    if (TargetAbs >= limit)
 8009cd8:	4290      	cmp	r0, r2
 8009cda:	4619      	mov	r1, r3
 8009cdc:	f103 0301 	add.w	r3, r3, #1
 8009ce0:	d3f6      	bcc.n	8009cd0 <getScalingFactor+0x14>
    else
    {
      /* Nothing to do */
    }
  }
  return (((uint32_t)1) << (i - 1U));
 8009ce2:	3901      	subs	r1, #1
 8009ce4:	2001      	movs	r0, #1
 8009ce6:	4088      	lsls	r0, r1
 8009ce8:	4770      	bx	lr
 8009cea:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8009cee:	4770      	bx	lr
    if (TargetAbs >= limit)
 8009cf0:	2001      	movs	r0, #1
}
 8009cf2:	4770      	bx	lr

08009cf4 <REMNG_ExecRamp>:
{
 8009cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	460e      	mov	r6, r1
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009cfc:	6880      	ldr	r0, [r0, #8]
 8009cfe:	6963      	ldr	r3, [r4, #20]
    if (0U == Durationms)
 8009d00:	4615      	mov	r5, r2
 8009d02:	b962      	cbnz	r2, 8009d1e <REMNG_ExecRamp+0x2a>
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8009d04:	4608      	mov	r0, r1
 8009d06:	f7ff ffd9 	bl	8009cbc <getScalingFactor>
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009d0a:	fb00 f606 	mul.w	r6, r0, r6
      pHandle->ScalingFactor = getScalingFactor(TargetFinal);
 8009d0e:	6160      	str	r0, [r4, #20]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009d10:	4628      	mov	r0, r5
      pHandle->IncDecAmount = 0;
 8009d12:	e9c4 5003 	strd	r5, r0, [r4, #12]
      pHandle->Ext = TargetFinal * ((int32_t)pHandle->ScalingFactor);
 8009d16:	60a6      	str	r6, [r4, #8]
}
 8009d18:	2001      	movs	r0, #1
 8009d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    current_ref = pHandle->Ext / ((int32_t)pHandle->ScalingFactor);
 8009d1e:	fb90 f8f3 	sdiv	r8, r0, r3
      uint32_t wScalingFactor = getScalingFactor(TargetFinal - current_ref);
 8009d22:	eba1 0708 	sub.w	r7, r1, r8
 8009d26:	4638      	mov	r0, r7
 8009d28:	f7ff ffc8 	bl	8009cbc <getScalingFactor>
 8009d2c:	4682      	mov	sl, r0
      uint32_t wScalingFactor2 = getScalingFactor(current_ref);
 8009d2e:	4640      	mov	r0, r8
 8009d30:	f7ff ffc4 	bl	8009cbc <getScalingFactor>
 8009d34:	4681      	mov	r9, r0
      uint32_t wScalingFactor3 = getScalingFactor(TargetFinal);
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ffc0 	bl	8009cbc <getScalingFactor>
      if (wScalingFactor <  wScalingFactor2)
 8009d3c:	45ca      	cmp	sl, r9
 8009d3e:	d318      	bcc.n	8009d72 <REMNG_ExecRamp+0x7e>
        if (wScalingFactor2 < wScalingFactor3)
 8009d40:	4548      	cmp	r0, r9
 8009d42:	bf28      	it	cs
 8009d44:	4648      	movcs	r0, r9
      pHandle->Ext = current_ref * ((int32_t)pHandle->ScalingFactor);
 8009d46:	fb08 f300 	mul.w	r3, r8, r0
 8009d4a:	60a3      	str	r3, [r4, #8]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009d4c:	6823      	ldr	r3, [r4, #0]
      aux /= 1000U;
 8009d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8009d7c <REMNG_ExecRamp+0x88>)
      pHandle->ScalingFactor = wScalingFactorMin;
 8009d50:	6160      	str	r0, [r4, #20]
      aux = Durationms * ((uint32_t)pHandle->FrequencyHz); /* Check for overflow and use prescaler */
 8009d52:	fb05 f303 	mul.w	r3, r5, r3
      aux /= 1000U;
 8009d56:	fba2 2303 	umull	r2, r3, r2, r3
 8009d5a:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 8009d5c:	1c5d      	adds	r5, r3, #1
      aux1 = (TargetFinal - current_ref) * ((int32_t)pHandle->ScalingFactor);
 8009d5e:	fb07 f000 	mul.w	r0, r7, r0
      pHandle->TargetFinal = TargetFinal;
 8009d62:	6066      	str	r6, [r4, #4]
      aux1 /= ((int32_t)pHandle->RampRemainingStep);
 8009d64:	fb90 f0f5 	sdiv	r0, r0, r5
      pHandle->IncDecAmount = 0;
 8009d68:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 8009d6c:	2001      	movs	r0, #1
 8009d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (wScalingFactor < wScalingFactor3)
 8009d72:	4550      	cmp	r0, sl
 8009d74:	bf28      	it	cs
 8009d76:	4650      	movcs	r0, sl
 8009d78:	e7e5      	b.n	8009d46 <REMNG_ExecRamp+0x52>
 8009d7a:	bf00      	nop
 8009d7c:	10624dd3 	.word	0x10624dd3

08009d80 <RUC_Init>:
  * @param  pPWM: Pointer on the PWM structure.
  *  @retval none
  */
__weak void RUC_Init(RevUpCtrl_Handle_t *pHandle, SpeednTorqCtrl_Handle_t *pSTC, VirtualSpeedSensor_Handle_t *pVSS,
                     STO_Handle_t *pSNSL, PWMC_Handle_t *pPWM)
{
 8009d80:	b500      	push	{lr}
  {
#endif
    RevUpCtrl_PhaseParams_t *pRUCPhaseParams = &pHandle->ParamsData[0];
    uint8_t bPhase = 0U;

    pHandle->pSTC = pSTC;
 8009d82:	6681      	str	r1, [r0, #104]	@ 0x68
    pHandle->EnteredZone1 = false;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits*/
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009d84:	6941      	ldr	r1, [r0, #20]
    pHandle->pSNSL = pSNSL;
 8009d86:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
    pHandle->OTFSCLowside = false;
 8009d8a:	f04f 0c00 	mov.w	ip, #0
    pHandle->pPWM = pPWM;
 8009d8e:	9b01      	ldr	r3, [sp, #4]
    pHandle->OTFSCLowside = false;
 8009d90:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
    pHandle->pPWM = pPWM;
 8009d94:	6743      	str	r3, [r0, #116]	@ 0x74
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009d96:	b309      	cbz	r1, 8009ddc <RUC_Init+0x5c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009d98:	688b      	ldr	r3, [r1, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009d9a:	b323      	cbz	r3, 8009de6 <RUC_Init+0x66>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009d9c:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009d9e:	b32b      	cbz	r3, 8009dec <RUC_Init+0x6c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t *)pRUCPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009da0:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009da2:	b333      	cbz	r3, 8009df2 <RUC_Init+0x72>
 8009da4:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8009da6:	f04f 0c05 	mov.w	ip, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8009daa:	b1cb      	cbz	r3, 8009de0 <RUC_Init+0x60>
 8009dac:	2204      	movs	r2, #4
 8009dae:	f04f 0c05 	mov.w	ip, #5
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

      pHandle->bPhaseNbr = bPhase;

      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009db2:	8803      	ldrh	r3, [r0, #0]
 8009db4:	4910      	ldr	r1, [pc, #64]	@ (8009df8 <RUC_Init+0x78>)
 8009db6:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8009dba:	fb0e f303 	mul.w	r3, lr, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009dbe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009dc2:	fba1 1303 	umull	r1, r3, r1, r3
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009dc6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009dca:	2100      	movs	r1, #0
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009dcc:	099b      	lsrs	r3, r3, #6
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009dce:	6151      	str	r1, [r2, #20]
      pHandle->bPhaseNbr = bPhase;
 8009dd0:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
      pHandle->bResetPLLTh = (uint8_t)((RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz) / 1000U);
 8009dd4:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 8009dd8:	f85d fb04 	ldr.w	pc, [sp], #4
      bPhase++;
 8009ddc:	f04f 0c01 	mov.w	ip, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8009de0:	f10c 32ff 	add.w	r2, ip, #4294967295
 8009de4:	e7e5      	b.n	8009db2 <RUC_Init+0x32>
      bPhase++;
 8009de6:	f04f 0c02 	mov.w	ip, #2
 8009dea:	e7f9      	b.n	8009de0 <RUC_Init+0x60>
 8009dec:	f04f 0c03 	mov.w	ip, #3
 8009df0:	e7f6      	b.n	8009de0 <RUC_Init+0x60>
 8009df2:	f04f 0c04 	mov.w	ip, #4
 8009df6:	e7f3      	b.n	8009de0 <RUC_Init+0x60>
 8009df8:	10624dd3 	.word	0x10624dd3

08009dfc <RUC_Clear>:
  * @param  hMotorDirection: rotor rotation direction.
  *         This parameter must be -1 or +1.
  *  @retval none
  */
__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
 8009dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
 8009e00:	6ec7      	ldr	r7, [r0, #108]	@ 0x6c
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 8009e02:	f8d0 8068 	ldr.w	r8, [r0, #104]	@ 0x68
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;
 8009e06:	80c1      	strh	r1, [r0, #6]
    pHandle->EnteredZone1 = false;

    /*Initializes the rev up stages counter.*/
    pHandle->bStageCnt = 0U;
 8009e08:	2600      	movs	r6, #0
{
 8009e0a:	4604      	mov	r4, r0
    pHandle->bStageCnt = 0U;
 8009e0c:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
    pHandle->bOTFRelCounter = 0U;
 8009e10:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
    pHandle->OTFSCLowside = false;
 8009e14:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

    /* Calls the clear method of VSS.*/
    VSS_Clear(pVSS);
 8009e18:	4638      	mov	r0, r7

    /* Sets the STC in torque mode.*/
    STC_SetControlMode(pSTC, STC_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS.*/
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8009e1a:	b28d      	uxth	r5, r1
    VSS_Clear(pVSS);
 8009e1c:	f000 fcc4 	bl	800a7a8 <VSS_Clear>
    STC_SetControlMode(pSTC, STC_TORQUE_MODE);
 8009e20:	4631      	mov	r1, r6
 8009e22:	4640      	mov	r0, r8
 8009e24:	f000 f906 	bl	800a034 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 8009e28:	8861      	ldrh	r1, [r4, #2]
 8009e2a:	fb11 f105 	smulbb	r1, r1, r5
 8009e2e:	b209      	sxth	r1, r1
 8009e30:	4638      	mov	r0, r7
 8009e32:	f000 fd6f 	bl	800a914 <VSS_SetMecAngle>

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, 0, 0U);
 8009e36:	4632      	mov	r2, r6
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4640      	mov	r0, r8
 8009e3c:	f000 f8fe 	bl	800a03c <STC_ExecRamp>

    /* Gives the first command to STC and VSS.*/
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalTorque * hMotorDirection, (uint32_t)(pPhaseParams->hDurationms));
 8009e40:	8a21      	ldrh	r1, [r4, #16]
 8009e42:	89a2      	ldrh	r2, [r4, #12]
 8009e44:	fb11 f105 	smulbb	r1, r1, r5
 8009e48:	b209      	sxth	r1, r1
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	f000 f8f6 	bl	800a03c <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms);
 8009e50:	89e1      	ldrh	r1, [r4, #14]
 8009e52:	89a2      	ldrh	r2, [r4, #12]
 8009e54:	fb11 f105 	smulbb	r1, r1, r5
 8009e58:	b209      	sxth	r1, r1
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	f000 fd62 	bl	800a924 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks.*/
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 8009e60:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8009e62:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 8009e64:	4a06      	ldr	r2, [pc, #24]	@ (8009e80 <RUC_Clear+0x84>)

    /*Set the next phases parameter pointer.*/
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5

    /*Timeout counter for PLL reset during OTF.*/
    pHandle->bResetPLLCnt = 0U;
 8009e66:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 8009e6a:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 8009e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009e72:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t *)pPhaseParams->pNext;  //cstat !MISRAC2012-Rule-11.5
 8009e74:	6962      	ldr	r2, [r4, #20]
 8009e76:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 8009e78:	3301      	adds	r3, #1
 8009e7a:	80a3      	strh	r3, [r4, #4]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
}
 8009e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e80:	10624dd3 	.word	0x10624dd3

08009e84 <RUC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hPhaseRemainingTicks > 0U)
 8009e84:	8883      	ldrh	r3, [r0, #4]
{
 8009e86:	b510      	push	{r4, lr}
 8009e88:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 8009e8a:	bb43      	cbnz	r3, 8009ede <RUC_Exec+0x5a>

    } /* hPhaseRemainingTicks > 0 */

    if (0U == pHandle->hPhaseRemainingTicks)
    {
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8009e8c:	68a0      	ldr	r0, [r4, #8]
 8009e8e:	b328      	cbz	r0, 8009edc <RUC_Exec+0x58>
      {
        /* If it becomes zero the current phase has been completed.*/
        /* Gives the next command to STC and VSS.*/
        (void)STC_ExecRamp(pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8009e90:	8881      	ldrh	r1, [r0, #4]
 8009e92:	88e3      	ldrh	r3, [r4, #6]
 8009e94:	8802      	ldrh	r2, [r0, #0]
 8009e96:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8009e98:	fb11 f103 	smulbb	r1, r1, r3
 8009e9c:	b209      	sxth	r1, r1
 8009e9e:	f000 f8cd 	bl	800a03c <STC_ExecRamp>
                           (uint32_t)(pHandle->pCurrentPhaseParams->hDurationms));

        VSS_SetMecAcceleration(pHandle->pVSS,
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8009ea2:	68a3      	ldr	r3, [r4, #8]
 8009ea4:	88e0      	ldrh	r0, [r4, #6]
 8009ea6:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 8009ea8:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8009eaa:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 8009eae:	b209      	sxth	r1, r1
 8009eb0:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8009eb2:	f000 fd37 	bl	800a924 <VSS_SetMecAcceleration>
                               pHandle->pCurrentPhaseParams->hDurationms);

        /* Compute hPhaseRemainingTicks.*/
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8009eb6:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009eb8:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8009eba:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009ebc:	4a0b      	ldr	r2, [pc, #44]	@ (8009eec <RUC_Exec+0x68>)
        pHandle->hPhaseRemainingTicks++;

        /*Set the next phases parameter pointer.*/
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8009ebe:	6889      	ldr	r1, [r1, #8]
 8009ec0:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009ec2:	fb00 f303 	mul.w	r3, r0, r3
 8009ec6:	fba2 2303 	umull	r2, r3, r2, r3

        /*Increases the rev up stages counter.*/
        pHandle->bStageCnt++;
 8009eca:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8009ece:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 8009ed0:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 8009ed2:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 8009ed4:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 8009ed6:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 8009eda:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8009edc:	bd10      	pop	{r4, pc}
      pHandle->hPhaseRemainingTicks--;
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	8083      	strh	r3, [r0, #4]
    if (0U == pHandle->hPhaseRemainingTicks)
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d0d1      	beq.n	8009e8c <RUC_Exec+0x8>
  bool retVal = true;
 8009ee8:	2001      	movs	r0, #1
}
 8009eea:	bd10      	pop	{r4, pc}
 8009eec:	10624dd3 	.word	0x10624dd3

08009ef0 <RUC_FirstAccelerationStageReached>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 8009ef0:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 8009ef4:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
    }
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retVal);
}
 8009ef8:	4282      	cmp	r2, r0
 8009efa:	bf34      	ite	cc
 8009efc:	2000      	movcc	r0, #0
 8009efe:	2001      	movcs	r0, #1
 8009f00:	4770      	bx	lr
 8009f02:	bf00      	nop

08009f04 <RUC_SetPhase>:
  }
  else
  {
#endif
    pHandle->ParamsData[phaseNumber].hFinalTorque = phaseData->hFinalTorque;
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8009f04:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009f08:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8009f0c:	f8d2 c002 	ldr.w	ip, [r2, #2]
 8009f10:	f8c3 c00e 	str.w	ip, [r3, #14]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8009f14:	4618      	mov	r0, r3
 8009f16:	8813      	ldrh	r3, [r2, #0]
 8009f18:	8183      	strh	r3, [r0, #12]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 8009f1a:	2001      	movs	r0, #1
 8009f1c:	4770      	bx	lr
 8009f1e:	bf00      	nop

08009f20 <RUC_GetNumberOfPhases>:
#ifdef NULL_PTR_REV_UP_CTL
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
#else
  return ((uint8_t)pHandle->bPhaseNbr);
#endif
}
 8009f20:	f890 0048 	ldrb.w	r0, [r0, #72]	@ 0x48
 8009f24:	4770      	bx	lr
 8009f26:	bf00      	nop

08009f28 <RUC_GetPhase>:
  }
  else
  {
#endif
    phaseData->hFinalTorque = (int16_t)pHandle->ParamsData[phaseNumber].hFinalTorque;
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 8009f28:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8009f2c:	0089      	lsls	r1, r1, #2
 8009f2e:	f101 0308 	add.w	r3, r1, #8
 8009f32:	4403      	add	r3, r0
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8009f34:	4408      	add	r0, r1
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
 8009f36:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8009f3a:	f8c2 3002 	str.w	r3, [r2, #2]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8009f3e:	8983      	ldrh	r3, [r0, #12]
 8009f40:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_REV_UP_CTL
  }
#endif
  return (retValue);
}
 8009f42:	2001      	movs	r0, #1
 8009f44:	4770      	bx	lr
 8009f46:	bf00      	nop

08009f48 <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 8009f48:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop

08009f50 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 8009f50:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8009f54:	4770      	bx	lr
 8009f56:	bf00      	nop

08009f58 <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 8009f58:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop

08009f60 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8009f60:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8009f64:	4603      	mov	r3, r0
 8009f66:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 8009f68:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 8009f6c:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 8009f70:	bfb8      	it	lt
 8009f72:	4249      	neglt	r1, r1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009f74:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8009f78:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8009f7a:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8009f7c:	8a9c      	ldrh	r4, [r3, #20]
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8009f7e:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 8009f82:	bfb8      	it	lt
 8009f84:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8009f86:	458e      	cmp	lr, r1
 8009f88:	d816      	bhi.n	8009fb8 <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8009f8a:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 8009f8e:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 8009f92:	bfb8      	it	lt
 8009f94:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009f98:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 8009f9c:	bfb8      	it	lt
 8009f9e:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8009fa2:	45f4      	cmp	ip, lr
 8009fa4:	d308      	bcc.n	8009fb8 <SPD_IsMecSpeedReliable+0x58>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 8009fa6:	428c      	cmp	r4, r1
 8009fa8:	d306      	bcc.n	8009fb8 <SPD_IsMecSpeedReliable+0x58>
        bSpeedErrorNumber++;
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8009faa:	4290      	cmp	r0, r2
 8009fac:	d809      	bhi.n	8009fc2 <SPD_IsMecSpeedReliable+0x62>
      {
        bSpeedErrorNumber = 0u;
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8009fae:	1a10      	subs	r0, r2, r0
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009fb0:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8009fb2:	bf18      	it	ne
 8009fb4:	2001      	movne	r0, #1
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8009fb6:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8009fb8:	4290      	cmp	r0, r2
 8009fba:	d9f8      	bls.n	8009fae <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8009fbc:	3201      	adds	r2, #1
 8009fbe:	b2d2      	uxtb	r2, r2
 8009fc0:	e7f5      	b.n	8009fae <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 8009fc2:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8009fc4:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8009fc6:	2001      	movs	r0, #1
}
 8009fc8:	bd10      	pop	{r4, pc}
 8009fca:	bf00      	nop

08009fcc <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 8009fcc:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009fd0:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 8009fd4:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 8009fd8:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 8009fdc:	b200      	sxth	r0, r0
 8009fde:	4770      	bx	lr

08009fe0 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009fe0:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
    pHandle->PISpeed = pPI;
 8009fe4:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8009fe6:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
    pHandle->SPD = SPD_Handle;
 8009fea:	6142      	str	r2, [r0, #20]
{
 8009fec:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 8009fee:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 8009ff2:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 8009ff4:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8009ff6:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8009ffa:	0409      	lsls	r1, r1, #16
 8009ffc:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 800a000:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a002:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 800a006:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800a008:	6183      	str	r3, [r0, #24]
}
 800a00a:	4770      	bx	lr

0800a00c <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 800a00c:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a00e:	4770      	bx	lr

0800a010 <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 800a010:	6940      	ldr	r0, [r0, #20]
 800a012:	4770      	bx	lr

0800a014 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (STC_SPEED_MODE == pHandle->Mode)
 800a014:	7803      	ldrb	r3, [r0, #0]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d000      	beq.n	800a01c <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a01a:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 800a01c:	6900      	ldr	r0, [r0, #16]
 800a01e:	2100      	movs	r1, #0
 800a020:	f7fe bd5a 	b.w	8008ad8 <PID_SetIntegralTerm>

0800a024 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 800a024:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800a028:	4770      	bx	lr
 800a02a:	bf00      	nop

0800a02c <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 800a02c:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop

0800a034 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800a034:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800a036:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800a038:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a03a:	4770      	bx	lr

0800a03c <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 800a03c:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (STC_TORQUE_MODE == pHandle->Mode)
 800a03e:	7803      	ldrb	r3, [r0, #0]
{
 800a040:	4604      	mov	r4, r0
 800a042:	460d      	mov	r5, r1
 800a044:	4616      	mov	r6, r2
    if (STC_TORQUE_MODE == pHandle->Mode)
 800a046:	b1eb      	cbz	r3, 800a084 <STC_ExecRamp+0x48>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800a048:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800a04a:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800a04e:	4299      	cmp	r1, r3
 800a050:	dd01      	ble.n	800a056 <STC_ExecRamp+0x1a>
 800a052:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 800a054:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800a056:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 800a05a:	428b      	cmp	r3, r1
 800a05c:	dcf9      	bgt.n	800a052 <STC_ExecRamp+0x16>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 800a05e:	8c23      	ldrh	r3, [r4, #32]
 800a060:	4299      	cmp	r1, r3
 800a062:	da03      	bge.n	800a06c <STC_ExecRamp+0x30>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 800a064:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 800a068:	428b      	cmp	r3, r1
 800a06a:	dbf2      	blt.n	800a052 <STC_ExecRamp+0x16>
      if (0U == hDurationms)
 800a06c:	b9a6      	cbnz	r6, 800a098 <STC_ExecRamp+0x5c>
        if (STC_SPEED_MODE == pHandle->Mode)
 800a06e:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800a070:	042d      	lsls	r5, r5, #16
        if (STC_SPEED_MODE == pHandle->Mode)
 800a072:	2b01      	cmp	r3, #1
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800a074:	bf0c      	ite	eq
 800a076:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800a078:	60a5      	strne	r5, [r4, #8]
        pHandle->IncDecAmount = 0;
 800a07a:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
 800a07c:	61a0      	str	r0, [r4, #24]
        pHandle->RampRemainingStep++;
 800a07e:	60e6      	str	r6, [r4, #12]
        pHandle->IncDecAmount = wAux1;
 800a080:	2001      	movs	r0, #1
}
 800a082:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 800a084:	f7ff ffd2 	bl	800a02c <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800a088:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800a08a:	42ab      	cmp	r3, r5
 800a08c:	dbe1      	blt.n	800a052 <STC_ExecRamp+0x16>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 800a08e:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 800a092:	42ab      	cmp	r3, r5
 800a094:	dcdd      	bgt.n	800a052 <STC_ExecRamp+0x16>
 800a096:	e7e9      	b.n	800a06c <STC_ExecRamp+0x30>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800a098:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 800a09a:	4a06      	ldr	r2, [pc, #24]	@ (800a0b4 <STC_ExecRamp+0x78>)
        pHandle->TargetFinal = hTargetFinal;
 800a09c:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800a09e:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 800a0a2:	fba2 2303 	umull	r2, r3, r2, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800a0a6:	1a28      	subs	r0, r5, r0
        wAux /= 1000U;
 800a0a8:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800a0aa:	1c5e      	adds	r6, r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800a0ac:	0400      	lsls	r0, r0, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800a0ae:	fb90 f0f6 	sdiv	r0, r0, r6
        pHandle->IncDecAmount = wAux1;
 800a0b2:	e7e3      	b.n	800a07c <STC_ExecRamp+0x40>
 800a0b4:	10624dd3 	.word	0x10624dd3

0800a0b8 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800a0bc:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a0be:	4770      	bx	lr

0800a0c0 <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800a0c0:	b570      	push	{r4, r5, r6, lr}
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (STC_TORQUE_MODE == pHandle->Mode)
 800a0c2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 800a0c4:	68c3      	ldr	r3, [r0, #12]
{
 800a0c6:	4604      	mov	r4, r0
    if (STC_TORQUE_MODE == pHandle->Mode)
 800a0c8:	b94a      	cbnz	r2, 800a0de <STC_CalcTorqueReference+0x1e>
    if (pHandle->RampRemainingStep > 1U)
 800a0ca:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->TorqueRef;
 800a0cc:	6885      	ldr	r5, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 800a0ce:	d933      	bls.n	800a138 <STC_CalcTorqueReference+0x78>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 800a0d0:	6982      	ldr	r2, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800a0d2:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800a0d4:	4415      	add	r5, r2
      pHandle->RampRemainingStep--;
 800a0d6:	60c3      	str	r3, [r0, #12]
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800a0d8:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800a0da:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800a0dc:	bd70      	pop	{r4, r5, r6, pc}
    if (pHandle->RampRemainingStep > 1U)
 800a0de:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 800a0e0:	6845      	ldr	r5, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 800a0e2:	d922      	bls.n	800a12a <STC_CalcTorqueReference+0x6a>
      wCurrentReference += pHandle->IncDecAmount;
 800a0e4:	6981      	ldr	r1, [r0, #24]
      pHandle->RampRemainingStep--;
 800a0e6:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800a0e8:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 800a0ea:	60c3      	str	r3, [r0, #12]
    if (STC_SPEED_MODE == pHandle->Mode)
 800a0ec:	2a01      	cmp	r2, #1
 800a0ee:	d1f3      	bne.n	800a0d8 <STC_CalcTorqueReference+0x18>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800a0f0:	6960      	ldr	r0, [r4, #20]
 800a0f2:	f7ff ff2d 	bl	8009f50 <SPD_GetAvrgMecSpeedUnit>
 800a0f6:	4606      	mov	r6, r0
      kf_update(&gSpeedFilter, hMeasuredSpeed);
 800a0f8:	4601      	mov	r1, r0
 800a0fa:	4812      	ldr	r0, [pc, #72]	@ (800a144 <STC_CalcTorqueReference+0x84>)
 800a0fc:	f7f8 f852 	bl	80021a4 <kf_update>
      GALE_Update(&gGALE, 6 * (float)hMeasuredSpeed);
 800a100:	ee07 6a90 	vmov	s15, r6
 800a104:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800a108:	eef1 7a08 	vmov.f32	s15, #24	@ 0x40c00000  6.0
 800a10c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a110:	480d      	ldr	r0, [pc, #52]	@ (800a148 <STC_CalcTorqueReference+0x88>)
 800a112:	f7f6 fe6d 	bl	8000df0 <GALE_Update>
      hError = hTargetSpeed - hMeasuredSpeed;
 800a116:	ebc6 4125 	rsb	r1, r6, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800a11a:	6920      	ldr	r0, [r4, #16]
 800a11c:	b209      	sxth	r1, r1
 800a11e:	f7fe fd0f 	bl	8008b40 <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 800a122:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800a124:	0405      	lsls	r5, r0, #16
 800a126:	60a5      	str	r5, [r4, #8]
}
 800a128:	bd70      	pop	{r4, r5, r6, pc}
    else if (1U == pHandle->RampRemainingStep)
 800a12a:	d1df      	bne.n	800a0ec <STC_CalcTorqueReference+0x2c>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a12c:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800a130:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a132:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 800a134:	60c3      	str	r3, [r0, #12]
 800a136:	e7d9      	b.n	800a0ec <STC_CalcTorqueReference+0x2c>
    else if (1U == pHandle->RampRemainingStep)
 800a138:	d1ce      	bne.n	800a0d8 <STC_CalcTorqueReference+0x18>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a13a:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800a13e:	60c2      	str	r2, [r0, #12]
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800a140:	042d      	lsls	r5, r5, #16
    if (STC_SPEED_MODE == pHandle->Mode)
 800a142:	e7c9      	b.n	800a0d8 <STC_CalcTorqueReference+0x18>
 800a144:	20000a2c 	.word	0x20000a2c
 800a148:	20000810 	.word	0x20000810

0800a14c <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 800a14c:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 800a150:	4770      	bx	lr
 800a152:	bf00      	nop

0800a154 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 800a154:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800a158:	2200      	movs	r2, #0
 800a15a:	b299      	uxth	r1, r3
 800a15c:	f361 020f 	bfi	r2, r1, #0, #16
 800a160:	0c1b      	lsrs	r3, r3, #16
 800a162:	f363 421f 	bfi	r2, r3, #16, #16
{
 800a166:	b082      	sub	sp, #8
}
 800a168:	4610      	mov	r0, r2
 800a16a:	b002      	add	sp, #8
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop

0800a170 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800a170:	b510      	push	{r4, lr}
 800a172:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800a174:	6940      	ldr	r0, [r0, #20]
 800a176:	f7ff feeb 	bl	8009f50 <SPD_GetAvrgMecSpeedUnit>
 800a17a:	0400      	lsls	r0, r0, #16
 800a17c:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800a17e:	bd10      	pop	{r4, pc}

0800a180 <STO_PLL_CalcElAngle>:
  * @param  pHandle: handler of the current instance of the STO component
  * @param  pInputVars_str pointer to the observer inputs structure
  * @retval int16_t rotor electrical angle (s16Degrees)
  */
__weak int16_t STO_PLL_CalcElAngle(STO_PLL_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 800a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	4604      	mov	r4, r0
 800a186:	b087      	sub	sp, #28
	SMO_CopyFromSTO(&gSMO, pHandle);
 800a188:	4879      	ldr	r0, [pc, #484]	@ (800a370 <STO_PLL_CalcElAngle+0x1f0>)
{
 800a18a:	460d      	mov	r5, r1
	SMO_CopyFromSTO(&gSMO, pHandle);
 800a18c:	4621      	mov	r1, r4
 800a18e:	f7fa fd15 	bl	8004bbc <SMO_CopyFromSTO>
	(void)SMO_PLL_CalcSpeed(&gSMO, pInputs);
 800a192:	4877      	ldr	r0, [pc, #476]	@ (800a370 <STO_PLL_CalcElAngle+0x1f0>)
 800a194:	4629      	mov	r1, r5
 800a196:	f7fa fd39 	bl	8004c0c <SMO_PLL_CalcSpeed>
  int16_t retValue;

  if ((MC_NULL == pHandle) || (MC_NULL == pInputs))
 800a19a:	2c00      	cmp	r4, #0
 800a19c:	f000 80d5 	beq.w	800a34a <STO_PLL_CalcElAngle+0x1ca>
 800a1a0:	2d00      	cmp	r5, #0
 800a1a2:	f000 80c8 	beq.w	800a336 <STO_PLL_CalcElAngle+0x1b6>
    int16_t hIbeta_err;
    int16_t hRotor_Speed;
    int16_t hValfa;
    int16_t hVbeta;

    if (pHandle->wBemf_alfa_est > (((int32_t)pHandle->hF2) * INT16_MAX))
 800a1a6:	f9b4 302e 	ldrsh.w	r3, [r4, #46]	@ 0x2e
 800a1aa:	f8d4 e068 	ldr.w	lr, [r4, #104]	@ 0x68
 800a1ae:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800a1b2:	459e      	cmp	lr, r3
 800a1b4:	f340 80d6 	ble.w	800a364 <STO_PLL_CalcElAngle+0x1e4>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * ((int32_t)pHandle->hF2);
 800a1b8:	66a3      	str	r3, [r4, #104]	@ 0x68
 800a1ba:	469e      	mov	lr, r3
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_PLL
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1bc:	f8b4 611e 	ldrh.w	r6, [r4, #286]	@ 0x11e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1c0:	6ee7      	ldr	r7, [r4, #108]	@ 0x6c
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1c2:	fa4e f206 	asr.w	r2, lr, r6
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1c6:	42bb      	cmp	r3, r7
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800a1c8:	9201      	str	r2, [sp, #4]
 800a1ca:	fa0f fc82 	sxth.w	ip, r2
    if (pHandle->wBemf_beta_est > (INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1ce:	f2c0 80b9 	blt.w	800a344 <STO_PLL_CalcElAngle+0x1c4>
    {
      pHandle->wBemf_beta_est = INT16_MAX * ((int32_t)pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800a1d2:	425b      	negs	r3, r3
 800a1d4:	429f      	cmp	r7, r3
 800a1d6:	f340 80b5 	ble.w	800a344 <STO_PLL_CalcElAngle+0x1c4>
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
#else
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1da:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 800a1de:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 800a1e2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800a1e6:	fa47 f206 	asr.w	r2, r7, r6
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1ea:	4599      	cmp	r9, r3
    hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800a1ec:	9202      	str	r2, [sp, #8]
 800a1ee:	b210      	sxth	r0, r2
    if (pHandle->Ialfa_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1f0:	f340 80af 	ble.w	800a352 <STO_PLL_CalcElAngle+0x1d2>
    {
      pHandle->Ialfa_est = INT16_MAX * ((int32_t)pHandle->hF1);
 800a1f4:	6623      	str	r3, [r4, #96]	@ 0x60
 800a1f6:	4699      	mov	r9, r3
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * ((int32_t)pHandle->hF1)))
 800a1f8:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 800a1fc:	4543      	cmp	r3, r8
 800a1fe:	f2c0 809e 	blt.w	800a33e <STO_PLL_CalcElAngle+0x1be>
    {
      pHandle->Ibeta_est = INT16_MAX * ((int32_t)pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800a202:	425b      	negs	r3, r3
 800a204:	4598      	cmp	r8, r3
 800a206:	f340 809a 	ble.w	800a33e <STO_PLL_CalcElAngle+0x1be>
    hIbeta_err = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;

    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800a20a:	8929      	ldrh	r1, [r5, #8]
 800a20c:	f9b5 3000 	ldrsh.w	r3, [r5]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a210:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a214:	f8b5 b006 	ldrh.w	fp, [r5, #6]
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a218:	f9b4 a020 	ldrsh.w	sl, [r4, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a21c:	88ae      	ldrh	r6, [r5, #4]
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800a21e:	f9b5 5002 	ldrsh.w	r5, [r5, #2]
    wAux = wAux * pHandle->hC6;
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
    wBemf_beta_est_Next -= wAux;

    /*Calls the PLL blockset*/
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800a222:	f8a4 c070 	strh.w	ip, [r4, #112]	@ 0x70
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800a226:	fb01 f303 	mul.w	r3, r1, r3
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a22a:	141b      	asrs	r3, r3, #16
 800a22c:	9303      	str	r3, [sp, #12]
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a22e:	fa49 f302 	asr.w	r3, r9, r2
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800a232:	fa48 f202 	asr.w	r2, r8, r2
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a236:	eba2 0b0b 	sub.w	fp, r2, fp
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a23a:	fb12 f20a 	smulbb	r2, r2, sl
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 800a23e:	eba8 0202 	sub.w	r2, r8, r2
    wAux = ((int32_t)pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800a242:	fb01 f505 	mul.w	r5, r1, r5
    wAux = ((int32_t)pHandle->hC2) * hIalfa_err;
 800a246:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
    pHandle->hBemf_beta_est = hAux_Beta;
 800a24a:	f8a4 0072 	strh.w	r0, [r4, #114]	@ 0x72
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a24e:	1b99      	subs	r1, r3, r6
    wAux = ((int32_t)pHandle->hC1) * hAux;
 800a250:	fb13 f30a 	smulbb	r3, r3, sl
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 800a254:	eba9 0303 	sub.w	r3, r9, r3
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800a258:	b209      	sxth	r1, r1
    wAux = ((int32_t)pHandle->hC5) * hValfa;
 800a25a:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
    wIalfa_est_Next += wAux;
 800a25e:	9e03      	ldr	r6, [sp, #12]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800a260:	fa0f fb8b 	sxth.w	fp, fp
    wIalfa_est_Next += wAux;
 800a264:	fb08 3301 	mla	r3, r8, r1, r3
    hVbeta = ( int16_t ) ( wAux >> 16 ); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a268:	142d      	asrs	r5, r5, #16
    wIbeta_est_Next += wAux;
 800a26a:	fb08 280b 	mla	r8, r8, fp, r2
    wIbeta_est_Next += wAux;
 800a26e:	fb09 8805 	mla	r8, r9, r5, r8
    wAux = ((int32_t)pHandle->hC4) * hIalfa_err;
 800a272:	f9b4 5026 	ldrsh.w	r5, [r4, #38]	@ 0x26
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a276:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 800a278:	fb01 e105 	mla	r1, r1, r5, lr
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 800a27c:	fb05 7e0b 	mla	lr, r5, fp, r7
    wAux = ((int32_t)pHandle->hC3) * hAux_Alfa;
 800a280:	f9b4 5024 	ldrsh.w	r5, [r4, #36]	@ 0x24
    wIalfa_est_Next += wAux;
 800a284:	fb09 3306 	mla	r3, r9, r6, r3
    wAux = wAux * pHandle->hC6;
 800a288:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
    wIalfa_est_Next -= wAux;
 800a28c:	fb05 371c 	mls	r7, r5, ip, r3
    wIbeta_est_Next -= wAux;
 800a290:	fb05 8510 	mls	r5, r5, r0, r8
    wAux = (int32_t)hAux_Alfa >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a294:	fa4c fc02 	asr.w	ip, ip, r2
    wAux = (int32_t)hAux_Beta >> pHandle->F3POW2; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800a298:	4110      	asrs	r0, r2
    wAux = pHandle->_Super.hElSpeedDpp * wAux;
 800a29a:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
    wAux = wAux * pHandle->hC6;
 800a29e:	fb0c f309 	mul.w	r3, ip, r9
    wBemf_beta_est_Next -= wAux;
 800a2a2:	fb03 e812 	mls	r8, r3, r2, lr

    if (0 == pHandle->hForcedDirection)
 800a2a6:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
    wAux = wAux * pHandle->hC6;
 800a2aa:	fb00 f009 	mul.w	r0, r0, r9
    wBemf_alfa_est_Next += wAux;
 800a2ae:	fb00 1902 	mla	r9, r0, r2, r1
    if (0 == pHandle->hForcedDirection)
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d153      	bne.n	800a35e <STO_PLL_CalcElAngle+0x1de>
    {
      /* we are in auxiliary mode, then rely on the speed detected */
      if(pHandle->_Super.hElSpeedDpp >= 0)
 800a2b6:	2a00      	cmp	r2, #0
 800a2b8:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 800a2bc:	bfa8      	it	ge
 800a2be:	f04f 0a01 	movge.w	sl, #1
  Trig_Components Local_Components;
  int16_t hAux1;
  int16_t hAux2;
  int16_t hOutput;

  Local_Components = MCM_Trig_Functions(pHandle->_Super.hElAngle);
 800a2c2:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800a2c6:	f7f8 f9ed 	bl	80026a4 <MCM_Trig_Functions>
    hAux_Beta = (int16_t)(hAux_Beta * wDirection);
 800a2ca:	9b02      	ldr	r3, [sp, #8]
 800a2cc:	fb13 f60a 	smulbb	r6, r3, sl
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a2d0:	9b01      	ldr	r3, [sp, #4]
    hRotor_Speed = STO_ExecutePLL(pHandle, hAux_Alfa, -hAux_Beta);
 800a2d2:	4276      	negs	r6, r6
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a2d4:	fb13 f30a 	smulbb	r3, r3, sl

  /* Alfa & Beta BEMF multiplied by Cos & Sin*/
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
  wBeta_Cos_tmp = ((int32_t )hBemf_beta_est) * ((int32_t )Local_Components.hCos);
 800a2d8:	fb10 f606 	smulbb	r6, r0, r6
  wAlfa_Sin_tmp = ((int32_t )hBemf_alfa_est) * ((int32_t )Local_Components.hSin);
 800a2dc:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = (int16_t)(wAlfa_Sin_tmp / 32768);
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller(& pHandle->PIRegulator, (int32_t)(hAux1 ) - hAux2);
 800a2e0:	f346 36cf 	sbfx	r6, r6, #15, #16
 800a2e4:	f340 31cf 	sbfx	r1, r0, #15, #16
 800a2e8:	1a71      	subs	r1, r6, r1
 800a2ea:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800a2ee:	f7fe fc27 	bl	8008b40 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 800a2f2:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800a2f6:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
    pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 800a2fa:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	b2db      	uxtb	r3, r3
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800a300:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800a302:	bf12      	itee	ne
 800a304:	461a      	movne	r2, r3
 800a306:	2200      	moveq	r2, #0
    bBuffer_index = 0U;
 800a308:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800a30a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800a30e:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 800a312:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 800a316:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800a31a:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a31e:	88a3      	ldrh	r3, [r4, #4]
    pHandle->Ialfa_est = wIalfa_est_Next;
 800a320:	6627      	str	r7, [r4, #96]	@ 0x60
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a322:	4418      	add	r0, r3
 800a324:	b200      	sxth	r0, r0
    pHandle->Ibeta_est = wIbeta_est_Next;
 800a326:	e9c4 5919 	strd	r5, r9, [r4, #100]	@ 0x64
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800a32a:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
    pHandle->_Super.hElAngle += hRotor_Speed;
 800a32e:	80a0      	strh	r0, [r4, #4]
}
 800a330:	b007      	add	sp, #28
 800a332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    retValue = 0;
 800a336:	4628      	mov	r0, r5
}
 800a338:	b007      	add	sp, #28
 800a33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800a33e:	6663      	str	r3, [r4, #100]	@ 0x64
 800a340:	4698      	mov	r8, r3
 800a342:	e762      	b.n	800a20a <STO_PLL_CalcElAngle+0x8a>
      pHandle->wBemf_beta_est = (-INT16_MAX * ((int32_t)pHandle->hF2));
 800a344:	66e3      	str	r3, [r4, #108]	@ 0x6c
 800a346:	461f      	mov	r7, r3
 800a348:	e747      	b.n	800a1da <STO_PLL_CalcElAngle+0x5a>
    retValue = 0;
 800a34a:	4620      	mov	r0, r4
}
 800a34c:	b007      	add	sp, #28
 800a34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    else if (pHandle->Ialfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF1)))
 800a352:	425a      	negs	r2, r3
 800a354:	4591      	cmp	r9, r2
      pHandle->Ialfa_est = -INT16_MAX * ((int32_t)pHandle->hF1);
 800a356:	bfdc      	itt	le
 800a358:	6622      	strle	r2, [r4, #96]	@ 0x60
 800a35a:	4691      	movle	r9, r2
 800a35c:	e74c      	b.n	800a1f8 <STO_PLL_CalcElAngle+0x78>
    hAux_Alfa = (int16_t)(hAux_Alfa * wDirection);
 800a35e:	fa1f fa83 	uxth.w	sl, r3
 800a362:	e7ae      	b.n	800a2c2 <STO_PLL_CalcElAngle+0x142>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * ((int32_t)pHandle->hF2)))
 800a364:	425a      	negs	r2, r3
 800a366:	4596      	cmp	lr, r2
      pHandle->wBemf_alfa_est = -INT16_MAX * ((int32_t)pHandle->hF2);
 800a368:	bfdc      	itt	le
 800a36a:	66a2      	strle	r2, [r4, #104]	@ 0x68
 800a36c:	4696      	movle	lr, r2
 800a36e:	e725      	b.n	800a1bc <STO_PLL_CalcElAngle+0x3c>
 800a370:	200007a8 	.word	0x200007a8

0800a374 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 800a374:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800a376:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a37a:	2d00      	cmp	r5, #0
 800a37c:	f000 8096 	beq.w	800a4ac <STO_PLL_CalcAvrgMecSpeedUnit+0x138>
 800a380:	f100 0272 	add.w	r2, r0, #114	@ 0x72
 800a384:	eb02 0445 	add.w	r4, r2, r5, lsl #1
 800a388:	4613      	mov	r3, r2
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800a38a:	f04f 0c00 	mov.w	ip, #0
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800a38e:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a392:	42a3      	cmp	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800a394:	44f4      	add	ip, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a396:	d1fa      	bne.n	800a38e <STO_PLL_CalcAvrgMecSpeedUnit+0x1a>
      wAvrSpeed_dpp = wAvrSpeed_dpp / ((int16_t)bSpeedBufferSizeUnit);
 800a398:	fb9c fef5 	sdiv	lr, ip, r5
    int32_t wAvrQuadraticError = 0;
 800a39c:	f04f 0c00 	mov.w	ip, #0
      wError = ((int32_t)pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 800a3a0:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
 800a3a4:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a3a8:	42a2      	cmp	r2, r4
      wAvrQuadraticError += wError;
 800a3aa:	fb03 cc03 	mla	ip, r3, r3, ip
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a3ae:	d1f7      	bne.n	800a3a0 <STO_PLL_CalcAvrgMecSpeedUnit+0x2c>
    wAvrQuadraticError = wAvrQuadraticError / ((int16_t)bSpeedBufferSizeUnit);
 800a3b0:	fbbc f4f5 	udiv	r4, ip, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800a3b4:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 800a3b8:	17de      	asrs	r6, r3, #31
 800a3ba:	f8b0 c110 	ldrh.w	ip, [r0, #272]	@ 0x110
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800a3be:	8b45      	ldrh	r5, [r0, #26]
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 800a3c0:	f890 7104 	ldrb.w	r7, [r0, #260]	@ 0x104
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * pHandle->VariancePercentage;      
 800a3c4:	fbac 2303 	umull	r2, r3, ip, r3
 800a3c8:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = lAvrSquareSpeed / (int16_t)128;
 800a3cc:	09d2      	lsrs	r2, r2, #7
 800a3ce:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800a3d2:	7883      	ldrb	r3, [r0, #2]
    wAux = wAvrSpeed_dpp * ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800a3d4:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3d8:	42a2      	cmp	r2, r4
    wAux = wAux * ((int32_t)pHandle->_Super.SpeedUnit);
 800a3da:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3de:	bfd8      	it	le
 800a3e0:	2600      	movle	r6, #0
    wAux = wAux / ((int32_t)pHandle->_Super.DPPConvFactor);
 800a3e2:	69c5      	ldr	r5, [r0, #28]
 800a3e4:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3e8:	bfc8      	it	gt
 800a3ea:	2601      	movgt	r6, #1
    wAux = wAux / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a3ec:	7845      	ldrb	r5, [r0, #1]
 800a3ee:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800a3f2:	b21d      	sxth	r5, r3
 800a3f4:	800d      	strh	r5, [r1, #0]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800a3f6:	f880 60f5 	strb.w	r6, [r0, #245]	@ 0xf5
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800a3fa:	8185      	strh	r5, [r0, #12]
    if (false == pHandle->IsAlgorithmConverged)
 800a3fc:	f890 60f8 	ldrb.w	r6, [r0, #248]	@ 0xf8
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 800a400:	b99f      	cbnz	r7, 800a42a <STO_PLL_CalcAvrgMecSpeedUnit+0xb6>
    if (false == pHandle->IsAlgorithmConverged)
 800a402:	b346      	cbz	r6, 800a456 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800a404:	42a2      	cmp	r2, r4
 800a406:	dc23      	bgt.n	800a450 <STO_PLL_CalcAvrgMecSpeedUnit+0xdc>
        pHandle->ReliabilityCounter++;
 800a408:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800a40c:	f890 2117 	ldrb.w	r2, [r0, #279]	@ 0x117
        pHandle->ReliabilityCounter++;
 800a410:	3301      	adds	r3, #1
 800a412:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800a414:	429a      	cmp	r2, r3
        pHandle->ReliabilityCounter++;
 800a416:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
        if (pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys)
 800a41a:	d81c      	bhi.n	800a456 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a41c:	78c2      	ldrb	r2, [r0, #3]
 800a41e:	7002      	strb	r2, [r0, #0]
          pHandle->ReliabilityCounter = 0U;
 800a420:	2300      	movs	r3, #0
 800a422:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 800a426:	4618      	mov	r0, r3
 800a428:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800a42a:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800a42c:	f8b0 511a 	ldrh.w	r5, [r0, #282]	@ 0x11a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));
 800a430:	bfb8      	it	lt
 800a432:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800a434:	429d      	cmp	r5, r3
 800a436:	dc12      	bgt.n	800a45e <STO_PLL_CalcAvrgMecSpeedUnit+0xea>
    bool bIs_Bemf_Consistent = false;
 800a438:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 800a43a:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 800a43c:	462f      	mov	r7, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800a43e:	e9c0 733f 	strd	r7, r3, [r0, #252]	@ 0xfc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 800a442:	f880 50f9 	strb.w	r5, [r0, #249]	@ 0xf9
    if (false == pHandle->IsAlgorithmConverged)
 800a446:	b136      	cbz	r6, 800a456 <STO_PLL_CalcAvrgMecSpeedUnit+0xe2>
      if ((false == pHandle->IsSpeedReliable) || (false == bIs_Bemf_Consistent))
 800a448:	42a2      	cmp	r2, r4
 800a44a:	dddd      	ble.n	800a408 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
 800a44c:	2d00      	cmp	r5, #0
 800a44e:	d0db      	beq.n	800a408 <STO_PLL_CalcAvrgMecSpeedUnit+0x94>
        pHandle->ReliabilityCounter = 0U;
 800a450:	2300      	movs	r3, #0
 800a452:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 800a456:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800a45a:	f7ff bd81 	b.w	8009f60 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)pHandle->hBemf_alfa_est;
 800a45e:	f9b0 5070 	ldrsh.w	r5, [r0, #112]	@ 0x70
        wObsBemf = (int32_t)pHandle->hBemf_beta_est;
 800a462:	f9b0 7072 	ldrsh.w	r7, [r0, #114]	@ 0x72
        wObsBemfSq = wObsBemf * wObsBemf;
 800a466:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800a46a:	f890 5119 	ldrb.w	r5, [r0, #281]	@ 0x119
        wObsBemfSq += wObsBemf * wObsBemf;
 800a46e:	fb07 c707 	mla	r7, r7, r7, ip
        wEstBemf = (wAux * 32767) / ((int16_t)pHandle->_Super.hMaxReliableMecSpeedUnit);
 800a472:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800a476:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800a47a:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * ((int32_t)pHandle->BemfConsistencyGain)) / 64;
 800a47e:	fb03 f505 	mul.w	r5, r3, r5
 800a482:	2d00      	cmp	r5, #0
 800a484:	bfb8      	it	lt
 800a486:	353f      	addlt	r5, #63	@ 0x3f
 800a488:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 800a48a:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * ((int32_t)pHandle->BemfConsistencyCheck));
 800a48e:	2b00      	cmp	r3, #0
 800a490:	461d      	mov	r5, r3
 800a492:	f890 c118 	ldrb.w	ip, [r0, #280]	@ 0x118
 800a496:	bfb8      	it	lt
 800a498:	f103 053f 	addlt.w	r5, r3, #63	@ 0x3f
 800a49c:	11ad      	asrs	r5, r5, #6
 800a49e:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 800a4a2:	42af      	cmp	r7, r5
 800a4a4:	bfd4      	ite	le
 800a4a6:	2500      	movle	r5, #0
 800a4a8:	2501      	movgt	r5, #1
 800a4aa:	e7c8      	b.n	800a43e <STO_PLL_CalcAvrgMecSpeedUnit+0xca>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800a4ac:	462c      	mov	r4, r5
 800a4ae:	462b      	mov	r3, r5
 800a4b0:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800a4b2:	46ae      	mov	lr, r5
 800a4b4:	e781      	b.n	800a3ba <STO_PLL_CalcAvrgMecSpeedUnit+0x46>
 800a4b6:	bf00      	nop

0800a4b8 <STO_PLL_CalcAvrgElSpeedDpp>:
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 800a4b8:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
    int16_t hSpeedBufferSizeUnit = (int16_t)pHandle->SpeedBufferSizeUnit;
 800a4bc:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800a4c0:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4c4:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 800a4c8:	b410      	push	{r4}
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4ca:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 800a4ce:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800a4d2:	ebac 0101 	sub.w	r1, ip, r1
 800a4d6:	b289      	uxth	r1, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4d8:	4423      	add	r3, r4
    if (0 == hBufferSizeDiff)
 800a4da:	b959      	cbnz	r1, 800a4f4 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800a4dc:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
 800a4e0:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800a4e2:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
    pHandle->DppBufferSum = wSum;
 800a4e6:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 800a4ea:	4113      	asrs	r3, r2
}
 800a4ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800a4f0:	81c3      	strh	r3, [r0, #14]
}
 800a4f2:	4770      	bx	lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800a4f4:	440a      	add	r2, r1
 800a4f6:	b291      	uxth	r1, r2
 800a4f8:	b212      	sxth	r2, r2
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800a4fa:	4594      	cmp	ip, r2
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800a4fc:	bfdc      	itt	le
 800a4fe:	eba1 010c 	suble.w	r1, r1, ip
 800a502:	b20a      	sxthle	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800a504:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800a508:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
 800a50c:	1a9b      	subs	r3, r3, r2
 800a50e:	e7e8      	b.n	800a4e2 <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

0800a510 <STO_PLL_Clear>:
{
 800a510:	b510      	push	{r4, lr}
  * @retval none
  */
static void STO_InitSpeedBuffer(STO_PLL_Handle_t * pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 800a512:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
    pHandle->Ialfa_est = (int32_t)0;
 800a516:	2100      	movs	r1, #0
    pHandle->Ibeta_est = (int32_t)0;
 800a518:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
    pHandle->wBemf_beta_est = (int32_t)0;
 800a51c:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
    pHandle->Est_Bemf_Level = (int32_t)0;
 800a520:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 800a524:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 800a526:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 800a528:	81c1      	strh	r1, [r0, #14]
    pHandle->ConsistencyCounter = 0u;
 800a52a:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
    pHandle->IsAlgorithmConverged = false;
 800a52e:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
    pHandle->DppBufferSum = (int32_t)0;
 800a532:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
    pHandle->ForceConvergency = false;
 800a536:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /*init speed buffer*/
  for (b_i = 0U; b_i < bSpeedBufferSize; b_i++)
 800a53a:	b11a      	cbz	r2, 800a544 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800a53c:	0052      	lsls	r2, r2, #1
 800a53e:	3074      	adds	r0, #116	@ 0x74
 800a540:	f000 fa3e 	bl	800a9c0 <memset>
  }
  pHandle->Speed_Buffer_Index = 0U;
 800a544:	2100      	movs	r1, #0
 800a546:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800a54a:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800a54e:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 800a552:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PID_SetIntegralTerm(& pHandle->PIRegulator, (int32_t)0);
 800a556:	f7fe babf 	b.w	8008ad8 <PID_SetIntegralTerm>
 800a55a:	bf00      	nop

0800a55c <STO_PLL_Init>:
{
 800a55c:	b510      	push	{r4, lr}
 800a55e:	4604      	mov	r4, r0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800a560:	4b1c      	ldr	r3, [pc, #112]	@ (800a5d4 <STO_PLL_Init+0x78>)
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800a562:	f894 1116 	ldrb.w	r1, [r4, #278]	@ 0x116
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800a566:	f9b0 002e 	ldrsh.w	r0, [r0, #46]	@ 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800a56a:	f884 10f6 	strb.w	r1, [r4, #246]	@ 0xf6
    pHandle->EnableDualCheck = true;
 800a56e:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0U;
 800a570:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / pHandle->hF2);
 800a572:	fb93 f3f0 	sdiv	r3, r3, r0
 800a576:	b21b      	sxth	r3, r3
    pHandle->EnableDualCheck = true;
 800a578:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
    pHandle->F3POW2 = 0U;
 800a57c:	8661      	strh	r1, [r4, #50]	@ 0x32
    while (htempk != 0)
 800a57e:	b33b      	cbz	r3, 800a5d0 <STO_PLL_Init+0x74>
    wAux = ((int32_t)1);
 800a580:	4694      	mov	ip, r2
      htempk /= ((int16_t)2);
 800a582:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 800a586:	f102 0e01 	add.w	lr, r2, #1
 800a58a:	105b      	asrs	r3, r3, #1
 800a58c:	4611      	mov	r1, r2
      wAux *= ((int32_t)2);
 800a58e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    while (htempk != 0)
 800a592:	fa1f f28e 	uxth.w	r2, lr
 800a596:	d1f4      	bne.n	800a582 <STO_PLL_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 800a598:	fa0f f28c 	sxth.w	r2, ip
 800a59c:	8661      	strh	r1, [r4, #50]	@ 0x32
    wAux = ((int32_t)(pHandle->hF2)) * pHandle->hF3;
 800a59e:	fb00 f102 	mul.w	r1, r0, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800a5a2:	480d      	ldr	r0, [pc, #52]	@ (800a5d8 <STO_PLL_Init+0x7c>)
    pHandle->hF3 = (int16_t)wAux;
 800a5a4:	8622      	strh	r2, [r4, #48]	@ 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800a5a6:	17cb      	asrs	r3, r1, #31
 800a5a8:	fb80 0101 	smull	r0, r1, r0, r1
 800a5ac:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800a5b0:	8563      	strh	r3, [r4, #42]	@ 0x2a
    STO_PLL_Clear(pHandle);
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	f7ff ffac 	bl	800a510 <STO_PLL_Clear>
    PID_HandleInit(&pHandle->PIRegulator);
 800a5b8:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 800a5bc:	f7fe fa78 	bl	8008ab0 <PID_HandleInit>
    pHandle->_Super.hMecAccelUnitP = 0;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	8263      	strh	r3, [r4, #18]
    SMO_InitFromSTO(&gSMO, pHandle);
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	4805      	ldr	r0, [pc, #20]	@ (800a5dc <STO_PLL_Init+0x80>)
}
 800a5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SMO_InitFromSTO(&gSMO, pHandle);
 800a5cc:	f7fa bab8 	b.w	8004b40 <SMO_InitFromSTO>
 800a5d0:	4601      	mov	r1, r0
 800a5d2:	e7e6      	b.n	800a5a2 <STO_PLL_Init+0x46>
 800a5d4:	000fea5e 	.word	0x000fea5e
 800a5d8:	06488dc5 	.word	0x06488dc5
 800a5dc:	200007a8 	.word	0x200007a8

0800a5e0 <STO_PLL_IsObserverConverged>:
    int16_t hUpperThreshold;
    int16_t hLowerThreshold;
    int32_t wAux;
    int32_t wtemp;

    if (true == pHandle->ForceConvergency2)
 800a5e0:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 800a5e4:	4603      	mov	r3, r0
    if (true == pHandle->ForceConvergency2)
 800a5e6:	b112      	cbz	r2, 800a5ee <STO_PLL_IsObserverConverged+0xe>
    {
      *phForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a5e8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
 800a5ec:	800a      	strh	r2, [r1, #0]
    }

    if (true == pHandle->ForceConvergency)
 800a5ee:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 800a5f2:	b128      	cbz	r0, 800a600 <STO_PLL_IsObserverConverged+0x20>
    {
      bAux = true;
      pHandle->IsAlgorithmConverged = true;
 800a5f4:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a5f6:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800a5f8:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a5fc:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (bAux);
}
 800a5fe:	4770      	bx	lr
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a600:	f9b1 2000 	ldrsh.w	r2, [r1]
      hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a604:	f9b3 c00c 	ldrsh.w	ip, [r3, #12]
{
 800a608:	b530      	push	{r4, r5, lr}
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a60a:	fb0c fe02 	mul.w	lr, ip, r2
      if (wtemp > 0)
 800a60e:	f1be 0f00 	cmp.w	lr, #0
      wtemp = ((int32_t)hEstimatedSpeedUnit) * ((int32_t)*phForcedMecSpeedUnit);
 800a612:	4614      	mov	r4, r2
      if (wtemp > 0)
 800a614:	dd38      	ble.n	800a688 <STO_PLL_IsObserverConverged+0xa8>
        if (hEstimatedSpeedUnit < 0)
 800a616:	f1bc 0f00 	cmp.w	ip, #0
          hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800a61a:	bfbc      	itt	lt
 800a61c:	f1cc 0c00 	rsblt	ip, ip, #0
 800a620:	fa0f fc8c 	sxthlt.w	ip, ip
        if (*phForcedMecSpeedUnit < 0)
 800a624:	2a00      	cmp	r2, #0
 800a626:	db34      	blt.n	800a692 <STO_PLL_IsObserverConverged+0xb2>
        if (true == pHandle->IsSpeedReliable)
 800a628:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a62c:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a630:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800a634:	b349      	cbz	r1, 800a68a <STO_PLL_IsObserverConverged+0xaa>
          if ((uint16_t)hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed)
 800a636:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 800a63a:	fa1f f18c 	uxth.w	r1, ip
 800a63e:	428d      	cmp	r5, r1
 800a640:	d223      	bcs.n	800a68a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a642:	fb04 f202 	mul.w	r2, r4, r2
        hLowerThreshold = (int16_t)(wAux / ((int32_t)16));
 800a646:	2a00      	cmp	r2, #0
 800a648:	bfb8      	it	lt
 800a64a:	320f      	addlt	r2, #15
            if (hEstimatedSpeedUnit >= hLowerThreshold)
 800a64c:	f342 120f 	sbfx	r2, r2, #4, #16
 800a650:	4594      	cmp	ip, r2
 800a652:	db1a      	blt.n	800a68a <STO_PLL_IsObserverConverged+0xaa>
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a654:	fb04 fe0e 	mul.w	lr, r4, lr
        hUpperThreshold = (int16_t)(wAux / ((int32_t)16));
 800a658:	f1be 0f00 	cmp.w	lr, #0
 800a65c:	bfb8      	it	lt
 800a65e:	f10e 0e0f 	addlt.w	lr, lr, #15
              if (hEstimatedSpeedUnit <= hUpperThreshold)
 800a662:	f34e 1e0f 	sbfx	lr, lr, #4, #16
 800a666:	45f4      	cmp	ip, lr
 800a668:	dc0f      	bgt.n	800a68a <STO_PLL_IsObserverConverged+0xaa>
                pHandle->ConsistencyCounter++;
 800a66a:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a66e:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
                pHandle->ConsistencyCounter++;
 800a672:	3201      	adds	r2, #1
 800a674:	b2d2      	uxtb	r2, r2
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a676:	4291      	cmp	r1, r2
                pHandle->ConsistencyCounter++;
 800a678:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
                if (pHandle->ConsistencyCounter >= pHandle->StartUpConsistThreshold)
 800a67c:	d804      	bhi.n	800a688 <STO_PLL_IsObserverConverged+0xa8>
      pHandle->IsAlgorithmConverged = true;
 800a67e:	2001      	movs	r0, #1
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a680:	2200      	movs	r2, #0
      pHandle->IsAlgorithmConverged = true;
 800a682:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
      pHandle->_Super.bSpeedErrorNumber = 0U;
 800a686:	701a      	strb	r2, [r3, #0]
}
 800a688:	bd30      	pop	{r4, r5, pc}
                pHandle->ConsistencyCounter = 0U;
 800a68a:	2200      	movs	r2, #0
 800a68c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 800a690:	bd30      	pop	{r4, r5, pc}
          *phForcedMecSpeedUnit = -*phForcedMecSpeedUnit;
 800a692:	4252      	negs	r2, r2
 800a694:	b212      	sxth	r2, r2
 800a696:	800a      	strh	r2, [r1, #0]
        if (true == pHandle->IsSpeedReliable)
 800a698:	f893 10f5 	ldrb.w	r1, [r3, #245]	@ 0xf5
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_H);
 800a69c:	f893 e112 	ldrb.w	lr, [r3, #274]	@ 0x112
 800a6a0:	4614      	mov	r4, r2
        wAux = ((int32_t)*phForcedMecSpeedUnit) * ((int16_t)pHandle->SpeedValidationBand_L);
 800a6a2:	f893 2113 	ldrb.w	r2, [r3, #275]	@ 0x113
        if (true == pHandle->IsSpeedReliable)
 800a6a6:	2900      	cmp	r1, #0
 800a6a8:	d0ef      	beq.n	800a68a <STO_PLL_IsObserverConverged+0xaa>
 800a6aa:	e7c4      	b.n	800a636 <STO_PLL_IsObserverConverged+0x56>

0800a6ac <STO_PLL_GetEstimatedBemf>:
    vaux.alpha = pHandle->hBemf_alfa_est;
    vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (vaux);
 800a6ac:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	b299      	uxth	r1, r3
 800a6b2:	f361 020f 	bfi	r2, r1, #0, #16
 800a6b6:	0c1b      	lsrs	r3, r3, #16
 800a6b8:	f363 421f 	bfi	r2, r3, #16, #16
{
 800a6bc:	b082      	sub	sp, #8
}
 800a6be:	4610      	mov	r0, r2
 800a6c0:	b002      	add	sp, #8
 800a6c2:	4770      	bx	lr

0800a6c4 <STO_PLL_GetEstimatedCurrent>:
  *         observer
  * @param  pHandle: handler of the current instance of the STO component
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent(STO_PLL_Handle_t *pHandle)
{
 800a6c4:	4603      	mov	r3, r0
  iaux.beta = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (iaux);
 800a6c6:	2000      	movs	r0, #0
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a6c8:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800a6cc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800a6d0:	410a      	asrs	r2, r1
  return (iaux);
 800a6d2:	410b      	asrs	r3, r1
 800a6d4:	b292      	uxth	r2, r2
 800a6d6:	f362 000f 	bfi	r0, r2, #0, #16
 800a6da:	b29b      	uxth	r3, r3
{
 800a6dc:	b082      	sub	sp, #8
  return (iaux);
 800a6de:	f363 401f 	bfi	r0, r3, #16, #16
}
 800a6e2:	b002      	add	sp, #8
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop

0800a6e8 <STO_PLL_GetObserverGains>:
  * @param  phC2 pointer to int16_t used to return parameters hhC2
  * @param  phC4 pointer to int16_t used to return parameters hhC4
  * @retval none
  */
__weak void STO_PLL_GetObserverGains(STO_PLL_Handle_t *pHandle, int16_t *phC2, int16_t *phC4)
{
 800a6e8:	4603      	mov	r3, r0
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 800a6ea:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 800a6ee:	8008      	strh	r0, [r1, #0]
    *phC4 = pHandle->hC4;
 800a6f0:	f9b3 1026 	ldrsh.w	r1, [r3, #38]	@ 0x26
 800a6f4:	8011      	strh	r1, [r2, #0]
    SMO_InitFromSTO(&gSMO, pHandle);
 800a6f6:	4802      	ldr	r0, [pc, #8]	@ (800a700 <STO_PLL_GetObserverGains+0x18>)
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	f7fa ba21 	b.w	8004b40 <SMO_InitFromSTO>
 800a6fe:	bf00      	nop
 800a700:	200007a8 	.word	0x200007a8

0800a704 <STO_PLL_SetObserverGains>:
  * @param  wK1 new value for observer gain hhC1
  * @param  wK2 new value for observer gain hhC2
  * @retval none
  */
__weak void STO_PLL_SetObserverGains(STO_PLL_Handle_t *pHandle, int16_t hhC1, int16_t hhC2)
{
 800a704:	4603      	mov	r3, r0
  else
  {
#endif
    pHandle->hC2 = hhC1;
    pHandle->hC4 = hhC2;
    SMO_InitFromSTO(&gSMO, pHandle);
 800a706:	4803      	ldr	r0, [pc, #12]	@ (800a714 <STO_PLL_SetObserverGains+0x10>)
    pHandle->hC2 = hhC1;
 800a708:	8459      	strh	r1, [r3, #34]	@ 0x22
    pHandle->hC4 = hhC2;
 800a70a:	84da      	strh	r2, [r3, #38]	@ 0x26
    SMO_InitFromSTO(&gSMO, pHandle);
 800a70c:	4619      	mov	r1, r3
 800a70e:	f7fa ba17 	b.w	8004b40 <SMO_InitFromSTO>
 800a712:	bf00      	nop
 800a714:	200007a8 	.word	0x200007a8

0800a718 <STO_OTF_ResetPLL>:
  * @brief  It resets integral term of PLL during on-the-fly startup
  * @param  pHandle: handler of the current instance of the STO component
  * @retval none
  */
__weak void STO_OTF_ResetPLL(STO_Handle_t * pHandle)
{
 800a718:	b510      	push	{r4, lr}
 800a71a:	4604      	mov	r4, r0
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    PID_SetIntegralTerm(&pHdl->PIRegulator, (int32_t)0);
 800a71c:	6800      	ldr	r0, [r0, #0]
 800a71e:	2100      	movs	r1, #0
 800a720:	3034      	adds	r0, #52	@ 0x34
 800a722:	f7fe f9d9 	bl	8008ad8 <PID_SetIntegralTerm>
    SMO_InitFromSTO(&gSMO, pHandle);
 800a726:	4621      	mov	r1, r4
 800a728:	4802      	ldr	r0, [pc, #8]	@ (800a734 <STO_OTF_ResetPLL+0x1c>)
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a72a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SMO_InitFromSTO(&gSMO, pHandle);
 800a72e:	f7fa ba07 	b.w	8004b40 <SMO_InitFromSTO>
 800a732:	bf00      	nop
 800a734:	200007a8 	.word	0x200007a8

0800a738 <STO_ResetPLL>:
  * @brief  It resets integral term of PLL
  * @param  pHandle: handler of the current instance of the STO component
  * @retval none
  */
__weak void STO_ResetPLL(STO_PLL_Handle_t *pHandle)
{
 800a738:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 800a73a:	2100      	movs	r1, #0
{
 800a73c:	4604      	mov	r4, r0
    PID_SetIntegralTerm(&pHandle->PIRegulator, (int32_t)0);
 800a73e:	3034      	adds	r0, #52	@ 0x34
 800a740:	f7fe f9ca 	bl	8008ad8 <PID_SetIntegralTerm>
    SMO_InitFromSTO(&gSMO, pHandle);
 800a744:	4621      	mov	r1, r4
 800a746:	4802      	ldr	r0, [pc, #8]	@ (800a750 <STO_ResetPLL+0x18>)
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
}
 800a748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    SMO_InitFromSTO(&gSMO, pHandle);
 800a74c:	f7fa b9f8 	b.w	8004b40 <SMO_InitFromSTO>
 800a750:	200007a8 	.word	0x200007a8

0800a754 <STO_PLL_GetEstimatedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Est_Bemf_Level);
#else
  return (pHandle->Est_Bemf_Level);
#endif
}
 800a754:	f8d0 0100 	ldr.w	r0, [r0, #256]	@ 0x100
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop

0800a75c <STO_PLL_GetObservedBemfLevel>:
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  return ((MC_NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
#endif
}
 800a75c:	f8d0 00fc 	ldr.w	r0, [r0, #252]	@ 0xfc
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop

0800a764 <STO_PLL_IsVarianceTight>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    tempStatus = pHdl->IsSpeedReliable;
 800a764:	6803      	ldr	r3, [r0, #0]
#ifdef NULL_PTR_STO_PLL_SPD_POS_FDB
  }
#endif
  return (tempStatus);
}
 800a766:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 800a76a:	4770      	bx	lr

0800a76c <STO_PLL_ForceConvergency1>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency = true;
 800a76c:	6803      	ldr	r3, [r0, #0]
 800a76e:	2201      	movs	r2, #1
{
 800a770:	4601      	mov	r1, r0
    pHdl->ForceConvergency = true;
 800a772:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    SMO_InitFromSTO(&gSMO, pHandle);
 800a776:	4801      	ldr	r0, [pc, #4]	@ (800a77c <STO_PLL_ForceConvergency1+0x10>)
 800a778:	f7fa b9e2 	b.w	8004b40 <SMO_InitFromSTO>
 800a77c:	200007a8 	.word	0x200007a8

0800a780 <STO_PLL_ForceConvergency2>:
  }
  else
  {
#endif
    STO_PLL_Handle_t *pHdl = (STO_PLL_Handle_t *)pHandle->_Super; //cstat !MISRAC2012-Rule-11.3
    pHdl->ForceConvergency2 = true;
 800a780:	6803      	ldr	r3, [r0, #0]
 800a782:	2201      	movs	r2, #1
{
 800a784:	4601      	mov	r1, r0
    pHdl->ForceConvergency2 = true;
 800a786:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    SMO_InitFromSTO(&gSMO, pHandle);
 800a78a:	4801      	ldr	r0, [pc, #4]	@ (800a790 <STO_PLL_ForceConvergency2+0x10>)
 800a78c:	f7fa b9d8 	b.w	8004b40 <SMO_InitFromSTO>
 800a790:	200007a8 	.word	0x200007a8

0800a794 <STO_SetDirection>:
/**
  * @brief  forces the rotation direction
  * @param  direction: imposed direction
  */
__weak void STO_SetDirection(STO_PLL_Handle_t *pHandle, int8_t direction)
{
 800a794:	4603      	mov	r3, r0
  }
  else
  {
#endif
    pHandle->hForcedDirection = direction;
    SMO_InitFromSTO(&gSMO, pHandle);
 800a796:	4803      	ldr	r0, [pc, #12]	@ (800a7a4 <STO_SetDirection+0x10>)
    pHandle->hForcedDirection = direction;
 800a798:	f883 1124 	strb.w	r1, [r3, #292]	@ 0x124
    SMO_InitFromSTO(&gSMO, pHandle);
 800a79c:	4619      	mov	r1, r3
 800a79e:	f7fa b9cf 	b.w	8004b40 <SMO_InitFromSTO>
 800a7a2:	bf00      	nop
 800a7a4:	200007a8 	.word	0x200007a8

0800a7a8 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800a7a8:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800a7aa:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800a7ac:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800a7ae:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800a7b2:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800a7b4:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800a7b6:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800a7b8:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800a7ba:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800a7bc:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800a7be:	6303      	str	r3, [r0, #48]	@ 0x30
    FD_FastDiv(&(pHandle->fd), 1, (int32_t)(pHandle->hTransitionSteps));
#endif
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800a7c0:	4770      	bx	lr
 800a7c2:	bf00      	nop

0800a7c4 <VSS_Init>:
{
 800a7c4:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800a7c6:	f7ff ffef 	bl	800a7a8 <VSS_Clear>
}
 800a7ca:	bd08      	pop	{r3, pc}

0800a7cc <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 800a7cc:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 800a7d0:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 800a7d2:	b11a      	cbz	r2, 800a7dc <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 800a7d4:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 800a7d8:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800a7da:	4770      	bx	lr
{
 800a7dc:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a7de:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 800a7e2:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a7e4:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800a7e6:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a7ea:	785a      	ldrb	r2, [r3, #1]
 800a7ec:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a7f0:	4460      	add	r0, ip
 800a7f2:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a7f6:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800a7f8:	b200      	sxth	r0, r0
 800a7fa:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800a7fc:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800a7fe:	b1fc      	cbz	r4, 800a840 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 800a800:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 800a804:	b1f2      	cbz	r2, 800a844 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 800a806:	3a01      	subs	r2, #1
 800a808:	b212      	sxth	r2, r2
 800a80a:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800a80c:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800a810:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800a812:	db26      	blt.n	800a862 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 800a814:	eba1 0e0e 	sub.w	lr, r1, lr
 800a818:	fa0f fe8e 	sxth.w	lr, lr
 800a81c:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800a81e:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 800a822:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 800a826:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800a82a:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 800a82e:	fb12 f205 	smulbb	r2, r2, r5
 800a832:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 800a834:	db0e      	blt.n	800a854 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 800a836:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800a838:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 800a83a:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 800a83e:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 800a840:	8098      	strh	r0, [r3, #4]
}
 800a842:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 800a844:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 800a848:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 800a84a:	2401      	movs	r4, #1
 800a84c:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 800a850:	8098      	strh	r0, [r3, #4]
}
 800a852:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 800a854:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 800a858:	2c00      	cmp	r4, #0
 800a85a:	d0f1      	beq.n	800a840 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 800a85c:	440a      	add	r2, r1
 800a85e:	b210      	sxth	r0, r2
 800a860:	e7ee      	b.n	800a840 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 800a862:	ebae 0e01 	sub.w	lr, lr, r1
 800a866:	fa0f fe8e 	sxth.w	lr, lr
 800a86a:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 800a86e:	e7d6      	b.n	800a81e <VSS_CalcElAngle+0x52>

0800a870 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 800a870:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 800a872:	2a01      	cmp	r2, #1
{
 800a874:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 800a876:	d922      	bls.n	800a8be <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 800a878:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a87a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a87c:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a87e:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a880:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800a882:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a886:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800a888:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a88a:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a88e:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 800a890:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a894:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a898:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800a89c:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800a89e:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 800a8a2:	b212      	sxth	r2, r2
 800a8a4:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 800a8a6:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800a8a8:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 800a8aa:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 800a8ac:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 800a8b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800a8b2:	b970      	cbnz	r0, 800a8d2 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a8b4:	78da      	ldrb	r2, [r3, #3]
 800a8b6:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 800a8b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8bc:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 800a8be:	d00d      	beq.n	800a8dc <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a8c0:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 800a8c4:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800a8c8:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 800a8ca:	bb00      	cbnz	r0, 800a90e <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800a8cc:	78da      	ldrb	r2, [r3, #3]
 800a8ce:	701a      	strb	r2, [r3, #0]
}
 800a8d0:	4770      	bx	lr
 800a8d2:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f7ff bb42 	b.w	8009f60 <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800a8dc:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 800a8e0:	f8a1 c000 	strh.w	ip, [r1]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a8e4:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a8e6:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 800a8e8:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a8ec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a8f0:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a8f2:	fb00 f00c 	mul.w	r0, r0, ip
                                            / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a8f6:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a8fa:	785a      	ldrb	r2, [r3, #1]
 800a8fc:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 800a900:	2000      	movs	r0, #0
 800a902:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 800a904:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a908:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 800a90a:	2800      	cmp	r0, #0
 800a90c:	d0de      	beq.n	800a8cc <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800a90e:	4618      	mov	r0, r3
 800a910:	f7ff bb26 	b.w	8009f60 <SPD_IsMecSpeedReliable>

0800a914 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a914:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 800a916:	8601      	strh	r1, [r0, #48]	@ 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a918:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 800a91c:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a91e:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop

0800a924 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800a924:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800a928:	b9a3      	cbnz	r3, 800a954 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a92a:	8b43      	ldrh	r3, [r0, #26]
{
 800a92c:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a92e:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a930:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a934:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800a938:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800a93c:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 800a93e:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 800a942:	b942      	cbnz	r2, 800a956 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a944:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800a948:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800a94a:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 800a94e:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a950:	8541      	strh	r1, [r0, #42]	@ 0x2a
      }
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800a952:	bd10      	pop	{r4, pc}
 800a954:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800a956:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 800a958:	fb02 f303 	mul.w	r3, r2, r3
 800a95c:	4a0e      	ldr	r2, [pc, #56]	@ (800a998 <VSS_SetMecAcceleration+0x74>)
 800a95e:	fba2 2303 	umull	r2, r3, r2, r3
 800a962:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 800a966:	3301      	adds	r3, #1
 800a968:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a96a:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 800a96e:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 800a970:	b91b      	cbnz	r3, 800a97a <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a972:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a974:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a976:	6242      	str	r2, [r0, #36]	@ 0x24
}
 800a978:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800a97a:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800a97e:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800a982:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a986:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800a988:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800a98c:	fb0e f303 	mul.w	r3, lr, r3
 800a990:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800a992:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800a994:	6242      	str	r2, [r0, #36]	@ 0x24
 800a996:	e7ef      	b.n	800a978 <VSS_SetMecAcceleration+0x54>
 800a998:	10624dd3 	.word	0x10624dd3

0800a99c <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 800a99c:	b151      	cbz	r1, 800a9b4 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 800a99e:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 800a9a8:	b923      	cbnz	r3, 800a9b4 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 800a9aa:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 800a9ae:	7003      	strb	r3, [r0, #0]
        bAux = false;
 800a9b0:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 800a9b2:	4770      	bx	lr
  bool bAux = true;
 800a9b4:	2001      	movs	r0, #1
 800a9b6:	4770      	bx	lr

0800a9b8 <VSS_TransitionEnded>:
#ifdef NULL_PTR_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 800a9b8:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop

0800a9c0 <memset>:
 800a9c0:	4402      	add	r2, r0
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d100      	bne.n	800a9ca <memset+0xa>
 800a9c8:	4770      	bx	lr
 800a9ca:	f803 1b01 	strb.w	r1, [r3], #1
 800a9ce:	e7f9      	b.n	800a9c4 <memset+0x4>

0800a9d0 <__libc_init_array>:
 800a9d0:	b570      	push	{r4, r5, r6, lr}
 800a9d2:	4d0d      	ldr	r5, [pc, #52]	@ (800aa08 <__libc_init_array+0x38>)
 800a9d4:	4c0d      	ldr	r4, [pc, #52]	@ (800aa0c <__libc_init_array+0x3c>)
 800a9d6:	1b64      	subs	r4, r4, r5
 800a9d8:	10a4      	asrs	r4, r4, #2
 800a9da:	2600      	movs	r6, #0
 800a9dc:	42a6      	cmp	r6, r4
 800a9de:	d109      	bne.n	800a9f4 <__libc_init_array+0x24>
 800a9e0:	4d0b      	ldr	r5, [pc, #44]	@ (800aa10 <__libc_init_array+0x40>)
 800a9e2:	4c0c      	ldr	r4, [pc, #48]	@ (800aa14 <__libc_init_array+0x44>)
 800a9e4:	f000 f86c 	bl	800aac0 <_init>
 800a9e8:	1b64      	subs	r4, r4, r5
 800a9ea:	10a4      	asrs	r4, r4, #2
 800a9ec:	2600      	movs	r6, #0
 800a9ee:	42a6      	cmp	r6, r4
 800a9f0:	d105      	bne.n	800a9fe <__libc_init_array+0x2e>
 800a9f2:	bd70      	pop	{r4, r5, r6, pc}
 800a9f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9f8:	4798      	blx	r3
 800a9fa:	3601      	adds	r6, #1
 800a9fc:	e7ee      	b.n	800a9dc <__libc_init_array+0xc>
 800a9fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa02:	4798      	blx	r3
 800aa04:	3601      	adds	r6, #1
 800aa06:	e7f2      	b.n	800a9ee <__libc_init_array+0x1e>
 800aa08:	0800aebc 	.word	0x0800aebc
 800aa0c:	0800aebc 	.word	0x0800aebc
 800aa10:	0800aebc 	.word	0x0800aebc
 800aa14:	0800aec0 	.word	0x0800aec0

0800aa18 <memcpy>:
 800aa18:	440a      	add	r2, r1
 800aa1a:	4291      	cmp	r1, r2
 800aa1c:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa20:	d100      	bne.n	800aa24 <memcpy+0xc>
 800aa22:	4770      	bx	lr
 800aa24:	b510      	push	{r4, lr}
 800aa26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa2e:	4291      	cmp	r1, r2
 800aa30:	d1f9      	bne.n	800aa26 <memcpy+0xe>
 800aa32:	bd10      	pop	{r4, pc}

0800aa34 <round>:
 800aa34:	ec51 0b10 	vmov	r0, r1, d0
 800aa38:	b570      	push	{r4, r5, r6, lr}
 800aa3a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800aa3e:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800aa42:	2a13      	cmp	r2, #19
 800aa44:	460b      	mov	r3, r1
 800aa46:	4605      	mov	r5, r0
 800aa48:	dc1b      	bgt.n	800aa82 <round+0x4e>
 800aa4a:	2a00      	cmp	r2, #0
 800aa4c:	da0b      	bge.n	800aa66 <round+0x32>
 800aa4e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800aa52:	3201      	adds	r2, #1
 800aa54:	bf04      	itt	eq
 800aa56:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa5a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800aa5e:	2200      	movs	r2, #0
 800aa60:	4619      	mov	r1, r3
 800aa62:	4610      	mov	r0, r2
 800aa64:	e015      	b.n	800aa92 <round+0x5e>
 800aa66:	4c15      	ldr	r4, [pc, #84]	@ (800aabc <round+0x88>)
 800aa68:	4114      	asrs	r4, r2
 800aa6a:	ea04 0601 	and.w	r6, r4, r1
 800aa6e:	4306      	orrs	r6, r0
 800aa70:	d00f      	beq.n	800aa92 <round+0x5e>
 800aa72:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800aa76:	fa41 f202 	asr.w	r2, r1, r2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	ea23 0304 	bic.w	r3, r3, r4
 800aa80:	e7ed      	b.n	800aa5e <round+0x2a>
 800aa82:	2a33      	cmp	r2, #51	@ 0x33
 800aa84:	dd08      	ble.n	800aa98 <round+0x64>
 800aa86:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800aa8a:	d102      	bne.n	800aa92 <round+0x5e>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	f7f5 fcf3 	bl	8000478 <__adddf3>
 800aa92:	ec41 0b10 	vmov	d0, r0, r1
 800aa96:	bd70      	pop	{r4, r5, r6, pc}
 800aa98:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800aa9c:	f04f 34ff 	mov.w	r4, #4294967295
 800aaa0:	40f4      	lsrs	r4, r6
 800aaa2:	4204      	tst	r4, r0
 800aaa4:	d0f5      	beq.n	800aa92 <round+0x5e>
 800aaa6:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800aaaa:	2201      	movs	r2, #1
 800aaac:	408a      	lsls	r2, r1
 800aaae:	1952      	adds	r2, r2, r5
 800aab0:	bf28      	it	cs
 800aab2:	3301      	addcs	r3, #1
 800aab4:	ea22 0204 	bic.w	r2, r2, r4
 800aab8:	e7d2      	b.n	800aa60 <round+0x2c>
 800aaba:	bf00      	nop
 800aabc:	000fffff 	.word	0x000fffff

0800aac0 <_init>:
 800aac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac2:	bf00      	nop
 800aac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aac6:	bc08      	pop	{r3}
 800aac8:	469e      	mov	lr, r3
 800aaca:	4770      	bx	lr

0800aacc <_fini>:
 800aacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aace:	bf00      	nop
 800aad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad2:	bc08      	pop	{r3}
 800aad4:	469e      	mov	lr, r3
 800aad6:	4770      	bx	lr
