<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3{left:805px;bottom:68px;letter-spacing:0.09px;}
#t2_3{left:844px;bottom:68px;letter-spacing:-0.06px;}
#t3_3{left:738px;bottom:1076px;letter-spacing:0.24px;}
#t4_3{left:824px;bottom:1051px;letter-spacing:0.13px;}
#t5_3{left:69px;bottom:1022px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_3{left:69px;bottom:1002px;letter-spacing:0.18px;word-spacing:0.01px;}
#t7_3{left:69px;bottom:987px;letter-spacing:-0.15px;}
#t8_3{left:124px;bottom:987px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_3{left:492px;bottom:987px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ta_3{left:817px;bottom:987px;letter-spacing:-0.16px;}
#tb_3{left:69px;bottom:972px;letter-spacing:-0.15px;}
#tc_3{left:124px;bottom:972px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_3{left:402px;bottom:972px;letter-spacing:-0.06px;}
#te_3{left:817px;bottom:972px;letter-spacing:-0.17px;}
#tf_3{left:69px;bottom:957px;letter-spacing:-0.16px;}
#tg_3{left:124px;bottom:957px;letter-spacing:-0.15px;}
#th_3{left:294px;bottom:957px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ti_3{left:817px;bottom:957px;letter-spacing:-0.17px;}
#tj_3{left:69px;bottom:941px;letter-spacing:-0.15px;}
#tk_3{left:142px;bottom:941px;letter-spacing:-0.12px;}
#tl_3{left:252px;bottom:941px;letter-spacing:-0.06px;}
#tm_3{left:817px;bottom:941px;letter-spacing:-0.17px;}
#tn_3{left:69px;bottom:926px;letter-spacing:-0.14px;}
#to_3{left:142px;bottom:926px;letter-spacing:-0.12px;}
#tp_3{left:390px;bottom:926px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tq_3{left:817px;bottom:926px;letter-spacing:-0.16px;}
#tr_3{left:69px;bottom:911px;letter-spacing:-0.15px;}
#ts_3{left:142px;bottom:911px;letter-spacing:-0.12px;}
#tt_3{left:264px;bottom:911px;letter-spacing:-0.06px;}
#tu_3{left:817px;bottom:911px;letter-spacing:-0.17px;}
#tv_3{left:69px;bottom:895px;letter-spacing:-0.15px;}
#tw_3{left:142px;bottom:895px;letter-spacing:-0.12px;}
#tx_3{left:342px;bottom:895px;letter-spacing:-0.05px;}
#ty_3{left:817px;bottom:895px;letter-spacing:-0.17px;}
#tz_3{left:69px;bottom:880px;letter-spacing:-0.15px;}
#t10_3{left:142px;bottom:880px;letter-spacing:-0.12px;}
#t11_3{left:282px;bottom:880px;letter-spacing:-0.06px;}
#t12_3{left:817px;bottom:880px;letter-spacing:-0.17px;}
#t13_3{left:69px;bottom:865px;letter-spacing:-0.15px;}
#t14_3{left:142px;bottom:865px;letter-spacing:-0.12px;}
#t15_3{left:366px;bottom:865px;letter-spacing:-0.06px;}
#t16_3{left:817px;bottom:865px;letter-spacing:-0.17px;}
#t17_3{left:69px;bottom:850px;letter-spacing:-0.15px;}
#t18_3{left:142px;bottom:850px;letter-spacing:-0.12px;}
#t19_3{left:210px;bottom:850px;letter-spacing:-0.06px;}
#t1a_3{left:817px;bottom:850px;letter-spacing:-0.17px;}
#t1b_3{left:69px;bottom:834px;letter-spacing:-0.16px;}
#t1c_3{left:124px;bottom:834px;letter-spacing:-0.14px;}
#t1d_3{left:258px;bottom:834px;letter-spacing:-0.06px;}
#t1e_3{left:817px;bottom:834px;letter-spacing:-0.17px;}
#t1f_3{left:69px;bottom:791px;letter-spacing:0.18px;word-spacing:0.01px;}
#t1g_3{left:69px;bottom:771px;letter-spacing:0.17px;word-spacing:0.01px;}
#t1h_3{left:69px;bottom:756px;letter-spacing:-0.16px;}
#t1i_3{left:124px;bottom:756px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_3{left:264px;bottom:756px;letter-spacing:-0.06px;}
#t1k_3{left:817px;bottom:756px;letter-spacing:-0.17px;}
#t1l_3{left:69px;bottom:741px;letter-spacing:-0.13px;}
#t1m_3{left:124px;bottom:741px;letter-spacing:-0.13px;}
#t1n_3{left:288px;bottom:741px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_3{left:420px;bottom:741px;letter-spacing:-0.06px;}
#t1p_3{left:809px;bottom:741px;letter-spacing:-0.1px;}
#t1q_3{left:69px;bottom:726px;letter-spacing:-0.12px;}
#t1r_3{left:124px;bottom:726px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_3{left:398px;bottom:726px;letter-spacing:-0.13px;}
#t1t_3{left:522px;bottom:726px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1u_3{left:809px;bottom:726px;letter-spacing:-0.17px;}
#t1v_3{left:69px;bottom:711px;letter-spacing:-0.15px;}
#t1w_3{left:124px;bottom:711px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_3{left:570px;bottom:711px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1y_3{left:809px;bottom:711px;letter-spacing:-0.15px;}
#t1z_3{left:69px;bottom:695px;letter-spacing:-0.14px;}
#t20_3{left:142px;bottom:695px;letter-spacing:-0.12px;}
#t21_3{left:558px;bottom:695px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t22_3{left:801px;bottom:695px;letter-spacing:-0.18px;}
#t23_3{left:69px;bottom:680px;letter-spacing:-0.14px;}
#t24_3{left:142px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_3{left:540px;bottom:680px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t26_3{left:801px;bottom:680px;letter-spacing:-0.18px;}
#t27_3{left:69px;bottom:665px;letter-spacing:-0.15px;}
#t28_3{left:124px;bottom:665px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t29_3{left:606px;bottom:665px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2a_3{left:801px;bottom:665px;letter-spacing:-0.15px;}
#t2b_3{left:69px;bottom:650px;letter-spacing:-0.15px;}
#t2c_3{left:124px;bottom:650px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2d_3{left:636px;bottom:650px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2e_3{left:801px;bottom:650px;letter-spacing:-0.15px;}
#t2f_3{left:69px;bottom:634px;letter-spacing:-0.15px;}
#t2g_3{left:124px;bottom:634px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2h_3{left:594px;bottom:634px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2i_3{left:801px;bottom:634px;letter-spacing:-0.14px;}
#t2j_3{left:69px;bottom:619px;letter-spacing:-0.15px;}
#t2k_3{left:124px;bottom:619px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2l_3{left:516px;bottom:619px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2m_3{left:801px;bottom:619px;letter-spacing:-0.17px;}
#t2n_3{left:69px;bottom:604px;letter-spacing:-0.14px;}
#t2o_3{left:142px;bottom:604px;letter-spacing:-0.12px;}
#t2p_3{left:546px;bottom:604px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2q_3{left:801px;bottom:604px;letter-spacing:-0.17px;}
#t2r_3{left:69px;bottom:588px;letter-spacing:-0.14px;}
#t2s_3{left:142px;bottom:588px;letter-spacing:-0.12px;}
#t2t_3{left:486px;bottom:588px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2u_3{left:801px;bottom:588px;letter-spacing:-0.18px;}
#t2v_3{left:69px;bottom:573px;letter-spacing:-0.12px;}
#t2w_3{left:124px;bottom:573px;letter-spacing:-0.14px;}
#t2x_3{left:708px;bottom:573px;letter-spacing:-0.06px;}
#t2y_3{left:801px;bottom:573px;letter-spacing:-0.14px;}
#t2z_3{left:69px;bottom:558px;letter-spacing:-0.12px;}
#t30_3{left:124px;bottom:558px;letter-spacing:-0.14px;}
#t31_3{left:690px;bottom:558px;letter-spacing:-0.06px;}
#t32_3{left:801px;bottom:558px;letter-spacing:-0.14px;}
#t33_3{left:69px;bottom:543px;letter-spacing:-0.16px;}
#t34_3{left:124px;bottom:543px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t35_3{left:654px;bottom:543px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t36_3{left:801px;bottom:543px;letter-spacing:-0.15px;}
#t37_3{left:69px;bottom:527px;letter-spacing:-0.13px;}
#t38_3{left:142px;bottom:527px;letter-spacing:-0.12px;}
#t39_3{left:720px;bottom:527px;letter-spacing:-0.06px;}
#t3a_3{left:801px;bottom:527px;letter-spacing:-0.14px;}
#t3b_3{left:69px;bottom:512px;letter-spacing:-0.13px;}
#t3c_3{left:142px;bottom:512px;letter-spacing:-0.12px;}
#t3d_3{left:648px;bottom:512px;letter-spacing:-0.06px;}
#t3e_3{left:801px;bottom:512px;letter-spacing:-0.13px;}
#t3f_3{left:69px;bottom:497px;letter-spacing:-0.13px;}
#t3g_3{left:142px;bottom:497px;letter-spacing:-0.12px;}
#t3h_3{left:540px;bottom:497px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3i_3{left:801px;bottom:497px;letter-spacing:-0.17px;}
#t3j_3{left:69px;bottom:481px;letter-spacing:-0.14px;}
#t3k_3{left:124px;bottom:481px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t3l_3{left:69px;bottom:466px;letter-spacing:-0.13px;}
#t3m_3{left:142px;bottom:466px;letter-spacing:-0.12px;}
#t3n_3{left:708px;bottom:466px;letter-spacing:-0.05px;word-spacing:-0.02px;}
#t3o_3{left:801px;bottom:466px;letter-spacing:-0.14px;}
#t3p_3{left:69px;bottom:451px;letter-spacing:-0.13px;}
#t3q_3{left:142px;bottom:451px;letter-spacing:-0.12px;}
#t3r_3{left:552px;bottom:451px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3s_3{left:801px;bottom:451px;letter-spacing:-0.17px;}
#t3t_3{left:69px;bottom:436px;letter-spacing:-0.13px;}
#t3u_3{left:142px;bottom:436px;letter-spacing:-0.12px;}
#t3v_3{left:630px;bottom:436px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_3{left:801px;bottom:436px;letter-spacing:-0.12px;}
#t3x_3{left:69px;bottom:420px;letter-spacing:-0.12px;}
#t3y_3{left:124px;bottom:420px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3z_3{left:732px;bottom:420px;letter-spacing:-0.06px;}
#t40_3{left:801px;bottom:420px;letter-spacing:-0.14px;}
#t41_3{left:69px;bottom:405px;letter-spacing:-0.12px;}
#t42_3{left:142px;bottom:405px;letter-spacing:-0.11px;}
#t43_3{left:690px;bottom:405px;letter-spacing:-0.07px;word-spacing:0.01px;}
#t44_3{left:801px;bottom:405px;letter-spacing:-0.16px;}
#t45_3{left:69px;bottom:390px;letter-spacing:-0.13px;}
#t46_3{left:142px;bottom:390px;letter-spacing:-0.12px;}
#t47_3{left:606px;bottom:390px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t48_3{left:801px;bottom:390px;letter-spacing:-0.12px;}
#t49_3{left:69px;bottom:375px;letter-spacing:-0.16px;}
#t4a_3{left:124px;bottom:375px;letter-spacing:-0.13px;}
#t4b_3{left:576px;bottom:375px;letter-spacing:-0.06px;}
#t4c_3{left:801px;bottom:375px;letter-spacing:-0.14px;}
#t4d_3{left:69px;bottom:359px;letter-spacing:-0.13px;}
#t4e_3{left:142px;bottom:359px;letter-spacing:-0.12px;}
#t4f_3{left:564px;bottom:359px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_3{left:801px;bottom:359px;letter-spacing:-0.17px;}
#t4h_3{left:69px;bottom:344px;letter-spacing:-0.14px;}
#t4i_3{left:124px;bottom:344px;letter-spacing:-0.13px;}
#t4j_3{left:714px;bottom:344px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_3{left:801px;bottom:344px;letter-spacing:-0.17px;}
#t4l_3{left:69px;bottom:329px;letter-spacing:-0.16px;}
#t4m_3{left:124px;bottom:329px;letter-spacing:-0.13px;}
#t4n_3{left:444px;bottom:329px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4o_3{left:801px;bottom:329px;letter-spacing:-0.17px;}
#t4p_3{left:69px;bottom:313px;letter-spacing:-0.13px;}
#t4q_3{left:142px;bottom:313px;letter-spacing:-0.12px;}
#t4r_3{left:576px;bottom:313px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4s_3{left:801px;bottom:313px;letter-spacing:-0.17px;}
#t4t_3{left:69px;bottom:298px;letter-spacing:-0.12px;}
#t4u_3{left:142px;bottom:298px;letter-spacing:-0.11px;}
#t4v_3{left:606px;bottom:298px;letter-spacing:-0.06px;}
#t4w_3{left:801px;bottom:298px;letter-spacing:-0.12px;}
#t4x_3{left:69px;bottom:283px;letter-spacing:-0.12px;}
#t4y_3{left:124px;bottom:283px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4z_3{left:124px;bottom:268px;letter-spacing:-0.13px;}
#t50_3{left:124px;bottom:252px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t51_3{left:124px;bottom:237px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_3{left:594px;bottom:237px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t53_3{left:801px;bottom:237px;letter-spacing:-0.15px;}
#t54_3{left:69px;bottom:222px;letter-spacing:-0.13px;}
#t55_3{left:142px;bottom:222px;letter-spacing:-0.12px;}
#t56_3{left:142px;bottom:206px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t57_3{left:450px;bottom:206px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t58_3{left:801px;bottom:206px;letter-spacing:-0.18px;}
#t59_3{left:69px;bottom:191px;letter-spacing:-0.13px;}
#t5a_3{left:142px;bottom:191px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5b_3{left:486px;bottom:191px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_3{left:801px;bottom:191px;letter-spacing:-0.18px;}
#t5d_3{left:69px;bottom:176px;letter-spacing:-0.13px;}
#t5e_3{left:142px;bottom:176px;letter-spacing:-0.12px;}
#t5f_3{left:492px;bottom:176px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5g_3{left:801px;bottom:176px;letter-spacing:-0.18px;}
#t5h_3{left:69px;bottom:161px;letter-spacing:-0.13px;}
#t5i_3{left:142px;bottom:161px;letter-spacing:-0.12px;}
#t5j_3{left:744px;bottom:161px;letter-spacing:-0.06px;}
#t5k_3{left:801px;bottom:161px;letter-spacing:-0.15px;}
#t5l_3{left:69px;bottom:145px;letter-spacing:-0.12px;}
#t5m_3{left:142px;bottom:145px;letter-spacing:-0.12px;}
#t5n_3{left:142px;bottom:130px;letter-spacing:-0.13px;}
#t5o_3{left:216px;bottom:130px;letter-spacing:-0.06px;}
#t5p_3{left:801px;bottom:130px;letter-spacing:-0.18px;}
#t5q_3{left:69px;bottom:115px;letter-spacing:-0.13px;}
#t5r_3{left:142px;bottom:115px;letter-spacing:-0.12px;}
#t5s_3{left:504px;bottom:115px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5t_3{left:801px;bottom:115px;letter-spacing:-0.18px;}

.s1_3{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_3{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s3_3{font-size:24px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s4_3{font-size:12px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s5_3{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3" style="-webkit-user-select: none;"><object width="935" height="1210" data="3/3.svg" type="image/svg+xml" id="pdf3" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3" class="t s1_3">Vol. 4 </span><span id="t2_3" class="t s2_3">iii </span>
<span id="t3_3" class="t s3_3">CONTENTS </span>
<span id="t4_3" class="t s4_3">PAGE </span>
<span id="t5_3" class="t s5_3">CHAPTER 1 </span>
<span id="t6_3" class="t s5_3">ABOUT THIS MANUAL </span>
<span id="t7_3" class="t s2_3">1.1 </span><span id="t8_3" class="t s2_3">INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL </span><span id="t9_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ta_3" class="t s2_3">1-1 </span>
<span id="tb_3" class="t s2_3">1.2 </span><span id="tc_3" class="t s2_3">OVERVIEW OF THE MODEL-SPECIFIC REGISTERS</span><span id="td_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="te_3" class="t s2_3">1-4 </span>
<span id="tf_3" class="t s2_3">1.3 </span><span id="tg_3" class="t s2_3">NOTATIONAL CONVENTIONS </span><span id="th_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ti_3" class="t s2_3">1-5 </span>
<span id="tj_3" class="t s2_3">1.3.1 </span><span id="tk_3" class="t s2_3">Bit and Byte Order </span><span id="tl_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tm_3" class="t s2_3">1-5 </span>
<span id="tn_3" class="t s2_3">1.3.2 </span><span id="to_3" class="t s2_3">Reserved Bits and Software Compatibility </span><span id="tp_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tq_3" class="t s2_3">1-5 </span>
<span id="tr_3" class="t s2_3">1.3.3 </span><span id="ts_3" class="t s2_3">Instruction Operands</span><span id="tt_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tu_3" class="t s2_3">1-6 </span>
<span id="tv_3" class="t s2_3">1.3.4 </span><span id="tw_3" class="t s2_3">Hexadecimal and Binary Numbers </span><span id="tx_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ty_3" class="t s2_3">1-6 </span>
<span id="tz_3" class="t s2_3">1.3.5 </span><span id="t10_3" class="t s2_3">Segmented Addressing </span><span id="t11_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t12_3" class="t s2_3">1-6 </span>
<span id="t13_3" class="t s2_3">1.3.6 </span><span id="t14_3" class="t s2_3">Syntax for CPUID, CR, and MSR Values </span><span id="t15_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t16_3" class="t s2_3">1-7 </span>
<span id="t17_3" class="t s2_3">1.3.7 </span><span id="t18_3" class="t s2_3">Exceptions </span><span id="t19_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1a_3" class="t s2_3">1-7 </span>
<span id="t1b_3" class="t s2_3">1.4 </span><span id="t1c_3" class="t s2_3">RELATED LITERATURE </span><span id="t1d_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1e_3" class="t s2_3">1-8 </span>
<span id="t1f_3" class="t s5_3">CHAPTER 2 </span>
<span id="t1g_3" class="t s5_3">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t1h_3" class="t s2_3">2.1 </span><span id="t1i_3" class="t s2_3">ARCHITECTURAL MSRS </span><span id="t1j_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_3" class="t s2_3">2-3 </span>
<span id="t1l_3" class="t s2_3">2.2 </span><span id="t1m_3" class="t s2_3">MSRS IN THE INTEL® CORE™ </span><span id="t1n_3" class="t s2_3">2 PROCESSOR FAMILY </span><span id="t1o_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1p_3" class="t s2_3">2-67 </span>
<span id="t1q_3" class="t s2_3">2.3 </span><span id="t1r_3" class="t s2_3">MSRS IN THE 45 NM AND 32 NM INTEL ATOM® </span><span id="t1s_3" class="t s2_3">PROCESSOR FAMILY </span><span id="t1t_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1u_3" class="t s2_3">2-81 </span>
<span id="t1v_3" class="t s2_3">2.4 </span><span id="t1w_3" class="t s2_3">MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE </span><span id="t1x_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1y_3" class="t s2_3">2-93 </span>
<span id="t1z_3" class="t s2_3">2.4.1 </span><span id="t20_3" class="t s2_3">MSRs with Model-Specific Behavior in the Silvermont Microarchitecture </span><span id="t21_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t22_3" class="t s2_3">2-106 </span>
<span id="t23_3" class="t s2_3">2.4.2 </span><span id="t24_3" class="t s2_3">MSRs in Intel Atom® Processors Based on Airmont Microarchitecture </span><span id="t25_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t26_3" class="t s2_3">2-109 </span>
<span id="t27_3" class="t s2_3">2.5 </span><span id="t28_3" class="t s2_3">MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE </span><span id="t29_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2a_3" class="t s2_3">2-111 </span>
<span id="t2b_3" class="t s2_3">2.6 </span><span id="t2c_3" class="t s2_3">MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT PLUS MICROARCHITECTURE</span><span id="t2d_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2e_3" class="t s2_3">2-135 </span>
<span id="t2f_3" class="t s2_3">2.7 </span><span id="t2g_3" class="t s2_3">MSRS IN INTEL ATOM® PROCESSORS BASED ON TREMONT MICROARCHITECTURE </span><span id="t2h_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2i_3" class="t s2_3">2-139 </span>
<span id="t2j_3" class="t s2_3">2.8 </span><span id="t2k_3" class="t s2_3">MSRS IN PROCESSORS BASED ON NEHALEM MICROARCHITECTURE </span><span id="t2l_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2m_3" class="t s2_3">2-141 </span>
<span id="t2n_3" class="t s2_3">2.8.1 </span><span id="t2o_3" class="t s2_3">Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series </span><span id="t2p_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2q_3" class="t s2_3">2-159 </span>
<span id="t2r_3" class="t s2_3">2.8.2 </span><span id="t2s_3" class="t s2_3">Additional MSRs in the Intel® Xeon® Processor 7500 Series </span><span id="t2t_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2u_3" class="t s2_3">2-161 </span>
<span id="t2v_3" class="t s2_3">2.9 </span><span id="t2w_3" class="t s2_3">MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES BASED ON WESTMERE MICROARCHITECTURE </span><span id="t2x_3" class="t s2_3">. . . . . . . . . . . . . . . </span><span id="t2y_3" class="t s2_3">2-175 </span>
<span id="t2z_3" class="t s2_3">2.10 </span><span id="t30_3" class="t s2_3">MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY BASED ON WESTMERE MICROARCHITECTURE </span><span id="t31_3" class="t s2_3">. . . . . . . . . . . . . . . . . . </span><span id="t32_3" class="t s2_3">2-176 </span>
<span id="t33_3" class="t s2_3">2.11 </span><span id="t34_3" class="t s2_3">MSRS IN THE INTEL® PROCESSOR FAMILY BASED ON SANDY BRIDGE MICROARCHITECTURE </span><span id="t35_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t36_3" class="t s2_3">2-178 </span>
<span id="t37_3" class="t s2_3">2.11.1 </span><span id="t38_3" class="t s2_3">MSRs in the 2nd Generation Intel® Core™ Processor Family Based on Sandy Bridge Microarchitecture </span><span id="t39_3" class="t s2_3">. . . . . . . . . . . . . .</span><span id="t3a_3" class="t s2_3">2-198 </span>
<span id="t3b_3" class="t s2_3">2.11.2 </span><span id="t3c_3" class="t s2_3">MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge Microarchitecture </span><span id="t3d_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3e_3" class="t s2_3">2-202 </span>
<span id="t3f_3" class="t s2_3">2.11.3 </span><span id="t3g_3" class="t s2_3">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family</span><span id="t3h_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3i_3" class="t s2_3">2-206 </span>
<span id="t3j_3" class="t s2_3">2.12 </span><span id="t3k_3" class="t s2_3">MSRS IN THE 3RD GENERATION INTEL® CORE™ PROCESSOR FAMILY BASED ON IVY BRIDGE MICROARCHITECTURE . . . 2-209 </span>
<span id="t3l_3" class="t s2_3">2.12.1 </span><span id="t3m_3" class="t s2_3">MSRs in the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture </span><span id="t3n_3" class="t s2_3">. . . . . . . . . . . . . . . .</span><span id="t3o_3" class="t s2_3">2-213 </span>
<span id="t3p_3" class="t s2_3">2.12.2 </span><span id="t3q_3" class="t s2_3">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family</span><span id="t3r_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3s_3" class="t s2_3">2-220 </span>
<span id="t3t_3" class="t s2_3">2.12.3 </span><span id="t3u_3" class="t s2_3">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families</span><span id="t3v_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3w_3" class="t s2_3">2-222 </span>
<span id="t3x_3" class="t s2_3">2.13 </span><span id="t3y_3" class="t s2_3">MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS BASED ON HASWELL MICROARCHITECTURE </span><span id="t3z_3" class="t s2_3">. . . . . . . . . . . </span><span id="t40_3" class="t s2_3">2-225 </span>
<span id="t41_3" class="t s2_3">2.13.1 </span><span id="t42_3" class="t s2_3">MSRs in the 4th Generation Intel® Core™ Processor Family Based on Haswell Microarchitecture </span><span id="t43_3" class="t s2_3">. . . . . . . . . . . . . . . . . . .</span><span id="t44_3" class="t s2_3">2-231 </span>
<span id="t45_3" class="t s2_3">2.13.2 </span><span id="t46_3" class="t s2_3">Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors </span><span id="t47_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t48_3" class="t s2_3">2-243 </span>
<span id="t49_3" class="t s2_3">2.14 </span><span id="t4a_3" class="t s2_3">MSRS IN THE INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY </span><span id="t4b_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_3" class="t s2_3">2-244 </span>
<span id="t4d_3" class="t s2_3">2.14.1 </span><span id="t4e_3" class="t s2_3">Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family </span><span id="t4f_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4g_3" class="t s2_3">2-254 </span>
<span id="t4h_3" class="t s2_3">2.15 </span><span id="t4i_3" class="t s2_3">MSRS IN THE INTEL® CORE™ M PROCESSORS AND THE 5TH GENERATION INTEL® CORE™ PROCESSORS </span><span id="t4j_3" class="t s2_3">. . . . . . . . . . . . . . </span><span id="t4k_3" class="t s2_3">2-264 </span>
<span id="t4l_3" class="t s2_3">2.16 </span><span id="t4m_3" class="t s2_3">MSRS IN THE INTEL® XEON® PROCESSOR E5 V4 FAMILY</span><span id="t4n_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_3" class="t s2_3">2-268 </span>
<span id="t4p_3" class="t s2_3">2.16.1 </span><span id="t4q_3" class="t s2_3">Additional MSRs Supported in the Intel® Xeon® Processor D Product Family </span><span id="t4r_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4s_3" class="t s2_3">2-279 </span>
<span id="t4t_3" class="t s2_3">2.16.2 </span><span id="t4u_3" class="t s2_3">Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families </span><span id="t4v_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4w_3" class="t s2_3">2-281 </span>
<span id="t4x_3" class="t s2_3">2.17 </span><span id="t4y_3" class="t s2_3">MSRS IN THE 6TH GENERATION, 7TH GENERATION, 8TH GENERATION, 9TH GENERATION, 10TH GENERATION, 11TH </span>
<span id="t4z_3" class="t s2_3">GENERATION, 12TH GENERATION, AND 13TH GENERATION INTEL® CORE™ PROCESSORS, INTEL® XEON® SCALABLE </span>
<span id="t50_3" class="t s2_3">PROCESSOR FAMILY, 2ND, 3RD, AND 4TH GENERATION INTEL® XEON® SCALABLE PROCESSOR FAMILY, 8TH </span>
<span id="t51_3" class="t s2_3">GENERATION INTEL® CORE™ I3 PROCESSORS, AND INTEL® XEON® E PROCESSORS </span><span id="t52_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t53_3" class="t s2_3">2-284 </span>
<span id="t54_3" class="t s2_3">2.17.1 </span><span id="t55_3" class="t s2_3">MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based on Kaby Lake </span>
<span id="t56_3" class="t s2_3">Microarchitecture and Coffee Lake Microarchitecture </span><span id="t57_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t58_3" class="t s2_3">2-307 </span>
<span id="t59_3" class="t s2_3">2.17.2 </span><span id="t5a_3" class="t s2_3">MSRs Specific to 8th Generation Intel® Core™ i3 Processors </span><span id="t5b_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5c_3" class="t s2_3">2-309 </span>
<span id="t5d_3" class="t s2_3">2.17.3 </span><span id="t5e_3" class="t s2_3">MSRs Introduced in 10th Generation Intel® Core™ Processors </span><span id="t5f_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5g_3" class="t s2_3">2-315 </span>
<span id="t5h_3" class="t s2_3">2.17.4 </span><span id="t5i_3" class="t s2_3">MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake Microarchitecture </span><span id="t5j_3" class="t s2_3">. . . . . . . . . .</span><span id="t5k_3" class="t s2_3">2-319 </span>
<span id="t5l_3" class="t s2_3">2.17.5 </span><span id="t5m_3" class="t s2_3">MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid </span>
<span id="t5n_3" class="t s2_3">Architecture </span><span id="t5o_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5p_3" class="t s2_3">2-322 </span>
<span id="t5q_3" class="t s2_3">2.17.6 </span><span id="t5r_3" class="t s2_3">MSRs Introduced in the Intel® Xeon® Scalable Processor Family </span><span id="t5s_3" class="t s2_3">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5t_3" class="t s2_3">2-331 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
