static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nunsigned long V_2 ;\r\n__asm__ __volatile__("ldxa [%1] %2, %0"\r\n: "=&r" (ret)\r\n: "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E));\r\nreturn V_2 ;\r\n}\r\nstatic void F_2 ( unsigned long V_1 , unsigned long V_3 )\r\n{\r\n__asm__ __volatile__("stxa %0, [%1] %2\n\t"\r\n"membar #Sync"\r\n:\r\n: "r" (val), "r" (addr), "i" (ASI_PHYS_BYPASS_EC_E)\r\n: "memory");\r\nif ( V_1 == V_4 ) {\r\nF_3 ( 1 ) ;\r\n}\r\n}\r\nstatic void F_4 ( int V_5 )\r\n{\r\nunsigned long V_6 = F_1 ( V_7 ) ;\r\nif ( V_5 )\r\nV_6 |= V_8 ;\r\nelse\r\nV_6 &= ~ V_8 ;\r\nF_2 ( V_7 , V_6 ) ;\r\n( void ) F_1 ( V_7 ) ;\r\n}\r\nstatic void F_5 ( int V_9 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long V_13 , V_14 , V_6 ;\r\nV_14 = ( V_10 * V_15 ) ;\r\nV_14 /= ( V_16 * V_12 * 1000000000UL ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nV_13 = ( V_6 & V_17 )\r\n>> V_18 ;\r\nV_6 &= ~ V_17 ;\r\nV_6 |= V_14 << V_18 ;\r\nF_2 ( V_7 , V_6 ) ;\r\nV_6 = F_1 ( V_7 ) ;\r\nif ( V_9 && ! ( V_6 & V_8 ) ) {\r\nunsigned long V_19 ;\r\nV_19 = ( V_16 *\r\n( V_14 + V_13 ) *\r\n1000000UL *\r\nV_11 ) / V_10 ;\r\nF_3 ( V_19 + 1UL ) ;\r\n}\r\n}\r\nstatic void F_6 ( unsigned long V_20 , unsigned long V_21 ,\r\nunsigned long V_10 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long V_22 ;\r\nF_7 ( V_22 ) ;\r\nV_20 &= ~ V_23 ;\r\nif ( V_11 == 2 && V_12 == 1 ) {\r\nF_4 ( 0 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\n} else if ( V_11 == 1 && V_12 == 2 ) {\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_4 ( 1 ) ;\r\n} else if ( V_11 == 1 && V_12 > 2 ) {\r\nF_6 ( V_20 , V_24 , V_10 ,\r\n1 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 > 2 && V_12 == 1 ) {\r\nF_6 ( V_20 , V_24 , V_10 ,\r\nV_11 , 2 ) ;\r\nF_6 ( V_20 , V_21 , V_10 ,\r\n2 , V_12 ) ;\r\n} else if ( V_11 < V_12 ) {\r\nF_5 ( 0 , V_10 , V_11 , V_12 ) ;\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\n} else if ( V_11 > V_12 ) {\r\nF_2 ( V_4 , V_20 | V_21 ) ;\r\nF_5 ( 1 , V_10 , V_11 , V_12 ) ;\r\n} else {\r\nF_8 () ;\r\n}\r\nF_9 ( V_22 ) ;\r\n}\r\nstatic unsigned long F_10 ( unsigned int V_25 )\r\n{\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn V_26 ;\r\ncase 1 :\r\nreturn V_24 ;\r\ncase 2 :\r\nreturn V_27 ;\r\ncase 3 :\r\nreturn V_28 ;\r\ncase 4 :\r\nreturn V_29 ;\r\ndefault:\r\nF_8 () ;\r\n}\r\n}\r\nstatic unsigned long F_11 ( unsigned int V_25 )\r\n{\r\nswitch ( V_25 ) {\r\ncase 0 :\r\nreturn 1 ;\r\ncase 1 :\r\nreturn 2 ;\r\ncase 2 :\r\nreturn 4 ;\r\ncase 3 :\r\nreturn 6 ;\r\ncase 4 :\r\nreturn 8 ;\r\ndefault:\r\nF_8 () ;\r\n}\r\n}\r\nstatic unsigned long F_12 ( unsigned long V_20 )\r\n{\r\nunsigned long V_2 ;\r\nswitch ( V_20 & V_23 ) {\r\ncase V_26 :\r\nV_2 = 1 ;\r\nbreak;\r\ncase V_24 :\r\nV_2 = 2 ;\r\nbreak;\r\ncase V_27 :\r\nV_2 = 4 ;\r\nbreak;\r\ncase V_28 :\r\nV_2 = 6 ;\r\nbreak;\r\ncase V_29 :\r\nV_2 = 8 ;\r\nbreak;\r\ndefault:\r\nF_8 () ;\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_13 ( unsigned int V_30 )\r\n{\r\nT_1 V_31 ;\r\nunsigned long V_10 , V_20 ;\r\nF_14 ( & V_31 , F_15 ( V_32 ) ) ;\r\nF_16 ( V_32 , F_17 ( V_30 ) ) ;\r\nV_10 = F_18 ( V_30 ) / 1000 ;\r\nV_20 = F_1 ( V_4 ) ;\r\nF_16 ( V_32 , & V_31 ) ;\r\nreturn V_10 / F_12 ( V_20 ) ;\r\n}\r\nstatic int F_19 ( struct V_33 * V_34 , unsigned int V_25 )\r\n{\r\nunsigned int V_30 = V_34 -> V_30 ;\r\nunsigned long V_21 , V_35 ;\r\nunsigned long V_10 , V_12 , V_11 , V_20 ;\r\nT_1 V_31 ;\r\nF_14 ( & V_31 , F_15 ( V_32 ) ) ;\r\nF_16 ( V_32 , F_17 ( V_30 ) ) ;\r\nV_35 = V_10 = F_18 ( V_30 ) / 1000 ;\r\nV_21 = F_10 ( V_25 ) ;\r\nV_12 = F_11 ( V_25 ) ;\r\nV_35 /= V_12 ;\r\nV_20 = F_1 ( V_4 ) ;\r\nV_11 = F_12 ( V_20 ) ;\r\nif ( V_11 != V_12 )\r\nF_6 ( V_20 , V_21 , V_10 * 1000 ,\r\nV_11 , V_12 ) ;\r\nF_16 ( V_32 , & V_31 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_20 ( struct V_33 * V_34 )\r\n{\r\nunsigned int V_30 = V_34 -> V_30 ;\r\nunsigned long V_10 = F_18 ( V_30 ) / 1000 ;\r\nstruct V_36 * V_37 =\r\n& V_38 [ V_30 ] . V_37 [ 0 ] ;\r\nV_37 [ 0 ] . V_39 = 0 ;\r\nV_37 [ 0 ] . V_40 = V_10 / 1 ;\r\nV_37 [ 1 ] . V_39 = 1 ;\r\nV_37 [ 1 ] . V_40 = V_10 / 2 ;\r\nV_37 [ 2 ] . V_39 = 2 ;\r\nV_37 [ 2 ] . V_40 = V_10 / 4 ;\r\nV_37 [ 2 ] . V_39 = 3 ;\r\nV_37 [ 2 ] . V_40 = V_10 / 6 ;\r\nV_37 [ 2 ] . V_39 = 4 ;\r\nV_37 [ 2 ] . V_40 = V_10 / 8 ;\r\nV_37 [ 2 ] . V_39 = 5 ;\r\nV_37 [ 3 ] . V_40 = V_41 ;\r\nV_34 -> V_42 . V_43 = 0 ;\r\nV_34 -> V_44 = V_10 ;\r\nreturn F_21 ( V_34 , V_37 ) ;\r\n}\r\nstatic int F_22 ( struct V_33 * V_34 )\r\n{\r\nif ( V_45 ) {\r\nF_23 ( V_34 -> V_30 ) ;\r\nF_19 ( V_34 , 0 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_24 ( void )\r\n{\r\nunsigned long V_46 , V_47 , V_48 ;\r\nint V_2 ;\r\nif ( V_49 != V_50 )\r\nreturn - V_51 ;\r\n__asm__("rdpr %%ver, %0" : "=r" (ver));\r\nV_46 = ( ( V_48 >> 48 ) & 0xffff ) ;\r\nV_47 = ( ( V_48 >> 32 ) & 0xffff ) ;\r\nif ( V_46 == 0x17 && V_47 == 0x13 ) {\r\nstruct V_52 * V_53 ;\r\nV_2 = - V_54 ;\r\nV_53 = F_25 ( sizeof( * V_53 ) , V_55 ) ;\r\nif ( ! V_53 )\r\ngoto V_56;\r\nV_38 = F_25 ( ( V_57 * sizeof( * V_38 ) ) ,\r\nV_55 ) ;\r\nif ( ! V_38 )\r\ngoto V_56;\r\nV_53 -> V_58 = F_20 ;\r\nV_53 -> V_59 = V_60 ;\r\nV_53 -> V_61 = F_19 ;\r\nV_53 -> V_62 = F_13 ;\r\nV_53 -> exit = F_22 ;\r\nstrcpy ( V_53 -> V_63 , L_1 ) ;\r\nV_45 = V_53 ;\r\nV_2 = F_26 ( V_53 ) ;\r\nif ( V_2 )\r\ngoto V_56;\r\nreturn 0 ;\r\nV_56:\r\nif ( V_53 ) {\r\nF_27 ( V_53 ) ;\r\nV_45 = NULL ;\r\n}\r\nF_27 ( V_38 ) ;\r\nV_38 = NULL ;\r\nreturn V_2 ;\r\n}\r\nreturn - V_51 ;\r\n}\r\nstatic void T_3 F_28 ( void )\r\n{\r\nif ( V_45 ) {\r\nF_29 ( V_45 ) ;\r\nF_27 ( V_45 ) ;\r\nV_45 = NULL ;\r\nF_27 ( V_38 ) ;\r\nV_38 = NULL ;\r\n}\r\n}
