

================================================================
== Vivado HLS Report for 'Conv_3'
================================================================
* Date:           Tue Jun 11 19:35:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  433|  27235667|  433|  27235667|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |   12804|     12804|         6|          1|          1|        12800|    yes   |
        |- Loop 2     |      33|        33|         3|          1|          1|           32|    yes   |
        |- Loop 3     |  214454|  27235658|    214454|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |    7060|      7060|         6|          1|          1|         7056|    yes   |
        | + Loop 3.2  |  207389|    207389|        35|          5|          1|        41472|    yes   |
        |- Loop 4     |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+--------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 5, depth = 35
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 6, States = { 21 22 23 24 25 26 }
  Pipeline-2 : II = 5, D = 35, States = { 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 }
  Pipeline-3 : II = 1, D = 6, States = { 64 65 66 67 68 69 }
  Pipeline-4 : II = 1, D = 3, States = { 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s & !tmp_85)
	20  / (!tmp_s & tmp_85)
	64  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_90)
	18  / (tmp_90)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_89)
	19  / (!tmp_89)
21 --> 
	27  / (exitcond_flatten9)
	22  / (!exitcond_flatten9)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	21  / true
27 --> 
	28  / true
28 --> 
	63  / (exitcond_flatten11)
	29  / (!exitcond_flatten11)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	28  / true
63 --> 
	20  / true
64 --> 
	70  / (exitcond_flatten)
	65  / (!exitcond_flatten)
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	64  / true
70 --> 
	71  / true
71 --> 
	74  / (exitcond)
	72  / (!exitcond)
72 --> 
	73  / true
73 --> 
	71  / true
74 --> 
	19  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 75 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:25]   --->   Operation 75 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 76 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/convolution.h:27]   --->   Operation 76 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 77 [1/1] (2.18ns)   --->   "%tmp_V_90 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:29]   --->   Operation 77 'read' 'tmp_V_90' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_90)" [ULTRA_HLS/convolution.h:31]   --->   Operation 78 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 79 [1/1] (2.18ns)   --->   "%tmp_V_92 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:33]   --->   Operation 79 'read' 'tmp_V_92' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_92)" [ULTRA_HLS/convolution.h:35]   --->   Operation 80 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 81 [1/1] (2.18ns)   --->   "%tmp_V_94 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:37]   --->   Operation 81 'read' 'tmp_V_94' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 82 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_94)" [ULTRA_HLS/convolution.h:39]   --->   Operation 82 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_96 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:41]   --->   Operation 83 'read' 'tmp_V_96' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_96)" [ULTRA_HLS/convolution.h:43]   --->   Operation 84 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 85 [1/1] (2.18ns)   --->   "%tmp_V_98 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:45]   --->   Operation 85 'read' 'tmp_V_98' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_98)" [ULTRA_HLS/convolution.h:47]   --->   Operation 86 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 87 [1/1] (2.18ns)   --->   "%tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:49]   --->   Operation 87 'read' 'tmp_V_100' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 88 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_100)" [ULTRA_HLS/convolution.h:51]   --->   Operation 88 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([336 x i8]* @A_V_0, [336 x i8]* @A_V_1164, [336 x i8]* @A_V_2165, [336 x i8]* @A_V_3166, [336 x i8]* @A_V_4167, [336 x i8]* @A_V_5168, [336 x i8]* @A_V_6169, [336 x i8]* @A_V_7170, [336 x i8]* @A_V_8, [336 x i8]* @A_V_9, [336 x i8]* @A_V_10, [336 x i8]* @A_V_11, [336 x i8]* @A_V_12, [336 x i8]* @A_V_13, [336 x i8]* @A_V_14, [336 x i8]* @A_V_15, [336 x i8]* @A_V_16, [336 x i8]* @A_V_17, [336 x i8]* @A_V_18, [336 x i8]* @A_V_19, [336 x i8]* @A_V_20, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:16]   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2560 x i8]* @B_V_0, [2560 x i8]* @B_V_1171, [2560 x i8]* @B_V_2172, [2560 x i8]* @B_V_3173, [2560 x i8]* @B_V_4174, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:17]   --->   Operation 92 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i8]* @bias_V, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/convolution.h:18]   --->   Operation 93 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.18ns)   --->   "%tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:53]   --->   Operation 94 'read' 'tmp_V_102' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_102)" [ULTRA_HLS/convolution.h:55]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 96 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 2" [ULTRA_HLS/convolution.h:57]   --->   Operation 96 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %3" [ULTRA_HLS/convolution.h:57]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (2.42ns)   --->   "%tmp_85 = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/convolution.h:78]   --->   Operation 98 'icmp' 'tmp_85' <Predicate = (!tmp_s)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %.preheader485.preheader, label %7" [ULTRA_HLS/convolution.h:78]   --->   Operation 99 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_98 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 100 'sext' 'lhs_V' <Predicate = (!tmp_s & !tmp_85)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_94 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 101 'sext' 'rhs_V' <Predicate = (!tmp_s & !tmp_85)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_87 = sext i16 %tmp_V_92 to i32" [ULTRA_HLS/convolution.h:115]   --->   Operation 102 'sext' 'tmp_87' <Predicate = (!tmp_s & !tmp_85)> <Delay = 0.00>
ST_8 : Operation 103 [3/3] (3.89ns)   --->   "%tmp24 = mul i32 %tmp_87, %tmp_87" [ULTRA_HLS/convolution.h:115]   --->   Operation 103 'mul' 'tmp24' <Predicate = (!tmp_s & !tmp_85)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [3/3] (3.89ns)   --->   "%tmp25 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 104 'mul' 'tmp25' <Predicate = (!tmp_s & !tmp_85)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:80]   --->   Operation 105 'br' <Predicate = (!tmp_s & tmp_85)> <Delay = 1.76>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i16 %tmp_V_102 to i8" [ULTRA_HLS/convolution.h:59]   --->   Operation 106 'trunc' 'tmp_106' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "store i8 %tmp_106, i8* @multiple_V, align 1" [ULTRA_HLS/convolution.h:59]   --->   Operation 107 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:60]   --->   Operation 108 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 109 [2/3] (3.89ns)   --->   "%tmp24 = mul i32 %tmp_87, %tmp_87" [ULTRA_HLS/convolution.h:115]   --->   Operation 109 'mul' 'tmp24' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 110 [2/3] (3.89ns)   --->   "%tmp25 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 110 'mul' 'tmp25' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 111 [1/3] (0.00ns)   --->   "%tmp24 = mul i32 %tmp_87, %tmp_87" [ULTRA_HLS/convolution.h:115]   --->   Operation 111 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 112 [1/3] (0.00ns)   --->   "%tmp25 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 112 'mul' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 113 [5/5] (3.95ns)   --->   "%p_6 = mul i32 %tmp25, %tmp24" [ULTRA_HLS/convolution.h:115]   --->   Operation 113 'mul' 'p_6' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 114 [4/5] (3.95ns)   --->   "%p_6 = mul i32 %tmp25, %tmp24" [ULTRA_HLS/convolution.h:115]   --->   Operation 114 'mul' 'p_6' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 115 [3/5] (3.95ns)   --->   "%p_6 = mul i32 %tmp25, %tmp24" [ULTRA_HLS/convolution.h:115]   --->   Operation 115 'mul' 'p_6' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 116 [2/5] (3.95ns)   --->   "%p_6 = mul i32 %tmp25, %tmp24" [ULTRA_HLS/convolution.h:115]   --->   Operation 116 'mul' 'p_6' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 117 [1/5] (3.95ns)   --->   "%p_6 = mul i32 %tmp25, %tmp24" [ULTRA_HLS/convolution.h:115]   --->   Operation 117 'mul' 'p_6' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 118 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_6, %lhs_V" [ULTRA_HLS/convolution.h:115]   --->   Operation 118 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (1.76ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%i8 = phi i31 [ 0, %7 ], [ %i, %9 ]" [ULTRA_HLS/convolution.h:116]   --->   Operation 120 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%i8_cast = zext i31 %i8 to i32" [ULTRA_HLS/convolution.h:116]   --->   Operation 121 'zext' 'i8_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_90 = icmp slt i32 %i8_cast, %KER_bound" [ULTRA_HLS/convolution.h:116]   --->   Operation 122 'icmp' 'tmp_90' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (2.52ns)   --->   "%i = add i31 %i8, 1" [ULTRA_HLS/convolution.h:116]   --->   Operation 123 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_90, label %9, label %.loopexit.loopexit" [ULTRA_HLS/convolution.h:116]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [ULTRA_HLS/convolution.h:117]   --->   Operation 125 'specregionbegin' 'tmp_92' <Predicate = (tmp_90)> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:118]   --->   Operation 126 'speclooptripcount' <Predicate = (tmp_90)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:119]   --->   Operation 127 'specpipeline' <Predicate = (tmp_90)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (2.18ns)   --->   "%tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:120]   --->   Operation 128 'read' 'tmp_V_105' <Predicate = (tmp_90)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 129 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_105)" [ULTRA_HLS/convolution.h:121]   --->   Operation 129 'write' <Predicate = (tmp_90)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_92)" [ULTRA_HLS/convolution.h:122]   --->   Operation 130 'specregionend' 'empty_131' <Predicate = (tmp_90)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "br label %8" [ULTRA_HLS/convolution.h:116]   --->   Operation 131 'br' <Predicate = (tmp_90)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 132 'br' <Predicate = (!tmp_s & !tmp_85)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "br label %.loopexit488"   --->   Operation 133 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/convolution.h:124]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_8, %6 ], [ 0, %.preheader485.preheader ]" [ULTRA_HLS/convolution.h:80]   --->   Operation 135 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/convolution.h:80]   --->   Operation 136 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (2.42ns)   --->   "%tmp_89 = icmp slt i16 %num_img_cast, %tmp_V_90" [ULTRA_HLS/convolution.h:80]   --->   Operation 137 'icmp' 'tmp_89' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [1/1] (1.94ns)   --->   "%num_img_8 = add i15 %num_img, 1" [ULTRA_HLS/convolution.h:80]   --->   Operation 138 'add' 'num_img_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %4, label %.loopexit.loopexit1101" [ULTRA_HLS/convolution.h:80]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [ULTRA_HLS/convolution.h:81]   --->   Operation 140 'specregionbegin' 'tmp_91' <Predicate = (tmp_89)> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:82]   --->   Operation 141 'speclooptripcount' <Predicate = (tmp_89)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (1.76ns)   --->   "br label %.preheader483" [ULTRA_HLS/convolution.h:83]   --->   Operation 142 'br' <Predicate = (tmp_89)> <Delay = 1.76>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!tmp_89)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.07>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i13 [ 0, %4 ], [ %indvar_flatten_next1_2, %5 ]"   --->   Operation 144 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%j2 = phi i5 [ 0, %4 ], [ %tmp_165_mid2_v, %5 ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 145 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i10 [ 0, %4 ], [ %indvar_flatten_next1_1, %5 ]"   --->   Operation 146 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %4 ], [ %k_mid2, %5 ]" [ULTRA_HLS/convolution.h:85]   --->   Operation 147 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%i3 = phi i5 [ 0, %4 ], [ %i_2, %5 ]"   --->   Operation 148 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (2.09ns)   --->   "%exitcond_flatten9 = icmp eq i13 %indvar_flatten2, -1136"   --->   Operation 149 'icmp' 'exitcond_flatten9' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (1.67ns)   --->   "%indvar_flatten_next1_2 = add i13 %indvar_flatten2, 1"   --->   Operation 150 'add' 'indvar_flatten_next1_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten9, label %.preheader479.preheader, label %.preheader484.preheader"   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (1.77ns)   --->   "%exitcond_flatten10 = icmp eq i10 %indvar_flatten3, 336"   --->   Operation 152 'icmp' 'exitcond_flatten10' <Predicate = (!exitcond_flatten9)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)" [ULTRA_HLS/convolution.h:86]   --->   Operation 153 'specregionbegin' 'tmp_94' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (1.73ns)   --->   "%indvar_flatten44_op = add i10 %indvar_flatten3, 1"   --->   Operation 154 'add' 'indvar_flatten44_op' <Predicate = (!exitcond_flatten9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.68ns)   --->   "%indvar_flatten_next1_1 = select i1 %exitcond_flatten10, i10 1, i10 %indvar_flatten44_op"   --->   Operation 155 'select' 'indvar_flatten_next1_1' <Predicate = (!exitcond_flatten9)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 10> <Delay = 5.33>
ST_22 : Operation 156 [1/1] (1.78ns)   --->   "%j_8 = add i5 1, %j2" [ULTRA_HLS/convolution.h:83]   --->   Operation 156 'add' 'j_8' <Predicate = (!exitcond_flatten9 & exitcond_flatten10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (1.21ns)   --->   "%k_mid = select i1 %exitcond_flatten10, i5 0, i5 %k" [ULTRA_HLS/convolution.h:85]   --->   Operation 157 'select' 'k_mid' <Predicate = (!exitcond_flatten9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (1.21ns)   --->   "%tmp_165_mid2_v = select i1 %exitcond_flatten10, i5 %j_8, i5 %j2" [ULTRA_HLS/convolution.h:89]   --->   Operation 158 'select' 'tmp_165_mid2_v' <Predicate = (!exitcond_flatten9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node exitcond15_mid)   --->   "%not_exitcond_flatten_9 = xor i1 %exitcond_flatten10, true" [ULTRA_HLS/convolution.h:85]   --->   Operation 159 'xor' 'not_exitcond_flatten_9' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (1.36ns)   --->   "%exitcond10 = icmp eq i5 %i3, -16" [ULTRA_HLS/convolution.h:85]   --->   Operation 160 'icmp' 'exitcond10' <Predicate = (!exitcond_flatten9)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond15_mid = and i1 %exitcond10, %not_exitcond_flatten_9" [ULTRA_HLS/convolution.h:85]   --->   Operation 161 'and' 'exitcond15_mid' <Predicate = (!exitcond_flatten9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (1.78ns)   --->   "%k_4 = add i5 1, %k_mid" [ULTRA_HLS/convolution.h:84]   --->   Operation 162 'add' 'k_4' <Predicate = (!exitcond_flatten9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node i3_mid2)   --->   "%tmp_102 = or i1 %exitcond15_mid, %exitcond_flatten10" [ULTRA_HLS/convolution.h:85]   --->   Operation 163 'or' 'tmp_102' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%i3_mid2 = select i1 %tmp_102, i5 0, i5 %i3" [ULTRA_HLS/convolution.h:85]   --->   Operation 164 'select' 'i3_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (1.21ns)   --->   "%k_mid2 = select i1 %exitcond15_mid, i5 %k_4, i5 %k_mid" [ULTRA_HLS/convolution.h:85]   --->   Operation 165 'select' 'k_mid2' <Predicate = (!exitcond_flatten9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_94)" [ULTRA_HLS/convolution.h:90]   --->   Operation 166 'specregionend' 'empty_128' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i3_mid2, 1" [ULTRA_HLS/convolution.h:85]   --->   Operation 167 'add' 'i_2' <Predicate = (!exitcond_flatten9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader483" [ULTRA_HLS/convolution.h:85]   --->   Operation 168 'br' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 1.42>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i5 %i3_mid2 to i10" [ULTRA_HLS/convolution.h:89]   --->   Operation 169 'zext' 'tmp_95_cast' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_23 : Operation 170 [3/3] (1.05ns)   --->   "%tmp_103 = mul i10 21, %tmp_95_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 170 'mul' 'tmp_103' <Predicate = (!exitcond_flatten9)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 171 [1/1] (1.42ns)   --->   "switch i5 %k_mid2, label %branch545 [
    i5 0, label %branch525
    i5 1, label %branch526
    i5 2, label %branch527
    i5 3, label %branch528
    i5 4, label %branch529
    i5 5, label %branch530
    i5 6, label %branch531
    i5 7, label %branch532
    i5 8, label %branch533
    i5 9, label %branch534
    i5 10, label %branch535
    i5 11, label %branch536
    i5 12, label %branch537
    i5 13, label %branch538
    i5 14, label %branch539
    i5 15, label %branch540
    i5 -16, label %branch541
    i5 -15, label %branch542
    i5 -14, label %branch543
    i5 -13, label %branch544
  ]" [ULTRA_HLS/convolution.h:89]   --->   Operation 171 'switch' <Predicate = (!exitcond_flatten9)> <Delay = 1.42>

State 24 <SV = 12> <Delay = 1.05>
ST_24 : Operation 172 [2/3] (1.05ns)   --->   "%tmp_103 = mul i10 21, %tmp_95_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 172 'mul' 'tmp_103' <Predicate = (!exitcond_flatten9)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 13> <Delay = 3.02>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_165_mid2_cast = zext i5 %tmp_165_mid2_v to i10" [ULTRA_HLS/convolution.h:85]   --->   Operation 173 'zext' 'tmp_165_mid2_cast' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (2.18ns)   --->   "%tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:88]   --->   Operation 174 'read' 'tmp_V_111' <Predicate = (!exitcond_flatten9)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_25 : Operation 175 [1/3] (0.00ns)   --->   "%tmp_103 = mul i10 21, %tmp_95_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 175 'mul' 'tmp_103' <Predicate = (!exitcond_flatten9)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 176 [1/1] (3.02ns)   --->   "%tmp_104 = add i10 %tmp_103, %tmp_165_mid2_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 176 'add' 'tmp_104' <Predicate = (!exitcond_flatten9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i16 %tmp_V_111 to i8" [ULTRA_HLS/convolution.h:89]   --->   Operation 177 'trunc' 'tmp_127' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>

State 26 <SV = 14> <Delay = 3.25>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:87]   --->   Operation 178 'specpipeline' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_109_cast = sext i10 %tmp_104 to i64" [ULTRA_HLS/convolution.h:89]   --->   Operation 179 'sext' 'tmp_109_cast' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 180 'getelementptr' 'A_V_0_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_10_addr = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 181 'getelementptr' 'A_V_10_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%A_V_11_addr = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 182 'getelementptr' 'A_V_11_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%A_V_1164_addr = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 183 'getelementptr' 'A_V_1164_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%A_V_12_addr = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 184 'getelementptr' 'A_V_12_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_13_addr = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 185 'getelementptr' 'A_V_13_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_14_addr = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 186 'getelementptr' 'A_V_14_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_15_addr = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 187 'getelementptr' 'A_V_15_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%A_V_16_addr = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 188 'getelementptr' 'A_V_16_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_17_addr = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 189 'getelementptr' 'A_V_17_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_18_addr = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 190 'getelementptr' 'A_V_18_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_19_addr = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 191 'getelementptr' 'A_V_19_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_20_addr = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 192 'getelementptr' 'A_V_20_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_2165_addr = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 193 'getelementptr' 'A_V_2165_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%A_V_3166_addr = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 194 'getelementptr' 'A_V_3166_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%A_V_4167_addr = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 195 'getelementptr' 'A_V_4167_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%A_V_5168_addr = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 196 'getelementptr' 'A_V_5168_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%A_V_6169_addr = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 197 'getelementptr' 'A_V_6169_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%A_V_7170_addr = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 198 'getelementptr' 'A_V_7170_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%A_V_8_addr = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 199 'getelementptr' 'A_V_8_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%A_V_9_addr = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_109_cast" [ULTRA_HLS/convolution.h:89]   --->   Operation 200 'getelementptr' 'A_V_9_addr' <Predicate = (!exitcond_flatten9)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_19_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 201 'store' <Predicate = (k_mid2 == 19)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 202 'br' <Predicate = (k_mid2 == 19)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_18_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 203 'store' <Predicate = (k_mid2 == 18)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 204 'br' <Predicate = (k_mid2 == 18)> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_17_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 205 'store' <Predicate = (k_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 206 'br' <Predicate = (k_mid2 == 17)> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_16_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 207 'store' <Predicate = (k_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 208 'br' <Predicate = (k_mid2 == 16)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_15_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 209 'store' <Predicate = (k_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 210 'br' <Predicate = (k_mid2 == 15)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_14_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 211 'store' <Predicate = (k_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 212 'br' <Predicate = (k_mid2 == 14)> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_13_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 213 'store' <Predicate = (k_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 214 'br' <Predicate = (k_mid2 == 13)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_12_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 215 'store' <Predicate = (k_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 216 'br' <Predicate = (k_mid2 == 12)> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_11_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 217 'store' <Predicate = (k_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 218 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 218 'br' <Predicate = (k_mid2 == 11)> <Delay = 0.00>
ST_26 : Operation 219 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_10_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 219 'store' <Predicate = (k_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 220 'br' <Predicate = (k_mid2 == 10)> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_9_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 221 'store' <Predicate = (k_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 222 'br' <Predicate = (k_mid2 == 9)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_8_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 223 'store' <Predicate = (k_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 224 'br' <Predicate = (k_mid2 == 8)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_7170_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 225 'store' <Predicate = (k_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 226 'br' <Predicate = (k_mid2 == 7)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_6169_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 227 'store' <Predicate = (k_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 228 'br' <Predicate = (k_mid2 == 6)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_5168_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 229 'store' <Predicate = (k_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 230 'br' <Predicate = (k_mid2 == 5)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_4167_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 231 'store' <Predicate = (k_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 232 'br' <Predicate = (k_mid2 == 4)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_3166_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 233 'store' <Predicate = (k_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 234 'br' <Predicate = (k_mid2 == 3)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_2165_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 235 'store' <Predicate = (k_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 236 'br' <Predicate = (k_mid2 == 2)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_1164_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 237 'store' <Predicate = (k_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 238 'br' <Predicate = (k_mid2 == 1)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_0_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 239 'store' <Predicate = (k_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 240 'br' <Predicate = (k_mid2 == 0)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (3.25ns)   --->   "store i8 %tmp_127, i8* %A_V_20_addr, align 1" [ULTRA_HLS/convolution.h:89]   --->   Operation 241 'store' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7 & k_mid2 != 8 & k_mid2 != 9 & k_mid2 != 10 & k_mid2 != 11 & k_mid2 != 12 & k_mid2 != 13 & k_mid2 != 14 & k_mid2 != 15 & k_mid2 != 16 & k_mid2 != 17 & k_mid2 != 18 & k_mid2 != 19)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/convolution.h:89]   --->   Operation 242 'br' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7 & k_mid2 != 8 & k_mid2 != 9 & k_mid2 != 10 & k_mid2 != 11 & k_mid2 != 12 & k_mid2 != 13 & k_mid2 != 14 & k_mid2 != 15 & k_mid2 != 16 & k_mid2 != 17 & k_mid2 != 18 & k_mid2 != 19)> <Delay = 0.00>

State 27 <SV = 10> <Delay = 1.76>
ST_27 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader479" [ULTRA_HLS/convolution.h:103]   --->   Operation 243 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 11> <Delay = 4.16>
ST_28 : Operation 244 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i16 [ %indvar_flatten_next1_5, %ifFalse ], [ 0, %.preheader479.preheader ]"   --->   Operation 244 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%ia = phi i5 [ %tmp_243_2_mid2, %ifFalse ], [ 2, %.preheader479.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 245 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%indvar_flatten5 = phi i14 [ %indvar_flatten_next1_4, %ifFalse ], [ 0, %.preheader479.preheader ]"   --->   Operation 246 'phi' 'indvar_flatten5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%ib = phi i5 [ %ib_mid2, %ifFalse ], [ 2, %.preheader479.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 247 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next1_3, %ifFalse ], [ 0, %.preheader479.preheader ]" [ULTRA_HLS/convolution.h:98]   --->   Operation 248 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%i4 = phi i6 [ %tmp_175_mid2, %ifFalse ], [ 0, %.preheader479.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 249 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%p_1 = phi i24 [ %buf_V_8_4_4, %ifFalse ], [ 0, %.preheader479.preheader ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 250 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%j5 = phi i5 [ %j_9, %ifFalse ], [ 0, %.preheader479.preheader ]"   --->   Operation 251 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (1.78ns)   --->   "%tmp_96 = add i5 %ia, -2" [ULTRA_HLS/convolution.h:103]   --->   Operation 252 'add' 'tmp_96' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (1.78ns)   --->   "%ia_1 = add i5 %ia, 2" [ULTRA_HLS/convolution.h:103]   --->   Operation 253 'add' 'ia_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (2.42ns)   --->   "%exitcond_flatten11 = icmp eq i16 %indvar_flatten4, -24064"   --->   Operation 254 'icmp' 'exitcond_flatten11' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (2.07ns)   --->   "%indvar_flatten_next1_5 = add i16 %indvar_flatten4, 1"   --->   Operation 255 'add' 'indvar_flatten_next1_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten11, label %6, label %.preheader482.loopexit"   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (2.20ns)   --->   "%exitcond_flatten12 = icmp eq i14 %indvar_flatten5, 4608"   --->   Operation 257 'icmp' 'exitcond_flatten12' <Predicate = (!exitcond_flatten11)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [1/1] (0.97ns)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten12, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 258 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (1.36ns)   --->   "%exitcond11 = icmp eq i5 %j5, -16" [ULTRA_HLS/convolution.h:98]   --->   Operation 259 'icmp' 'exitcond11' <Predicate = (!exitcond_flatten11)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node exitcond17_mid1)   --->   "%exitcond17_mid = and i1 %exitcond11, %not_exitcond_flatten_2" [ULTRA_HLS/convolution.h:98]   --->   Operation 260 'and' 'exitcond17_mid' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (1.88ns)   --->   "%exitcond_flatten13 = icmp eq i11 %indvar_flatten6, 512" [ULTRA_HLS/convolution.h:98]   --->   Operation 261 'icmp' 'exitcond_flatten13' <Predicate = (!exitcond_flatten11)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.97ns)   --->   "%exitcond_flatten65_m = and i1 %exitcond_flatten13, %not_exitcond_flatten_2" [ULTRA_HLS/convolution.h:98]   --->   Operation 262 'and' 'exitcond_flatten65_m' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node exitcond17_mid1)   --->   "%exitcond_flatten65_n = xor i1 %exitcond_flatten13, true" [ULTRA_HLS/convolution.h:98]   --->   Operation 263 'xor' 'exitcond_flatten65_n' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node exitcond17_mid1)   --->   "%not_exitcond_flatten_1 = or i1 %exitcond_flatten12, %exitcond_flatten65_n" [ULTRA_HLS/convolution.h:98]   --->   Operation 264 'or' 'not_exitcond_flatten_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond17_mid1 = and i1 %exitcond17_mid, %not_exitcond_flatten_1" [ULTRA_HLS/convolution.h:98]   --->   Operation 265 'and' 'exitcond17_mid1' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [ULTRA_HLS/convolution.h:99]   --->   Operation 266 'specregionbegin' 'tmp_109' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (1.63ns)   --->   "%indvar_flatten63_op = add i11 %indvar_flatten6, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 267 'add' 'indvar_flatten63_op' <Predicate = (!exitcond_flatten11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (1.81ns)   --->   "%indvar_flatten78_op = add i14 %indvar_flatten5, 1"   --->   Operation 268 'add' 'indvar_flatten78_op' <Predicate = (!exitcond_flatten11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 269 [1/1] (0.70ns)   --->   "%indvar_flatten_next1_4 = select i1 %exitcond_flatten12, i14 1, i14 %indvar_flatten78_op"   --->   Operation 269 'select' 'indvar_flatten_next1_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 12> <Delay = 4.21>
ST_29 : Operation 270 [1/1] (1.21ns)   --->   "%ib_mid = select i1 %exitcond_flatten12, i5 2, i5 %ib" [ULTRA_HLS/convolution.h:98]   --->   Operation 270 'select' 'ib_mid' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_246_0_35_t_mid2)   --->   "%tmp_246_0_35_t = or i5 %ib, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 271 'or' 'tmp_246_0_35_t' <Predicate = (!exitcond_flatten11 & !exitcond_flatten12 & !exitcond_flatten65_m)> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_246_0_35_t_mid2)   --->   "%tmp_246_0_35_t_mid = select i1 %exitcond_flatten12, i5 3, i5 %tmp_246_0_35_t" [ULTRA_HLS/convolution.h:98]   --->   Operation 272 'select' 'tmp_246_0_35_t_mid' <Predicate = (!exitcond_flatten11 & !exitcond_flatten65_m)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 273 [1/1] (1.78ns)   --->   "%ib_1 = add i5 2, %ib_mid" [ULTRA_HLS/convolution.h:93]   --->   Operation 273 'add' 'ib_1' <Predicate = (!exitcond_flatten11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.97ns)   --->   "%tmp_105 = or i1 %exitcond_flatten65_m, %exitcond_flatten12" [ULTRA_HLS/convolution.h:98]   --->   Operation 274 'or' 'tmp_105' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 275 [1/1] (1.18ns)   --->   "%i4_mid = select i1 %tmp_105, i6 0, i6 %i4" [ULTRA_HLS/convolution.h:98]   --->   Operation 275 'select' 'i4_mid' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tmp_246_0_35_t_mid2)   --->   "%tmp_246_0_35_t_mid1 = or i5 %ib_1, 1" [ULTRA_HLS/convolution.h:93]   --->   Operation 276 'or' 'tmp_246_0_35_t_mid1' <Predicate = (!exitcond_flatten11 & exitcond_flatten65_m)> <Delay = 0.00>
ST_29 : Operation 277 [1/1] (1.21ns) (out node of the LUT)   --->   "%tmp_246_0_35_t_mid2 = select i1 %exitcond_flatten65_m, i5 %tmp_246_0_35_t_mid1, i5 %tmp_246_0_35_t_mid" [ULTRA_HLS/convolution.h:98]   --->   Operation 277 'select' 'tmp_246_0_35_t_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 278 [1/1] (1.21ns)   --->   "%ib_mid2 = select i1 %exitcond_flatten65_m, i5 %ib_1, i5 %ib_mid" [ULTRA_HLS/convolution.h:98]   --->   Operation 278 'select' 'ib_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 279 [1/1] (1.82ns)   --->   "%i_19 = add i6 1, %i4_mid" [ULTRA_HLS/convolution.h:95]   --->   Operation 279 'add' 'i_19' <Predicate = (!exitcond_flatten11 & exitcond17_mid1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node tmp_134)   --->   "%tmp_107 = or i1 %exitcond17_mid1, %exitcond_flatten65_m" [ULTRA_HLS/convolution.h:98]   --->   Operation 280 'or' 'tmp_107' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_134 = or i1 %tmp_107, %exitcond_flatten12" [ULTRA_HLS/convolution.h:98]   --->   Operation 281 'or' 'tmp_134' <Predicate = (!exitcond_flatten11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 282 [1/1] (1.21ns)   --->   "%j5_mid2 = select i1 %tmp_134, i5 0, i5 %j5" [ULTRA_HLS/convolution.h:98]   --->   Operation 282 'select' 'j5_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 283 [1/1] (0.69ns)   --->   "%indvar_flatten_next1_3 = select i1 %tmp_105, i11 1, i11 %indvar_flatten63_op" [ULTRA_HLS/convolution.h:98]   --->   Operation 283 'select' 'indvar_flatten_next1_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader479"   --->   Operation 284 'br' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>

State 30 <SV = 13> <Delay = 3.78>
ST_30 : Operation 285 [1/1] (1.18ns)   --->   "%tmp_175_mid2 = select i1 %exitcond17_mid1, i6 %i_19, i6 %i4_mid" [ULTRA_HLS/convolution.h:103]   --->   Operation 285 'select' 'tmp_175_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_144 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_175_mid2, i4 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 286 'bitconcatenate' 'tmp_144' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_108 = zext i10 %tmp_144 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 287 'zext' 'tmp_108' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_112 = zext i5 %j5_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 288 'zext' 'tmp_112' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i5 %j5_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 289 'zext' 'tmp_119_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (3.78ns)   --->   "%tmp_114 = mul i10 21, %tmp_119_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 290 'mul' 'tmp_114' <Predicate = (!exitcond_flatten11)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 291 [1/1] (1.73ns)   --->   "%tmp_122 = add i64 %tmp_112, %tmp_108" [ULTRA_HLS/convolution.h:103]   --->   Operation 291 'add' 'tmp_122' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i64 %tmp_122 to i13" [ULTRA_HLS/convolution.h:103]   --->   Operation 292 'trunc' 'tmp_145' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i64 %tmp_122 to i11" [ULTRA_HLS/convolution.h:103]   --->   Operation 293 'trunc' 'tmp_146' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_30 : Operation 294 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch520 [
    i5 2, label %branch504
    i5 4, label %branch506
    i5 6, label %branch508
    i5 8, label %branch510
    i5 10, label %branch512
    i5 12, label %branch514
    i5 14, label %branch516
    i5 -16, label %branch518
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 294 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_30 : Operation 295 [1/1] (1.36ns)   --->   "switch i5 %tmp_246_0_35_t_mid2, label %branch460 [
    i5 1, label %branch442
    i5 3, label %branch444
    i5 5, label %branch446
    i5 7, label %branch448
    i5 9, label %branch450
    i5 11, label %branch452
    i5 13, label %branch454
    i5 15, label %branch456
    i5 -15, label %branch458
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 295 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_30 : Operation 296 [1/1] (1.36ns)   --->   "switch i5 %tmp_246_0_35_t_mid2, label %branch355 [
    i5 1, label %branch337
    i5 3, label %branch339
    i5 5, label %branch341
    i5 7, label %branch343
    i5 9, label %branch345
    i5 11, label %branch347
    i5 13, label %branch349
    i5 15, label %branch351
    i5 -15, label %branch353
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 296 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_30 : Operation 297 [1/1] (1.36ns)   --->   "switch i5 %tmp_246_0_35_t_mid2, label %branch250 [
    i5 1, label %branch232
    i5 3, label %branch234
    i5 5, label %branch236
    i5 7, label %branch238
    i5 9, label %branch240
    i5 11, label %branch242
    i5 13, label %branch244
    i5 15, label %branch246
    i5 -15, label %branch248
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 297 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_30 : Operation 298 [1/1] (1.36ns)   --->   "switch i5 %tmp_246_0_35_t_mid2, label %branch145 [
    i5 1, label %branch127
    i5 3, label %branch129
    i5 5, label %branch131
    i5 7, label %branch133
    i5 9, label %branch135
    i5 11, label %branch137
    i5 13, label %branch139
    i5 15, label %branch141
    i5 -15, label %branch143
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 298 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_30 : Operation 299 [1/1] (1.36ns)   --->   "switch i5 %tmp_246_0_35_t_mid2, label %branch40 [
    i5 1, label %branch22
    i5 3, label %branch24
    i5 5, label %branch26
    i5 7, label %branch28
    i5 9, label %branch30
    i5 11, label %branch32
    i5 13, label %branch34
    i5 15, label %branch36
    i5 -15, label %branch38
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 299 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>

State 31 <SV = 14> <Delay = 3.51>
ST_31 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_169_mid2 = select i1 %exitcond_flatten12, i5 %ia, i5 %tmp_96" [ULTRA_HLS/convolution.h:103]   --->   Operation 300 'select' 'tmp_169_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_169_mid2_cast = zext i5 %tmp_169_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 301 'zext' 'tmp_169_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_31 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_243_1_mid2_v)   --->   "%tmp_243_1_mid2_v_v_c = select i1 %exitcond_flatten12, i5 1, i5 -1" [ULTRA_HLS/convolution.h:103]   --->   Operation 302 'select' 'tmp_243_1_mid2_v_v_c' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 303 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_243_1_mid2_v = add i5 %tmp_243_1_mid2_v_v_c, %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 303 'add' 'tmp_243_1_mid2_v' <Predicate = (!exitcond_flatten11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_243_1_mid2_cast = zext i5 %tmp_243_1_mid2_v to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 304 'zext' 'tmp_243_1_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_31 : Operation 305 [1/1] (1.21ns)   --->   "%tmp_243_2_mid2 = select i1 %exitcond_flatten12, i5 %ia_1, i5 %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 305 'select' 'tmp_243_2_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 306 [1/1] (1.78ns)   --->   "%ia_4_mid1 = add i5 4, %ia" [ULTRA_HLS/convolution.h:103]   --->   Operation 306 'add' 'ia_4_mid1' <Predicate = (!exitcond_flatten11 & exitcond_flatten12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_243_4_mid2 = select i1 %exitcond_flatten12, i5 %ia_4_mid1, i5 %ia_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 307 'select' 'tmp_243_4_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_243_4_mid2_cast = zext i5 %tmp_243_4_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 308 'zext' 'tmp_243_4_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_31 : Operation 309 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_117 = add i10 %tmp_169_mid2_cast, %tmp_114" [ULTRA_HLS/convolution.h:103]   --->   Operation 309 'add' 'tmp_117' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 310 [1/1] (1.73ns)   --->   "%tmp_118 = add i10 %tmp_243_1_mid2_cast, %tmp_114" [ULTRA_HLS/convolution.h:103]   --->   Operation 310 'add' 'tmp_118' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 311 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_121 = add i10 %tmp_243_4_mid2_cast, %tmp_114" [ULTRA_HLS/convolution.h:103]   --->   Operation 311 'add' 'tmp_121' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_146, i2 0)" [ULTRA_HLS/convolution.h:103]   --->   Operation 312 'bitconcatenate' 'p_shl4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (1.67ns)   --->   "%tmp_123 = add i13 %p_shl4_cast, %tmp_145" [ULTRA_HLS/convolution.h:103]   --->   Operation 313 'add' 'tmp_123' <Predicate = (!exitcond_flatten11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (1.67ns)   --->   "%tmp_124 = add i13 1, %tmp_123" [ULTRA_HLS/convolution.h:103]   --->   Operation 314 'add' 'tmp_124' <Predicate = (!exitcond_flatten11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 3.25>
ST_32 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_243_2_mid2_cast = zext i5 %tmp_243_2_mid2 to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 315 'zext' 'tmp_243_2_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_243_3_mid2_v = or i5 %tmp_243_2_mid2, 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 316 'or' 'tmp_243_3_mid2_v' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_120)   --->   "%tmp_243_3_mid2_cast = zext i5 %tmp_243_3_mid2_v to i10" [ULTRA_HLS/convolution.h:103]   --->   Operation 317 'zext' 'tmp_243_3_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_121_cast = sext i10 %tmp_117 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 318 'sext' 'tmp_121_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 319 'getelementptr' 'A_V_0_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i10 %tmp_118 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 320 'sext' 'tmp_122_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (0.00ns)   --->   "%A_V_0_addr_2 = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 321 'getelementptr' 'A_V_0_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 322 [1/1] (1.73ns)   --->   "%tmp_119 = add i10 %tmp_243_2_mid2_cast, %tmp_114" [ULTRA_HLS/convolution.h:103]   --->   Operation 322 'add' 'tmp_119' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/1] (1.73ns) (out node of the LUT)   --->   "%tmp_120 = add i10 %tmp_243_3_mid2_cast, %tmp_114" [ULTRA_HLS/convolution.h:103]   --->   Operation 323 'add' 'tmp_120' <Predicate = (!exitcond_flatten11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 324 [1/1] (0.00ns)   --->   "%A_V_10_addr_1 = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 324 'getelementptr' 'A_V_10_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%A_V_10_addr_2 = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 325 'getelementptr' 'A_V_10_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 326 [1/1] (0.00ns)   --->   "%A_V_11_addr_1 = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 326 'getelementptr' 'A_V_11_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "%A_V_1164_addr_1 = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 327 'getelementptr' 'A_V_1164_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%A_V_12_addr_1 = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 328 'getelementptr' 'A_V_12_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%A_V_12_addr_2 = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 329 'getelementptr' 'A_V_12_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%A_V_13_addr_1 = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 330 'getelementptr' 'A_V_13_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%A_V_14_addr_1 = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 331 'getelementptr' 'A_V_14_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%A_V_14_addr_2 = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 332 'getelementptr' 'A_V_14_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%A_V_15_addr_1 = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 333 'getelementptr' 'A_V_15_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%A_V_16_addr_1 = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 334 'getelementptr' 'A_V_16_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%A_V_16_addr_2 = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 335 'getelementptr' 'A_V_16_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%A_V_17_addr_1 = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 336 'getelementptr' 'A_V_17_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%A_V_18_addr_1 = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 337 'getelementptr' 'A_V_18_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%A_V_18_addr_2 = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 338 'getelementptr' 'A_V_18_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%A_V_19_addr_1 = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 339 'getelementptr' 'A_V_19_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%A_V_19_addr_2 = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 340 'getelementptr' 'A_V_19_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%A_V_20_addr_1 = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 341 'getelementptr' 'A_V_20_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%A_V_20_addr_2 = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 342 'getelementptr' 'A_V_20_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%A_V_2165_addr_1 = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 343 'getelementptr' 'A_V_2165_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%A_V_2165_addr_2 = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 344 'getelementptr' 'A_V_2165_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%A_V_3166_addr_1 = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 345 'getelementptr' 'A_V_3166_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%A_V_4167_addr_1 = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 346 'getelementptr' 'A_V_4167_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%A_V_4167_addr_2 = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 347 'getelementptr' 'A_V_4167_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%A_V_5168_addr_1 = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 348 'getelementptr' 'A_V_5168_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.00ns)   --->   "%A_V_6169_addr_1 = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 349 'getelementptr' 'A_V_6169_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%A_V_6169_addr_2 = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 350 'getelementptr' 'A_V_6169_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%A_V_7170_addr_1 = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 351 'getelementptr' 'A_V_7170_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%A_V_8_addr_1 = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 352 'getelementptr' 'A_V_8_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (0.00ns)   --->   "%A_V_8_addr_2 = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 353 'getelementptr' 'A_V_8_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%A_V_9_addr_1 = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_121_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 354 'getelementptr' 'A_V_9_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i13 %tmp_123 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 355 'zext' 'tmp_128_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_128_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 356 'getelementptr' 'B_V_0_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i13 %tmp_124 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 357 'zext' 'tmp_129_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%B_V_0_addr_2 = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_129_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 358 'getelementptr' 'B_V_0_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 359 [1/1] (1.67ns)   --->   "%tmp_125 = add i13 2, %tmp_123" [ULTRA_HLS/convolution.h:103]   --->   Operation 359 'add' 'tmp_125' <Predicate = (!exitcond_flatten11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (1.67ns)   --->   "%tmp_126 = add i13 3, %tmp_123" [ULTRA_HLS/convolution.h:103]   --->   Operation 360 'add' 'tmp_126' <Predicate = (!exitcond_flatten11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%B_V_1171_addr_1 = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_128_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 361 'getelementptr' 'B_V_1171_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%B_V_1171_addr_2 = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_129_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 362 'getelementptr' 'B_V_1171_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%B_V_2172_addr_1 = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_128_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 363 'getelementptr' 'B_V_2172_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%B_V_2172_addr_2 = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_129_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 364 'getelementptr' 'B_V_2172_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (0.00ns)   --->   "%B_V_3173_addr_1 = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_128_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 365 'getelementptr' 'B_V_3173_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 366 [1/1] (0.00ns)   --->   "%B_V_3173_addr_2 = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_129_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 366 'getelementptr' 'B_V_3173_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%B_V_4174_addr_1 = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_128_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 367 'getelementptr' 'B_V_4174_addr_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (0.00ns)   --->   "%B_V_4174_addr_2 = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_129_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 368 'getelementptr' 'B_V_4174_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_32 : Operation 369 [2/2] (3.25ns)   --->   "%A_V_14_load = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 369 'load' 'A_V_14_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 370 [2/2] (3.25ns)   --->   "%A_V_12_load = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 370 'load' 'A_V_12_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 371 [2/2] (3.25ns)   --->   "%A_V_10_load = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 371 'load' 'A_V_10_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 372 [2/2] (3.25ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 372 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 373 [2/2] (3.25ns)   --->   "%A_V_6169_load = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 373 'load' 'A_V_6169_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 374 [2/2] (3.25ns)   --->   "%A_V_4167_load = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 374 'load' 'A_V_4167_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 375 [2/2] (3.25ns)   --->   "%A_V_2165_load = load i8* %A_V_2165_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 375 'load' 'A_V_2165_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 376 [2/2] (3.25ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 376 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 377 [2/2] (3.25ns)   --->   "%A_V_16_load = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 377 'load' 'A_V_16_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 378 [2/2] (3.25ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 378 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 379 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch500 [
    i5 2, label %branch484
    i5 4, label %branch486
    i5 6, label %branch488
    i5 8, label %branch490
    i5 10, label %branch492
    i5 12, label %branch494
    i5 14, label %branch496
    i5 -16, label %branch498
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 379 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 380 [2/2] (3.25ns)   --->   "%A_V_15_load = load i8* %A_V_15_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 380 'load' 'A_V_15_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 381 [2/2] (3.25ns)   --->   "%A_V_13_load = load i8* %A_V_13_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 381 'load' 'A_V_13_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 382 [2/2] (3.25ns)   --->   "%A_V_11_load = load i8* %A_V_11_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 382 'load' 'A_V_11_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 383 [2/2] (3.25ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 383 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 384 [2/2] (3.25ns)   --->   "%A_V_7170_load = load i8* %A_V_7170_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 384 'load' 'A_V_7170_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 385 [2/2] (3.25ns)   --->   "%A_V_5168_load = load i8* %A_V_5168_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 385 'load' 'A_V_5168_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 386 [2/2] (3.25ns)   --->   "%A_V_3166_load = load i8* %A_V_3166_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 386 'load' 'A_V_3166_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 387 [2/2] (3.25ns)   --->   "%A_V_1164_load = load i8* %A_V_1164_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 387 'load' 'A_V_1164_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 388 [2/2] (3.25ns)   --->   "%A_V_17_load = load i8* %A_V_17_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 388 'load' 'A_V_17_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 389 [2/2] (3.25ns)   --->   "%B_V_1171_load = load i8* %B_V_1171_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 389 'load' 'B_V_1171_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 390 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch480 [
    i5 2, label %branch464
    i5 4, label %branch466
    i5 6, label %branch468
    i5 8, label %branch470
    i5 10, label %branch472
    i5 12, label %branch474
    i5 14, label %branch476
    i5 -16, label %branch478
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 390 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 391 [2/2] (3.25ns)   --->   "%A_V_16_load_1 = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 391 'load' 'A_V_16_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 392 [2/2] (3.25ns)   --->   "%A_V_14_load_1 = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 392 'load' 'A_V_14_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 393 [2/2] (3.25ns)   --->   "%A_V_12_load_1 = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 393 'load' 'A_V_12_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 394 [2/2] (3.25ns)   --->   "%A_V_10_load_1 = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 394 'load' 'A_V_10_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 395 [2/2] (3.25ns)   --->   "%A_V_8_load_1 = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 395 'load' 'A_V_8_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 396 [2/2] (3.25ns)   --->   "%A_V_6169_load_1 = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 396 'load' 'A_V_6169_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 397 [2/2] (3.25ns)   --->   "%A_V_4167_load_1 = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 397 'load' 'A_V_4167_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 398 [2/2] (3.25ns)   --->   "%A_V_2165_load_1 = load i8* %A_V_2165_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 398 'load' 'A_V_2165_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 399 [2/2] (3.25ns)   --->   "%A_V_18_load = load i8* %A_V_18_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 399 'load' 'A_V_18_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 400 [2/2] (3.25ns)   --->   "%B_V_2172_load = load i8* %B_V_2172_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 400 'load' 'B_V_2172_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 401 [2/2] (3.25ns)   --->   "%A_V_17_load_1 = load i8* %A_V_17_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 401 'load' 'A_V_17_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 402 [2/2] (3.25ns)   --->   "%A_V_15_load_1 = load i8* %A_V_15_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 402 'load' 'A_V_15_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 403 [2/2] (3.25ns)   --->   "%A_V_13_load_1 = load i8* %A_V_13_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 403 'load' 'A_V_13_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 404 [2/2] (3.25ns)   --->   "%A_V_11_load_1 = load i8* %A_V_11_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 404 'load' 'A_V_11_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 405 [2/2] (3.25ns)   --->   "%A_V_9_load_1 = load i8* %A_V_9_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 405 'load' 'A_V_9_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 406 [2/2] (3.25ns)   --->   "%A_V_7170_load_1 = load i8* %A_V_7170_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 406 'load' 'A_V_7170_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 407 [2/2] (3.25ns)   --->   "%A_V_5168_load_1 = load i8* %A_V_5168_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 407 'load' 'A_V_5168_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 408 [2/2] (3.25ns)   --->   "%A_V_3166_load_1 = load i8* %A_V_3166_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 408 'load' 'A_V_3166_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 409 [2/2] (3.25ns)   --->   "%A_V_1164_load_1 = load i8* %A_V_1164_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 409 'load' 'A_V_1164_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 410 [2/2] (3.25ns)   --->   "%A_V_19_load = load i8* %A_V_19_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 410 'load' 'A_V_19_load' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 411 [2/2] (3.25ns)   --->   "%B_V_3173_load = load i8* %B_V_3173_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 411 'load' 'B_V_3173_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 412 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch440 [
    i5 2, label %branch424
    i5 4, label %branch426
    i5 6, label %branch428
    i5 8, label %branch430
    i5 10, label %branch432
    i5 12, label %branch434
    i5 14, label %branch436
    i5 -16, label %branch438
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 412 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 413 [2/2] (3.25ns)   --->   "%A_V_18_load_1 = load i8* %A_V_18_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 413 'load' 'A_V_18_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 414 [2/2] (3.25ns)   --->   "%A_V_16_load_2 = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 414 'load' 'A_V_16_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 415 [2/2] (3.25ns)   --->   "%A_V_14_load_2 = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 415 'load' 'A_V_14_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 416 [2/2] (3.25ns)   --->   "%A_V_12_load_2 = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 416 'load' 'A_V_12_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 417 [2/2] (3.25ns)   --->   "%A_V_10_load_2 = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 417 'load' 'A_V_10_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 418 [2/2] (3.25ns)   --->   "%A_V_8_load_2 = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 418 'load' 'A_V_8_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 419 [2/2] (3.25ns)   --->   "%A_V_6169_load_2 = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 419 'load' 'A_V_6169_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 420 [2/2] (3.25ns)   --->   "%A_V_4167_load_2 = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 420 'load' 'A_V_4167_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 421 [2/2] (3.25ns)   --->   "%A_V_20_load = load i8* %A_V_20_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 421 'load' 'A_V_20_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 422 [2/2] (3.25ns)   --->   "%B_V_4174_load = load i8* %B_V_4174_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 422 'load' 'B_V_4174_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 423 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch415 [
    i5 2, label %branch399
    i5 4, label %branch401
    i5 6, label %branch403
    i5 8, label %branch405
    i5 10, label %branch407
    i5 12, label %branch409
    i5 14, label %branch411
    i5 -16, label %branch413
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 423 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 424 [2/2] (3.25ns)   --->   "%A_V_14_load_3 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 424 'load' 'A_V_14_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 425 [2/2] (3.25ns)   --->   "%A_V_12_load_3 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 425 'load' 'A_V_12_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 426 [2/2] (3.25ns)   --->   "%A_V_10_load_3 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 426 'load' 'A_V_10_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 427 [2/2] (3.25ns)   --->   "%A_V_8_load_3 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 427 'load' 'A_V_8_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 428 [2/2] (3.25ns)   --->   "%A_V_6169_load_3 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 428 'load' 'A_V_6169_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 429 [2/2] (3.25ns)   --->   "%A_V_4167_load_3 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 429 'load' 'A_V_4167_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 430 [2/2] (3.25ns)   --->   "%A_V_2165_load_2 = load i8* %A_V_2165_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 430 'load' 'A_V_2165_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 431 [2/2] (3.25ns)   --->   "%A_V_0_load_1 = load i8* %A_V_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 431 'load' 'A_V_0_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 432 [2/2] (3.25ns)   --->   "%A_V_16_load_3 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 432 'load' 'A_V_16_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 433 [2/2] (3.25ns)   --->   "%B_V_0_load_1 = load i8* %B_V_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 433 'load' 'B_V_0_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 434 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch395 [
    i5 2, label %branch379
    i5 4, label %branch381
    i5 6, label %branch383
    i5 8, label %branch385
    i5 10, label %branch387
    i5 12, label %branch389
    i5 14, label %branch391
    i5 -16, label %branch393
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 434 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 435 [2/2] (3.25ns)   --->   "%B_V_1171_load_1 = load i8* %B_V_1171_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 435 'load' 'B_V_1171_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 436 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch375 [
    i5 2, label %branch359
    i5 4, label %branch361
    i5 6, label %branch363
    i5 8, label %branch365
    i5 10, label %branch367
    i5 12, label %branch369
    i5 14, label %branch371
    i5 -16, label %branch373
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 436 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 437 [2/2] (3.25ns)   --->   "%A_V_16_load_4 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 437 'load' 'A_V_16_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 438 [2/2] (3.25ns)   --->   "%A_V_14_load_4 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 438 'load' 'A_V_14_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 439 [2/2] (3.25ns)   --->   "%A_V_12_load_4 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 439 'load' 'A_V_12_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 440 [2/2] (3.25ns)   --->   "%A_V_10_load_4 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 440 'load' 'A_V_10_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 441 [2/2] (3.25ns)   --->   "%A_V_8_load_4 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 441 'load' 'A_V_8_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 442 [2/2] (3.25ns)   --->   "%A_V_6169_load_4 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 442 'load' 'A_V_6169_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 443 [2/2] (3.25ns)   --->   "%A_V_4167_load_4 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 443 'load' 'A_V_4167_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 444 [2/2] (3.25ns)   --->   "%A_V_2165_load_3 = load i8* %A_V_2165_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 444 'load' 'A_V_2165_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 445 [2/2] (3.25ns)   --->   "%A_V_18_load_2 = load i8* %A_V_18_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 445 'load' 'A_V_18_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 446 [2/2] (3.25ns)   --->   "%B_V_2172_load_1 = load i8* %B_V_2172_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 446 'load' 'B_V_2172_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 447 [2/2] (3.25ns)   --->   "%A_V_19_load_1 = load i8* %A_V_19_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 447 'load' 'A_V_19_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 448 [2/2] (3.25ns)   --->   "%B_V_3173_load_1 = load i8* %B_V_3173_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 448 'load' 'B_V_3173_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 449 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch335 [
    i5 2, label %branch319
    i5 4, label %branch321
    i5 6, label %branch323
    i5 8, label %branch325
    i5 10, label %branch327
    i5 12, label %branch329
    i5 14, label %branch331
    i5 -16, label %branch333
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 449 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 450 [2/2] (3.25ns)   --->   "%A_V_18_load_3 = load i8* %A_V_18_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 450 'load' 'A_V_18_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 451 [2/2] (3.25ns)   --->   "%A_V_16_load_5 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 451 'load' 'A_V_16_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 452 [2/2] (3.25ns)   --->   "%A_V_14_load_5 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 452 'load' 'A_V_14_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 453 [2/2] (3.25ns)   --->   "%A_V_12_load_5 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 453 'load' 'A_V_12_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 454 [2/2] (3.25ns)   --->   "%A_V_10_load_5 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 454 'load' 'A_V_10_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 455 [2/2] (3.25ns)   --->   "%A_V_8_load_5 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 455 'load' 'A_V_8_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 456 [2/2] (3.25ns)   --->   "%A_V_6169_load_5 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 456 'load' 'A_V_6169_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 457 [2/2] (3.25ns)   --->   "%A_V_4167_load_5 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 457 'load' 'A_V_4167_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 458 [2/2] (3.25ns)   --->   "%A_V_20_load_1 = load i8* %A_V_20_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 458 'load' 'A_V_20_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 459 [2/2] (3.25ns)   --->   "%B_V_4174_load_1 = load i8* %B_V_4174_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 459 'load' 'B_V_4174_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_32 : Operation 460 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch310 [
    i5 2, label %branch294
    i5 4, label %branch296
    i5 6, label %branch298
    i5 8, label %branch300
    i5 10, label %branch302
    i5 12, label %branch304
    i5 14, label %branch306
    i5 -16, label %branch308
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 460 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_32 : Operation 461 [1/1] (1.78ns)   --->   "%j_9 = add i5 %j5_mid2, 1" [ULTRA_HLS/convolution.h:98]   --->   Operation 461 'add' 'j_9' <Predicate = (!exitcond_flatten11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 3.25>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_123_cast = sext i10 %tmp_119 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 462 'sext' 'tmp_123_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 463 [1/1] (0.00ns)   --->   "%A_V_0_addr_3 = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 463 'getelementptr' 'A_V_0_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i10 %tmp_120 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 464 'sext' 'tmp_124_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 465 [1/1] (0.00ns)   --->   "%A_V_0_addr_4 = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 465 'getelementptr' 'A_V_0_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "%A_V_10_addr_3 = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 466 'getelementptr' 'A_V_10_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%A_V_10_addr_4 = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 467 'getelementptr' 'A_V_10_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%A_V_11_addr_2 = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 468 'getelementptr' 'A_V_11_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 469 [1/1] (0.00ns)   --->   "%A_V_1164_addr_2 = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 469 'getelementptr' 'A_V_1164_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%A_V_12_addr_3 = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 470 'getelementptr' 'A_V_12_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%A_V_12_addr_4 = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 471 'getelementptr' 'A_V_12_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%A_V_13_addr_2 = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 472 'getelementptr' 'A_V_13_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 473 [1/1] (0.00ns)   --->   "%A_V_14_addr_3 = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 473 'getelementptr' 'A_V_14_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%A_V_14_addr_4 = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 474 'getelementptr' 'A_V_14_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%A_V_15_addr_2 = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 475 'getelementptr' 'A_V_15_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%A_V_16_addr_3 = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 476 'getelementptr' 'A_V_16_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%A_V_16_addr_4 = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 477 'getelementptr' 'A_V_16_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%A_V_17_addr_2 = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 478 'getelementptr' 'A_V_17_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%A_V_18_addr_3 = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 479 'getelementptr' 'A_V_18_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%A_V_18_addr_4 = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 480 'getelementptr' 'A_V_18_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%A_V_19_addr_3 = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 481 'getelementptr' 'A_V_19_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 482 [1/1] (0.00ns)   --->   "%A_V_19_addr_4 = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 482 'getelementptr' 'A_V_19_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 483 [1/1] (0.00ns)   --->   "%A_V_20_addr_3 = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 483 'getelementptr' 'A_V_20_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%A_V_20_addr_4 = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 484 'getelementptr' 'A_V_20_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (0.00ns)   --->   "%A_V_2165_addr_3 = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 485 'getelementptr' 'A_V_2165_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 486 [1/1] (0.00ns)   --->   "%A_V_2165_addr_4 = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 486 'getelementptr' 'A_V_2165_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 487 [1/1] (0.00ns)   --->   "%A_V_3166_addr_2 = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 487 'getelementptr' 'A_V_3166_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%A_V_4167_addr_3 = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 488 'getelementptr' 'A_V_4167_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%A_V_4167_addr_4 = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 489 'getelementptr' 'A_V_4167_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%A_V_5168_addr_2 = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 490 'getelementptr' 'A_V_5168_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%A_V_6169_addr_3 = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 491 'getelementptr' 'A_V_6169_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "%A_V_6169_addr_4 = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 492 'getelementptr' 'A_V_6169_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%A_V_7170_addr_2 = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 493 'getelementptr' 'A_V_7170_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%A_V_8_addr_3 = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 494 'getelementptr' 'A_V_8_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 495 [1/1] (0.00ns)   --->   "%A_V_8_addr_4 = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 495 'getelementptr' 'A_V_8_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 496 [1/1] (0.00ns)   --->   "%A_V_9_addr_2 = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_122_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 496 'getelementptr' 'A_V_9_addr_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i13 %tmp_125 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 497 'zext' 'tmp_130_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "%B_V_0_addr_3 = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 498 'getelementptr' 'B_V_0_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i13 %tmp_126 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 499 'zext' 'tmp_131_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 500 [1/1] (0.00ns)   --->   "%B_V_0_addr_4 = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_131_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 500 'getelementptr' 'B_V_0_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 501 [1/1] (1.67ns)   --->   "%tmp_128 = add i13 4, %tmp_123" [ULTRA_HLS/convolution.h:103]   --->   Operation 501 'add' 'tmp_128' <Predicate = (!exitcond_flatten11)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 502 [1/1] (0.00ns)   --->   "%B_V_1171_addr_3 = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 502 'getelementptr' 'B_V_1171_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%B_V_1171_addr_4 = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_131_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 503 'getelementptr' 'B_V_1171_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%B_V_2172_addr_3 = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 504 'getelementptr' 'B_V_2172_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "%B_V_2172_addr_4 = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_131_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 505 'getelementptr' 'B_V_2172_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 506 [1/1] (0.00ns)   --->   "%B_V_3173_addr_3 = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 506 'getelementptr' 'B_V_3173_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 507 [1/1] (0.00ns)   --->   "%B_V_3173_addr_4 = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_131_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 507 'getelementptr' 'B_V_3173_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%B_V_4174_addr_3 = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_130_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 508 'getelementptr' 'B_V_4174_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%B_V_4174_addr_4 = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_131_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 509 'getelementptr' 'B_V_4174_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_33 : Operation 510 [1/2] (3.25ns)   --->   "%A_V_14_load = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 510 'load' 'A_V_14_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 511 [1/2] (3.25ns)   --->   "%A_V_12_load = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 511 'load' 'A_V_12_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 512 [1/2] (3.25ns)   --->   "%A_V_10_load = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 512 'load' 'A_V_10_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 513 [1/2] (3.25ns)   --->   "%A_V_8_load = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 513 'load' 'A_V_8_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 514 [1/2] (3.25ns)   --->   "%A_V_6169_load = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 514 'load' 'A_V_6169_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 515 [1/2] (3.25ns)   --->   "%A_V_4167_load = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 515 'load' 'A_V_4167_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 516 [1/2] (3.25ns)   --->   "%A_V_2165_load = load i8* %A_V_2165_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 516 'load' 'A_V_2165_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 517 [1/2] (3.25ns)   --->   "%A_V_0_load = load i8* %A_V_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 517 'load' 'A_V_0_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 518 [1/2] (3.25ns)   --->   "%A_V_16_load = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 518 'load' 'A_V_16_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 519 [1/2] (3.25ns)   --->   "%B_V_0_load = load i8* %B_V_0_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 519 'load' 'B_V_0_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 520 [1/2] (3.25ns)   --->   "%A_V_15_load = load i8* %A_V_15_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 520 'load' 'A_V_15_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 521 [1/2] (3.25ns)   --->   "%A_V_13_load = load i8* %A_V_13_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 521 'load' 'A_V_13_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 522 [1/2] (3.25ns)   --->   "%A_V_11_load = load i8* %A_V_11_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 522 'load' 'A_V_11_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 523 [1/2] (3.25ns)   --->   "%A_V_9_load = load i8* %A_V_9_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 523 'load' 'A_V_9_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 524 [1/2] (3.25ns)   --->   "%A_V_7170_load = load i8* %A_V_7170_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 524 'load' 'A_V_7170_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 525 [1/2] (3.25ns)   --->   "%A_V_5168_load = load i8* %A_V_5168_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 525 'load' 'A_V_5168_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 526 [1/2] (3.25ns)   --->   "%A_V_3166_load = load i8* %A_V_3166_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 526 'load' 'A_V_3166_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 527 [1/2] (3.25ns)   --->   "%A_V_1164_load = load i8* %A_V_1164_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 527 'load' 'A_V_1164_load' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 528 [1/2] (3.25ns)   --->   "%A_V_17_load = load i8* %A_V_17_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 528 'load' 'A_V_17_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 529 [1/2] (3.25ns)   --->   "%B_V_1171_load = load i8* %B_V_1171_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 529 'load' 'B_V_1171_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 530 [1/2] (3.25ns)   --->   "%A_V_16_load_1 = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 530 'load' 'A_V_16_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 531 [1/2] (3.25ns)   --->   "%A_V_14_load_1 = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 531 'load' 'A_V_14_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 532 [1/2] (3.25ns)   --->   "%A_V_12_load_1 = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 532 'load' 'A_V_12_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 533 [1/2] (3.25ns)   --->   "%A_V_10_load_1 = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 533 'load' 'A_V_10_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 534 [1/2] (3.25ns)   --->   "%A_V_8_load_1 = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 534 'load' 'A_V_8_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 535 [1/2] (3.25ns)   --->   "%A_V_6169_load_1 = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 535 'load' 'A_V_6169_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 536 [1/2] (3.25ns)   --->   "%A_V_4167_load_1 = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 536 'load' 'A_V_4167_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 537 [1/2] (3.25ns)   --->   "%A_V_2165_load_1 = load i8* %A_V_2165_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 537 'load' 'A_V_2165_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 538 [1/2] (3.25ns)   --->   "%A_V_18_load = load i8* %A_V_18_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 538 'load' 'A_V_18_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 539 [1/2] (3.25ns)   --->   "%B_V_2172_load = load i8* %B_V_2172_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 539 'load' 'B_V_2172_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 540 [1/2] (3.25ns)   --->   "%A_V_17_load_1 = load i8* %A_V_17_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 540 'load' 'A_V_17_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 541 [1/2] (3.25ns)   --->   "%A_V_15_load_1 = load i8* %A_V_15_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 541 'load' 'A_V_15_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 542 [1/2] (3.25ns)   --->   "%A_V_13_load_1 = load i8* %A_V_13_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 542 'load' 'A_V_13_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 543 [1/2] (3.25ns)   --->   "%A_V_11_load_1 = load i8* %A_V_11_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 543 'load' 'A_V_11_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 544 [1/2] (3.25ns)   --->   "%A_V_9_load_1 = load i8* %A_V_9_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 544 'load' 'A_V_9_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 545 [1/2] (3.25ns)   --->   "%A_V_7170_load_1 = load i8* %A_V_7170_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 545 'load' 'A_V_7170_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 546 [1/2] (3.25ns)   --->   "%A_V_5168_load_1 = load i8* %A_V_5168_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 546 'load' 'A_V_5168_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 547 [1/2] (3.25ns)   --->   "%A_V_3166_load_1 = load i8* %A_V_3166_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 547 'load' 'A_V_3166_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 548 [1/2] (3.25ns)   --->   "%A_V_1164_load_1 = load i8* %A_V_1164_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 548 'load' 'A_V_1164_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 549 [1/2] (3.25ns)   --->   "%A_V_19_load = load i8* %A_V_19_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 549 'load' 'A_V_19_load' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 550 [1/2] (3.25ns)   --->   "%B_V_3173_load = load i8* %B_V_3173_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 550 'load' 'B_V_3173_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 551 [1/2] (3.25ns)   --->   "%A_V_18_load_1 = load i8* %A_V_18_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 551 'load' 'A_V_18_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 552 [1/2] (3.25ns)   --->   "%A_V_16_load_2 = load i8* %A_V_16_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 552 'load' 'A_V_16_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 553 [1/2] (3.25ns)   --->   "%A_V_14_load_2 = load i8* %A_V_14_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 553 'load' 'A_V_14_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 554 [1/2] (3.25ns)   --->   "%A_V_12_load_2 = load i8* %A_V_12_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 554 'load' 'A_V_12_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 555 [1/2] (3.25ns)   --->   "%A_V_10_load_2 = load i8* %A_V_10_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 555 'load' 'A_V_10_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 556 [1/2] (3.25ns)   --->   "%A_V_8_load_2 = load i8* %A_V_8_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 556 'load' 'A_V_8_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 557 [1/2] (3.25ns)   --->   "%A_V_6169_load_2 = load i8* %A_V_6169_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 557 'load' 'A_V_6169_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 558 [1/2] (3.25ns)   --->   "%A_V_4167_load_2 = load i8* %A_V_4167_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 558 'load' 'A_V_4167_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 559 [1/2] (3.25ns)   --->   "%A_V_20_load = load i8* %A_V_20_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 559 'load' 'A_V_20_load' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 560 [1/2] (3.25ns)   --->   "%B_V_4174_load = load i8* %B_V_4174_addr_1, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 560 'load' 'B_V_4174_load' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 561 [1/2] (3.25ns)   --->   "%A_V_14_load_3 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 561 'load' 'A_V_14_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 562 [1/2] (3.25ns)   --->   "%A_V_12_load_3 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 562 'load' 'A_V_12_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 563 [1/2] (3.25ns)   --->   "%A_V_10_load_3 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 563 'load' 'A_V_10_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 564 [1/2] (3.25ns)   --->   "%A_V_8_load_3 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 564 'load' 'A_V_8_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 565 [1/2] (3.25ns)   --->   "%A_V_6169_load_3 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 565 'load' 'A_V_6169_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 566 [1/2] (3.25ns)   --->   "%A_V_4167_load_3 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 566 'load' 'A_V_4167_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 567 [1/2] (3.25ns)   --->   "%A_V_2165_load_2 = load i8* %A_V_2165_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 567 'load' 'A_V_2165_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 568 [1/2] (3.25ns)   --->   "%A_V_0_load_1 = load i8* %A_V_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 568 'load' 'A_V_0_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 569 [1/2] (3.25ns)   --->   "%A_V_16_load_3 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 569 'load' 'A_V_16_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 570 [1/2] (3.25ns)   --->   "%B_V_0_load_1 = load i8* %B_V_0_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 570 'load' 'B_V_0_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 571 [2/2] (3.25ns)   --->   "%A_V_15_load_2 = load i8* %A_V_15_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 571 'load' 'A_V_15_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 572 [2/2] (3.25ns)   --->   "%A_V_13_load_2 = load i8* %A_V_13_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 572 'load' 'A_V_13_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 573 [2/2] (3.25ns)   --->   "%A_V_11_load_2 = load i8* %A_V_11_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 573 'load' 'A_V_11_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 574 [2/2] (3.25ns)   --->   "%A_V_9_load_2 = load i8* %A_V_9_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 574 'load' 'A_V_9_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 575 [2/2] (3.25ns)   --->   "%A_V_7170_load_2 = load i8* %A_V_7170_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 575 'load' 'A_V_7170_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 576 [2/2] (3.25ns)   --->   "%A_V_5168_load_2 = load i8* %A_V_5168_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 576 'load' 'A_V_5168_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 577 [2/2] (3.25ns)   --->   "%A_V_3166_load_2 = load i8* %A_V_3166_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 577 'load' 'A_V_3166_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 578 [2/2] (3.25ns)   --->   "%A_V_1164_load_2 = load i8* %A_V_1164_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 578 'load' 'A_V_1164_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 579 [2/2] (3.25ns)   --->   "%A_V_17_load_2 = load i8* %A_V_17_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 579 'load' 'A_V_17_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 580 [1/2] (3.25ns)   --->   "%B_V_1171_load_1 = load i8* %B_V_1171_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 580 'load' 'B_V_1171_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 581 [1/2] (3.25ns)   --->   "%A_V_16_load_4 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 581 'load' 'A_V_16_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 582 [1/2] (3.25ns)   --->   "%A_V_14_load_4 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 582 'load' 'A_V_14_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 583 [1/2] (3.25ns)   --->   "%A_V_12_load_4 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 583 'load' 'A_V_12_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 584 [1/2] (3.25ns)   --->   "%A_V_10_load_4 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 584 'load' 'A_V_10_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 585 [1/2] (3.25ns)   --->   "%A_V_8_load_4 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 585 'load' 'A_V_8_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 586 [1/2] (3.25ns)   --->   "%A_V_6169_load_4 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 586 'load' 'A_V_6169_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 587 [1/2] (3.25ns)   --->   "%A_V_4167_load_4 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 587 'load' 'A_V_4167_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 588 [1/2] (3.25ns)   --->   "%A_V_2165_load_3 = load i8* %A_V_2165_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 588 'load' 'A_V_2165_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 589 [1/2] (3.25ns)   --->   "%A_V_18_load_2 = load i8* %A_V_18_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 589 'load' 'A_V_18_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 590 [1/2] (3.25ns)   --->   "%B_V_2172_load_1 = load i8* %B_V_2172_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 590 'load' 'B_V_2172_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 591 [2/2] (3.25ns)   --->   "%A_V_17_load_3 = load i8* %A_V_17_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 591 'load' 'A_V_17_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 592 [2/2] (3.25ns)   --->   "%A_V_15_load_3 = load i8* %A_V_15_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 592 'load' 'A_V_15_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 593 [2/2] (3.25ns)   --->   "%A_V_13_load_3 = load i8* %A_V_13_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 593 'load' 'A_V_13_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 594 [2/2] (3.25ns)   --->   "%A_V_11_load_3 = load i8* %A_V_11_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 594 'load' 'A_V_11_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 595 [2/2] (3.25ns)   --->   "%A_V_9_load_3 = load i8* %A_V_9_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 595 'load' 'A_V_9_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 596 [2/2] (3.25ns)   --->   "%A_V_7170_load_3 = load i8* %A_V_7170_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 596 'load' 'A_V_7170_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 597 [2/2] (3.25ns)   --->   "%A_V_5168_load_3 = load i8* %A_V_5168_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 597 'load' 'A_V_5168_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 598 [2/2] (3.25ns)   --->   "%A_V_3166_load_3 = load i8* %A_V_3166_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 598 'load' 'A_V_3166_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 599 [2/2] (3.25ns)   --->   "%A_V_1164_load_3 = load i8* %A_V_1164_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 599 'load' 'A_V_1164_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 600 [1/2] (3.25ns)   --->   "%A_V_19_load_1 = load i8* %A_V_19_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 600 'load' 'A_V_19_load_1' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 601 [1/2] (3.25ns)   --->   "%B_V_3173_load_1 = load i8* %B_V_3173_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 601 'load' 'B_V_3173_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 602 [1/2] (3.25ns)   --->   "%A_V_18_load_3 = load i8* %A_V_18_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 602 'load' 'A_V_18_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 603 [1/2] (3.25ns)   --->   "%A_V_16_load_5 = load i8* %A_V_16_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 603 'load' 'A_V_16_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 604 [1/2] (3.25ns)   --->   "%A_V_14_load_5 = load i8* %A_V_14_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 604 'load' 'A_V_14_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 605 [1/2] (3.25ns)   --->   "%A_V_12_load_5 = load i8* %A_V_12_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 605 'load' 'A_V_12_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 606 [1/2] (3.25ns)   --->   "%A_V_10_load_5 = load i8* %A_V_10_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 606 'load' 'A_V_10_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 607 [1/2] (3.25ns)   --->   "%A_V_8_load_5 = load i8* %A_V_8_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 607 'load' 'A_V_8_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 608 [1/2] (3.25ns)   --->   "%A_V_6169_load_5 = load i8* %A_V_6169_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 608 'load' 'A_V_6169_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 609 [1/2] (3.25ns)   --->   "%A_V_4167_load_5 = load i8* %A_V_4167_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 609 'load' 'A_V_4167_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 610 [1/2] (3.25ns)   --->   "%A_V_20_load_1 = load i8* %A_V_20_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 610 'load' 'A_V_20_load_1' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 611 [1/2] (3.25ns)   --->   "%B_V_4174_load_1 = load i8* %B_V_4174_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 611 'load' 'B_V_4174_load_1' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 612 [2/2] (3.25ns)   --->   "%A_V_14_load_6 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 612 'load' 'A_V_14_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 613 [2/2] (3.25ns)   --->   "%A_V_12_load_6 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 613 'load' 'A_V_12_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 614 [2/2] (3.25ns)   --->   "%A_V_10_load_6 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 614 'load' 'A_V_10_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 615 [2/2] (3.25ns)   --->   "%A_V_8_load_6 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 615 'load' 'A_V_8_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 616 [2/2] (3.25ns)   --->   "%A_V_6169_load_6 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 616 'load' 'A_V_6169_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 617 [2/2] (3.25ns)   --->   "%A_V_4167_load_6 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 617 'load' 'A_V_4167_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 618 [2/2] (3.25ns)   --->   "%A_V_2165_load_4 = load i8* %A_V_2165_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 618 'load' 'A_V_2165_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 619 [2/2] (3.25ns)   --->   "%A_V_0_load_2 = load i8* %A_V_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 619 'load' 'A_V_0_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 620 [2/2] (3.25ns)   --->   "%A_V_16_load_6 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 620 'load' 'A_V_16_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 621 [2/2] (3.25ns)   --->   "%B_V_0_load_2 = load i8* %B_V_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 621 'load' 'B_V_0_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 622 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch290 [
    i5 2, label %branch274
    i5 4, label %branch276
    i5 6, label %branch278
    i5 8, label %branch280
    i5 10, label %branch282
    i5 12, label %branch284
    i5 14, label %branch286
    i5 -16, label %branch288
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 622 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 623 [2/2] (3.25ns)   --->   "%B_V_1171_load_2 = load i8* %B_V_1171_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 623 'load' 'B_V_1171_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 624 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch270 [
    i5 2, label %branch254
    i5 4, label %branch256
    i5 6, label %branch258
    i5 8, label %branch260
    i5 10, label %branch262
    i5 12, label %branch264
    i5 14, label %branch266
    i5 -16, label %branch268
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 624 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 625 [2/2] (3.25ns)   --->   "%A_V_16_load_7 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 625 'load' 'A_V_16_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 626 [2/2] (3.25ns)   --->   "%A_V_14_load_7 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 626 'load' 'A_V_14_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 627 [2/2] (3.25ns)   --->   "%A_V_12_load_7 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 627 'load' 'A_V_12_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 628 [2/2] (3.25ns)   --->   "%A_V_10_load_7 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 628 'load' 'A_V_10_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 629 [2/2] (3.25ns)   --->   "%A_V_8_load_7 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 629 'load' 'A_V_8_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 630 [2/2] (3.25ns)   --->   "%A_V_6169_load_7 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 630 'load' 'A_V_6169_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 631 [2/2] (3.25ns)   --->   "%A_V_4167_load_7 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 631 'load' 'A_V_4167_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 632 [2/2] (3.25ns)   --->   "%A_V_2165_load_5 = load i8* %A_V_2165_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 632 'load' 'A_V_2165_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 633 [2/2] (3.25ns)   --->   "%A_V_18_load_4 = load i8* %A_V_18_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 633 'load' 'A_V_18_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 634 [2/2] (3.25ns)   --->   "%B_V_2172_load_2 = load i8* %B_V_2172_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 634 'load' 'B_V_2172_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 635 [2/2] (3.25ns)   --->   "%A_V_19_load_2 = load i8* %A_V_19_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 635 'load' 'A_V_19_load_2' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 636 [2/2] (3.25ns)   --->   "%B_V_3173_load_2 = load i8* %B_V_3173_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 636 'load' 'B_V_3173_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 637 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch230 [
    i5 2, label %branch214
    i5 4, label %branch216
    i5 6, label %branch218
    i5 8, label %branch220
    i5 10, label %branch222
    i5 12, label %branch224
    i5 14, label %branch226
    i5 -16, label %branch228
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 637 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 638 [2/2] (3.25ns)   --->   "%A_V_18_load_5 = load i8* %A_V_18_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 638 'load' 'A_V_18_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 639 [2/2] (3.25ns)   --->   "%A_V_16_load_8 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 639 'load' 'A_V_16_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 640 [2/2] (3.25ns)   --->   "%A_V_14_load_8 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 640 'load' 'A_V_14_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 641 [2/2] (3.25ns)   --->   "%A_V_12_load_8 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 641 'load' 'A_V_12_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 642 [2/2] (3.25ns)   --->   "%A_V_10_load_8 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 642 'load' 'A_V_10_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 643 [2/2] (3.25ns)   --->   "%A_V_8_load_8 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 643 'load' 'A_V_8_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 644 [2/2] (3.25ns)   --->   "%A_V_6169_load_8 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 644 'load' 'A_V_6169_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 645 [2/2] (3.25ns)   --->   "%A_V_4167_load_8 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 645 'load' 'A_V_4167_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 646 [2/2] (3.25ns)   --->   "%A_V_20_load_2 = load i8* %A_V_20_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 646 'load' 'A_V_20_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 647 [2/2] (3.25ns)   --->   "%B_V_4174_load_2 = load i8* %B_V_4174_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 647 'load' 'B_V_4174_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 648 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch205 [
    i5 2, label %branch189
    i5 4, label %branch191
    i5 6, label %branch193
    i5 8, label %branch195
    i5 10, label %branch197
    i5 12, label %branch199
    i5 14, label %branch201
    i5 -16, label %branch203
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 648 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 649 [2/2] (3.25ns)   --->   "%A_V_14_load_9 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 649 'load' 'A_V_14_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 650 [2/2] (3.25ns)   --->   "%A_V_12_load_9 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 650 'load' 'A_V_12_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 651 [2/2] (3.25ns)   --->   "%A_V_10_load_9 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 651 'load' 'A_V_10_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 652 [2/2] (3.25ns)   --->   "%A_V_8_load_9 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 652 'load' 'A_V_8_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 653 [2/2] (3.25ns)   --->   "%A_V_6169_load_9 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 653 'load' 'A_V_6169_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 654 [2/2] (3.25ns)   --->   "%A_V_4167_load_9 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 654 'load' 'A_V_4167_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 655 [2/2] (3.25ns)   --->   "%A_V_2165_load_6 = load i8* %A_V_2165_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 655 'load' 'A_V_2165_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 656 [2/2] (3.25ns)   --->   "%A_V_0_load_3 = load i8* %A_V_0_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 656 'load' 'A_V_0_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 657 [2/2] (3.25ns)   --->   "%A_V_16_load_9 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 657 'load' 'A_V_16_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 658 [2/2] (3.25ns)   --->   "%B_V_0_load_3 = load i8* %B_V_0_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 658 'load' 'B_V_0_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 659 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch185 [
    i5 2, label %branch169
    i5 4, label %branch171
    i5 6, label %branch173
    i5 8, label %branch175
    i5 10, label %branch177
    i5 12, label %branch179
    i5 14, label %branch181
    i5 -16, label %branch183
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 659 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 660 [2/2] (3.25ns)   --->   "%B_V_1171_load_3 = load i8* %B_V_1171_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 660 'load' 'B_V_1171_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 661 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch165 [
    i5 2, label %branch149
    i5 4, label %branch151
    i5 6, label %branch153
    i5 8, label %branch155
    i5 10, label %branch157
    i5 12, label %branch159
    i5 14, label %branch161
    i5 -16, label %branch163
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 661 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 662 [2/2] (3.25ns)   --->   "%A_V_16_load_10 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 662 'load' 'A_V_16_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 663 [2/2] (3.25ns)   --->   "%A_V_14_load_10 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 663 'load' 'A_V_14_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 664 [2/2] (3.25ns)   --->   "%A_V_12_load_10 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 664 'load' 'A_V_12_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 665 [2/2] (3.25ns)   --->   "%A_V_10_load_10 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 665 'load' 'A_V_10_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 666 [2/2] (3.25ns)   --->   "%A_V_8_load_10 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 666 'load' 'A_V_8_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 667 [2/2] (3.25ns)   --->   "%A_V_6169_load_10 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 667 'load' 'A_V_6169_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 668 [2/2] (3.25ns)   --->   "%A_V_4167_load_10 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 668 'load' 'A_V_4167_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 669 [2/2] (3.25ns)   --->   "%A_V_2165_load_7 = load i8* %A_V_2165_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 669 'load' 'A_V_2165_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 670 [2/2] (3.25ns)   --->   "%A_V_18_load_6 = load i8* %A_V_18_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 670 'load' 'A_V_18_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 671 [2/2] (3.25ns)   --->   "%B_V_2172_load_3 = load i8* %B_V_2172_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 671 'load' 'B_V_2172_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 672 [2/2] (3.25ns)   --->   "%A_V_19_load_3 = load i8* %A_V_19_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 672 'load' 'A_V_19_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 673 [2/2] (3.25ns)   --->   "%B_V_3173_load_3 = load i8* %B_V_3173_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 673 'load' 'B_V_3173_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 674 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch125 [
    i5 2, label %branch109
    i5 4, label %branch111
    i5 6, label %branch113
    i5 8, label %branch115
    i5 10, label %branch117
    i5 12, label %branch119
    i5 14, label %branch121
    i5 -16, label %branch123
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 674 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_33 : Operation 675 [2/2] (3.25ns)   --->   "%A_V_18_load_7 = load i8* %A_V_18_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 675 'load' 'A_V_18_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 676 [2/2] (3.25ns)   --->   "%A_V_16_load_11 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 676 'load' 'A_V_16_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 677 [2/2] (3.25ns)   --->   "%A_V_14_load_11 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 677 'load' 'A_V_14_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 678 [2/2] (3.25ns)   --->   "%A_V_12_load_11 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 678 'load' 'A_V_12_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 679 [2/2] (3.25ns)   --->   "%A_V_10_load_11 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 679 'load' 'A_V_10_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 680 [2/2] (3.25ns)   --->   "%A_V_8_load_11 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 680 'load' 'A_V_8_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 681 [2/2] (3.25ns)   --->   "%A_V_6169_load_11 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 681 'load' 'A_V_6169_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 682 [2/2] (3.25ns)   --->   "%A_V_4167_load_11 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 682 'load' 'A_V_4167_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 683 [2/2] (3.25ns)   --->   "%A_V_20_load_3 = load i8* %A_V_20_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 683 'load' 'A_V_20_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 684 [2/2] (3.25ns)   --->   "%B_V_4174_load_3 = load i8* %B_V_4174_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 684 'load' 'B_V_4174_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_33 : Operation 685 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch100 [
    i5 2, label %branch84
    i5 4, label %branch86
    i5 6, label %branch88
    i5 8, label %branch90
    i5 10, label %branch92
    i5 12, label %branch94
    i5 14, label %branch96
    i5 -16, label %branch98
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 685 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>

State 34 <SV = 17> <Delay = 3.25>
ST_34 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_125_cast = sext i10 %tmp_121 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 686 'sext' 'tmp_125_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 687 [1/1] (0.00ns)   --->   "%A_V_0_addr_5 = getelementptr [336 x i8]* @A_V_0, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 687 'getelementptr' 'A_V_0_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 688 [1/1] (0.00ns)   --->   "%A_V_10_addr_5 = getelementptr [336 x i8]* @A_V_10, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 688 'getelementptr' 'A_V_10_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 689 [1/1] (0.00ns)   --->   "%A_V_11_addr_3 = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 689 'getelementptr' 'A_V_11_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 690 [1/1] (0.00ns)   --->   "%A_V_1164_addr_3 = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 690 'getelementptr' 'A_V_1164_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 691 [1/1] (0.00ns)   --->   "%A_V_12_addr_5 = getelementptr [336 x i8]* @A_V_12, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 691 'getelementptr' 'A_V_12_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 692 [1/1] (0.00ns)   --->   "%A_V_13_addr_3 = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 692 'getelementptr' 'A_V_13_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 693 [1/1] (0.00ns)   --->   "%A_V_14_addr_5 = getelementptr [336 x i8]* @A_V_14, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 693 'getelementptr' 'A_V_14_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 694 [1/1] (0.00ns)   --->   "%A_V_15_addr_3 = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 694 'getelementptr' 'A_V_15_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 695 [1/1] (0.00ns)   --->   "%A_V_16_addr_5 = getelementptr [336 x i8]* @A_V_16, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 695 'getelementptr' 'A_V_16_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 696 [1/1] (0.00ns)   --->   "%A_V_17_addr_3 = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 696 'getelementptr' 'A_V_17_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 697 [1/1] (0.00ns)   --->   "%A_V_18_addr_5 = getelementptr [336 x i8]* @A_V_18, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 697 'getelementptr' 'A_V_18_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 698 [1/1] (0.00ns)   --->   "%A_V_19_addr_5 = getelementptr [336 x i8]* @A_V_19, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 698 'getelementptr' 'A_V_19_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%A_V_20_addr_5 = getelementptr [336 x i8]* @A_V_20, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 699 'getelementptr' 'A_V_20_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "%A_V_2165_addr_5 = getelementptr [336 x i8]* @A_V_2165, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 700 'getelementptr' 'A_V_2165_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 701 [1/1] (0.00ns)   --->   "%A_V_3166_addr_3 = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 701 'getelementptr' 'A_V_3166_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 702 [1/1] (0.00ns)   --->   "%A_V_4167_addr_5 = getelementptr [336 x i8]* @A_V_4167, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 702 'getelementptr' 'A_V_4167_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 703 [1/1] (0.00ns)   --->   "%A_V_5168_addr_3 = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 703 'getelementptr' 'A_V_5168_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 704 [1/1] (0.00ns)   --->   "%A_V_6169_addr_5 = getelementptr [336 x i8]* @A_V_6169, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 704 'getelementptr' 'A_V_6169_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "%A_V_7170_addr_3 = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 705 'getelementptr' 'A_V_7170_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 706 [1/1] (0.00ns)   --->   "%A_V_8_addr_5 = getelementptr [336 x i8]* @A_V_8, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 706 'getelementptr' 'A_V_8_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 707 [1/1] (0.00ns)   --->   "%A_V_9_addr_3 = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_123_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 707 'getelementptr' 'A_V_9_addr_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_132_cast = zext i13 %tmp_128 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 708 'zext' 'tmp_132_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 709 [1/1] (0.00ns)   --->   "%B_V_0_addr_5 = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_132_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 709 'getelementptr' 'B_V_0_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 710 [1/1] (0.00ns)   --->   "%B_V_1171_addr_5 = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_132_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 710 'getelementptr' 'B_V_1171_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%B_V_2172_addr_5 = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_132_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 711 'getelementptr' 'B_V_2172_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 712 [1/1] (0.00ns)   --->   "%B_V_3173_addr_5 = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_132_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 712 'getelementptr' 'B_V_3173_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 713 [1/1] (0.00ns)   --->   "%B_V_4174_addr_5 = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_132_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 713 'getelementptr' 'B_V_4174_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_34 : Operation 714 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 714 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 715 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 715 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 716 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 716 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 717 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 717 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 718 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 718 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 719 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 719 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 720 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 720 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 721 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 721 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 722 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01086" [ULTRA_HLS/convolution.h:103]   --->   Operation 722 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 723 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 723 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 724 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 724 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 725 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 725 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 726 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 726 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 727 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 727 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 728 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 728 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 729 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 729 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 730 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 730 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 731 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.01042" [ULTRA_HLS/convolution.h:103]   --->   Operation 731 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 732 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 732 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 733 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 733 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 734 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 734 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 735 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 735 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 736 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 736 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 737 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 737 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 738 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 738 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 739 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 739 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 740 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0998" [ULTRA_HLS/convolution.h:103]   --->   Operation 740 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 741 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 741 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 2.05>
ST_34 : Operation 742 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 742 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 2.05>
ST_34 : Operation 743 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 743 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 2.05>
ST_34 : Operation 744 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 744 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 2.05>
ST_34 : Operation 745 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 745 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 2.05>
ST_34 : Operation 746 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 746 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 2.05>
ST_34 : Operation 747 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 747 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 2.05>
ST_34 : Operation 748 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 748 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 2.05>
ST_34 : Operation 749 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 749 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 2.05>
ST_34 : Operation 750 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0954" [ULTRA_HLS/convolution.h:103]   --->   Operation 750 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 2.05>
ST_34 : Operation 751 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 751 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 752 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 752 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 753 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 753 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 754 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 754 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 755 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 755 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 756 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 756 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 757 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 757 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 758 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 758 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 759 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0910" [ULTRA_HLS/convolution.h:103]   --->   Operation 759 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 760 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 760 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 761 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 761 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 762 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 762 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 763 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 763 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 764 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 764 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 765 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 765 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 766 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 766 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 767 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 767 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 768 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0866" [ULTRA_HLS/convolution.h:103]   --->   Operation 768 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 769 [1/2] (3.25ns)   --->   "%A_V_15_load_2 = load i8* %A_V_15_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 769 'load' 'A_V_15_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 770 [1/2] (3.25ns)   --->   "%A_V_13_load_2 = load i8* %A_V_13_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 770 'load' 'A_V_13_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 771 [1/2] (3.25ns)   --->   "%A_V_11_load_2 = load i8* %A_V_11_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 771 'load' 'A_V_11_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 772 [1/2] (3.25ns)   --->   "%A_V_9_load_2 = load i8* %A_V_9_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 772 'load' 'A_V_9_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 773 [1/2] (3.25ns)   --->   "%A_V_7170_load_2 = load i8* %A_V_7170_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 773 'load' 'A_V_7170_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 774 [1/2] (3.25ns)   --->   "%A_V_5168_load_2 = load i8* %A_V_5168_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 774 'load' 'A_V_5168_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 775 [1/2] (3.25ns)   --->   "%A_V_3166_load_2 = load i8* %A_V_3166_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 775 'load' 'A_V_3166_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 776 [1/2] (3.25ns)   --->   "%A_V_1164_load_2 = load i8* %A_V_1164_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 776 'load' 'A_V_1164_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 777 [1/2] (3.25ns)   --->   "%A_V_17_load_2 = load i8* %A_V_17_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 777 'load' 'A_V_17_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 778 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 778 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 779 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 779 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 780 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 780 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 781 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 781 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 782 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 782 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 783 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 783 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 784 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 784 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 785 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 785 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 786 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0778" [ULTRA_HLS/convolution.h:103]   --->   Operation 786 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 787 [1/2] (3.25ns)   --->   "%A_V_17_load_3 = load i8* %A_V_17_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 787 'load' 'A_V_17_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 788 [1/2] (3.25ns)   --->   "%A_V_15_load_3 = load i8* %A_V_15_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 788 'load' 'A_V_15_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 789 [1/2] (3.25ns)   --->   "%A_V_13_load_3 = load i8* %A_V_13_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 789 'load' 'A_V_13_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 790 [1/2] (3.25ns)   --->   "%A_V_11_load_3 = load i8* %A_V_11_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 790 'load' 'A_V_11_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 791 [1/2] (3.25ns)   --->   "%A_V_9_load_3 = load i8* %A_V_9_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 791 'load' 'A_V_9_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 792 [1/2] (3.25ns)   --->   "%A_V_7170_load_3 = load i8* %A_V_7170_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 792 'load' 'A_V_7170_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 793 [1/2] (3.25ns)   --->   "%A_V_5168_load_3 = load i8* %A_V_5168_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 793 'load' 'A_V_5168_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 794 [1/2] (3.25ns)   --->   "%A_V_3166_load_3 = load i8* %A_V_3166_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 794 'load' 'A_V_3166_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 795 [1/2] (3.25ns)   --->   "%A_V_1164_load_3 = load i8* %A_V_1164_addr_2, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 795 'load' 'A_V_1164_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 796 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 796 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 2.05>
ST_34 : Operation 797 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 797 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_34 : Operation 798 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 798 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_34 : Operation 799 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 799 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_34 : Operation 800 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 800 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_34 : Operation 801 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 801 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_34 : Operation 802 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 802 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_34 : Operation 803 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 803 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_34 : Operation 804 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 804 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_34 : Operation 805 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0690" [ULTRA_HLS/convolution.h:103]   --->   Operation 805 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_34 : Operation 806 [1/2] (3.25ns)   --->   "%A_V_14_load_6 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 806 'load' 'A_V_14_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 807 [1/2] (3.25ns)   --->   "%A_V_12_load_6 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 807 'load' 'A_V_12_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 808 [1/2] (3.25ns)   --->   "%A_V_10_load_6 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 808 'load' 'A_V_10_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 809 [1/2] (3.25ns)   --->   "%A_V_8_load_6 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 809 'load' 'A_V_8_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 810 [1/2] (3.25ns)   --->   "%A_V_6169_load_6 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 810 'load' 'A_V_6169_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 811 [1/2] (3.25ns)   --->   "%A_V_4167_load_6 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 811 'load' 'A_V_4167_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 812 [1/2] (3.25ns)   --->   "%A_V_2165_load_4 = load i8* %A_V_2165_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 812 'load' 'A_V_2165_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 813 [1/2] (3.25ns)   --->   "%A_V_0_load_2 = load i8* %A_V_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 813 'load' 'A_V_0_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 814 [1/2] (3.25ns)   --->   "%A_V_16_load_6 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 814 'load' 'A_V_16_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 815 [1/2] (3.25ns)   --->   "%B_V_0_load_2 = load i8* %B_V_0_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 815 'load' 'B_V_0_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 816 [2/2] (3.25ns)   --->   "%A_V_15_load_4 = load i8* %A_V_15_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 816 'load' 'A_V_15_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 817 [2/2] (3.25ns)   --->   "%A_V_13_load_4 = load i8* %A_V_13_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 817 'load' 'A_V_13_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 818 [2/2] (3.25ns)   --->   "%A_V_11_load_4 = load i8* %A_V_11_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 818 'load' 'A_V_11_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 819 [2/2] (3.25ns)   --->   "%A_V_9_load_4 = load i8* %A_V_9_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 819 'load' 'A_V_9_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 820 [2/2] (3.25ns)   --->   "%A_V_7170_load_4 = load i8* %A_V_7170_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 820 'load' 'A_V_7170_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 821 [2/2] (3.25ns)   --->   "%A_V_5168_load_4 = load i8* %A_V_5168_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 821 'load' 'A_V_5168_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 822 [2/2] (3.25ns)   --->   "%A_V_3166_load_4 = load i8* %A_V_3166_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 822 'load' 'A_V_3166_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 823 [2/2] (3.25ns)   --->   "%A_V_1164_load_4 = load i8* %A_V_1164_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 823 'load' 'A_V_1164_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 824 [2/2] (3.25ns)   --->   "%A_V_17_load_4 = load i8* %A_V_17_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 824 'load' 'A_V_17_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 825 [1/2] (3.25ns)   --->   "%B_V_1171_load_2 = load i8* %B_V_1171_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 825 'load' 'B_V_1171_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 826 [1/2] (3.25ns)   --->   "%A_V_16_load_7 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 826 'load' 'A_V_16_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 827 [1/2] (3.25ns)   --->   "%A_V_14_load_7 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 827 'load' 'A_V_14_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 828 [1/2] (3.25ns)   --->   "%A_V_12_load_7 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 828 'load' 'A_V_12_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 829 [1/2] (3.25ns)   --->   "%A_V_10_load_7 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 829 'load' 'A_V_10_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 830 [1/2] (3.25ns)   --->   "%A_V_8_load_7 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 830 'load' 'A_V_8_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 831 [1/2] (3.25ns)   --->   "%A_V_6169_load_7 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 831 'load' 'A_V_6169_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 832 [1/2] (3.25ns)   --->   "%A_V_4167_load_7 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 832 'load' 'A_V_4167_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 833 [1/2] (3.25ns)   --->   "%A_V_2165_load_5 = load i8* %A_V_2165_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 833 'load' 'A_V_2165_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 834 [1/2] (3.25ns)   --->   "%A_V_18_load_4 = load i8* %A_V_18_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 834 'load' 'A_V_18_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 835 [1/2] (3.25ns)   --->   "%B_V_2172_load_2 = load i8* %B_V_2172_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 835 'load' 'B_V_2172_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 836 [2/2] (3.25ns)   --->   "%A_V_17_load_5 = load i8* %A_V_17_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 836 'load' 'A_V_17_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 837 [2/2] (3.25ns)   --->   "%A_V_15_load_5 = load i8* %A_V_15_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 837 'load' 'A_V_15_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 838 [2/2] (3.25ns)   --->   "%A_V_13_load_5 = load i8* %A_V_13_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 838 'load' 'A_V_13_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 839 [2/2] (3.25ns)   --->   "%A_V_11_load_5 = load i8* %A_V_11_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 839 'load' 'A_V_11_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 840 [2/2] (3.25ns)   --->   "%A_V_9_load_5 = load i8* %A_V_9_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 840 'load' 'A_V_9_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 841 [2/2] (3.25ns)   --->   "%A_V_7170_load_5 = load i8* %A_V_7170_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 841 'load' 'A_V_7170_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 842 [2/2] (3.25ns)   --->   "%A_V_5168_load_5 = load i8* %A_V_5168_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 842 'load' 'A_V_5168_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 843 [2/2] (3.25ns)   --->   "%A_V_3166_load_5 = load i8* %A_V_3166_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 843 'load' 'A_V_3166_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 844 [2/2] (3.25ns)   --->   "%A_V_1164_load_5 = load i8* %A_V_1164_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 844 'load' 'A_V_1164_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 845 [1/2] (3.25ns)   --->   "%A_V_19_load_2 = load i8* %A_V_19_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 845 'load' 'A_V_19_load_2' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 846 [1/2] (3.25ns)   --->   "%B_V_3173_load_2 = load i8* %B_V_3173_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 846 'load' 'B_V_3173_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 847 [1/2] (3.25ns)   --->   "%A_V_18_load_5 = load i8* %A_V_18_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 847 'load' 'A_V_18_load_5' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 848 [1/2] (3.25ns)   --->   "%A_V_16_load_8 = load i8* %A_V_16_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 848 'load' 'A_V_16_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 849 [1/2] (3.25ns)   --->   "%A_V_14_load_8 = load i8* %A_V_14_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 849 'load' 'A_V_14_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 850 [1/2] (3.25ns)   --->   "%A_V_12_load_8 = load i8* %A_V_12_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 850 'load' 'A_V_12_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 851 [1/2] (3.25ns)   --->   "%A_V_10_load_8 = load i8* %A_V_10_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 851 'load' 'A_V_10_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 852 [1/2] (3.25ns)   --->   "%A_V_8_load_8 = load i8* %A_V_8_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 852 'load' 'A_V_8_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 853 [1/2] (3.25ns)   --->   "%A_V_6169_load_8 = load i8* %A_V_6169_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 853 'load' 'A_V_6169_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 854 [1/2] (3.25ns)   --->   "%A_V_4167_load_8 = load i8* %A_V_4167_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 854 'load' 'A_V_4167_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 855 [1/2] (3.25ns)   --->   "%A_V_20_load_2 = load i8* %A_V_20_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 855 'load' 'A_V_20_load_2' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 856 [1/2] (3.25ns)   --->   "%B_V_4174_load_2 = load i8* %B_V_4174_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 856 'load' 'B_V_4174_load_2' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 857 [1/2] (3.25ns)   --->   "%A_V_14_load_9 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 857 'load' 'A_V_14_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 858 [1/2] (3.25ns)   --->   "%A_V_12_load_9 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 858 'load' 'A_V_12_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 859 [1/2] (3.25ns)   --->   "%A_V_10_load_9 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 859 'load' 'A_V_10_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 860 [1/2] (3.25ns)   --->   "%A_V_8_load_9 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 860 'load' 'A_V_8_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 861 [1/2] (3.25ns)   --->   "%A_V_6169_load_9 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 861 'load' 'A_V_6169_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 862 [1/2] (3.25ns)   --->   "%A_V_4167_load_9 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 862 'load' 'A_V_4167_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 863 [1/2] (3.25ns)   --->   "%A_V_2165_load_6 = load i8* %A_V_2165_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 863 'load' 'A_V_2165_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 864 [1/2] (3.25ns)   --->   "%A_V_0_load_3 = load i8* %A_V_0_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 864 'load' 'A_V_0_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 865 [1/2] (3.25ns)   --->   "%A_V_16_load_9 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 865 'load' 'A_V_16_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 866 [1/2] (3.25ns)   --->   "%B_V_0_load_3 = load i8* %B_V_0_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 866 'load' 'B_V_0_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 867 [1/2] (3.25ns)   --->   "%B_V_1171_load_3 = load i8* %B_V_1171_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 867 'load' 'B_V_1171_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 868 [1/2] (3.25ns)   --->   "%A_V_16_load_10 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 868 'load' 'A_V_16_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 869 [1/2] (3.25ns)   --->   "%A_V_14_load_10 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 869 'load' 'A_V_14_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 870 [1/2] (3.25ns)   --->   "%A_V_12_load_10 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 870 'load' 'A_V_12_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 871 [1/2] (3.25ns)   --->   "%A_V_10_load_10 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 871 'load' 'A_V_10_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 872 [1/2] (3.25ns)   --->   "%A_V_8_load_10 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 872 'load' 'A_V_8_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 873 [1/2] (3.25ns)   --->   "%A_V_6169_load_10 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 873 'load' 'A_V_6169_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 874 [1/2] (3.25ns)   --->   "%A_V_4167_load_10 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 874 'load' 'A_V_4167_load_10' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 875 [1/2] (3.25ns)   --->   "%A_V_2165_load_7 = load i8* %A_V_2165_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 875 'load' 'A_V_2165_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 876 [1/2] (3.25ns)   --->   "%A_V_18_load_6 = load i8* %A_V_18_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 876 'load' 'A_V_18_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 877 [1/2] (3.25ns)   --->   "%B_V_2172_load_3 = load i8* %B_V_2172_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 877 'load' 'B_V_2172_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 878 [1/2] (3.25ns)   --->   "%A_V_19_load_3 = load i8* %A_V_19_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 878 'load' 'A_V_19_load_3' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 879 [1/2] (3.25ns)   --->   "%B_V_3173_load_3 = load i8* %B_V_3173_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 879 'load' 'B_V_3173_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 880 [1/2] (3.25ns)   --->   "%A_V_18_load_7 = load i8* %A_V_18_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 880 'load' 'A_V_18_load_7' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 881 [1/2] (3.25ns)   --->   "%A_V_16_load_11 = load i8* %A_V_16_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 881 'load' 'A_V_16_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 882 [1/2] (3.25ns)   --->   "%A_V_14_load_11 = load i8* %A_V_14_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 882 'load' 'A_V_14_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 883 [1/2] (3.25ns)   --->   "%A_V_12_load_11 = load i8* %A_V_12_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 883 'load' 'A_V_12_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 884 [1/2] (3.25ns)   --->   "%A_V_10_load_11 = load i8* %A_V_10_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 884 'load' 'A_V_10_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 885 [1/2] (3.25ns)   --->   "%A_V_8_load_11 = load i8* %A_V_8_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 885 'load' 'A_V_8_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 886 [1/2] (3.25ns)   --->   "%A_V_6169_load_11 = load i8* %A_V_6169_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 886 'load' 'A_V_6169_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 887 [1/2] (3.25ns)   --->   "%A_V_4167_load_11 = load i8* %A_V_4167_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 887 'load' 'A_V_4167_load_11' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 888 [1/2] (3.25ns)   --->   "%A_V_20_load_3 = load i8* %A_V_20_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 888 'load' 'A_V_20_load_3' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 889 [1/2] (3.25ns)   --->   "%B_V_4174_load_3 = load i8* %B_V_4174_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 889 'load' 'B_V_4174_load_3' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 890 [2/2] (3.25ns)   --->   "%A_V_14_load_12 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 890 'load' 'A_V_14_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 891 [2/2] (3.25ns)   --->   "%A_V_12_load_12 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 891 'load' 'A_V_12_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 892 [2/2] (3.25ns)   --->   "%A_V_10_load_12 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 892 'load' 'A_V_10_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 893 [2/2] (3.25ns)   --->   "%A_V_8_load_12 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 893 'load' 'A_V_8_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 894 [2/2] (3.25ns)   --->   "%A_V_6169_load_12 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 894 'load' 'A_V_6169_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 895 [2/2] (3.25ns)   --->   "%A_V_4167_load_12 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 895 'load' 'A_V_4167_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 896 [2/2] (3.25ns)   --->   "%A_V_2165_load_8 = load i8* %A_V_2165_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 896 'load' 'A_V_2165_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 897 [2/2] (3.25ns)   --->   "%A_V_0_load_4 = load i8* %A_V_0_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 897 'load' 'A_V_0_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 898 [2/2] (3.25ns)   --->   "%A_V_16_load_12 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 898 'load' 'A_V_16_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 899 [2/2] (3.25ns)   --->   "%B_V_0_load_4 = load i8* %B_V_0_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 899 'load' 'B_V_0_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 900 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch80 [
    i5 2, label %branch64
    i5 4, label %branch66
    i5 6, label %branch68
    i5 8, label %branch70
    i5 10, label %branch72
    i5 12, label %branch74
    i5 14, label %branch76
    i5 -16, label %branch78
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 900 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_34 : Operation 901 [2/2] (3.25ns)   --->   "%B_V_1171_load_4 = load i8* %B_V_1171_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 901 'load' 'B_V_1171_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 902 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch60 [
    i5 2, label %branch44
    i5 4, label %branch46
    i5 6, label %branch48
    i5 8, label %branch50
    i5 10, label %branch52
    i5 12, label %branch54
    i5 14, label %branch56
    i5 -16, label %branch58
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 902 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_34 : Operation 903 [2/2] (3.25ns)   --->   "%A_V_16_load_13 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 903 'load' 'A_V_16_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 904 [2/2] (3.25ns)   --->   "%A_V_14_load_13 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 904 'load' 'A_V_14_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 905 [2/2] (3.25ns)   --->   "%A_V_12_load_13 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 905 'load' 'A_V_12_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 906 [2/2] (3.25ns)   --->   "%A_V_10_load_13 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 906 'load' 'A_V_10_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 907 [2/2] (3.25ns)   --->   "%A_V_8_load_13 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 907 'load' 'A_V_8_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 908 [2/2] (3.25ns)   --->   "%A_V_6169_load_13 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 908 'load' 'A_V_6169_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 909 [2/2] (3.25ns)   --->   "%A_V_4167_load_13 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 909 'load' 'A_V_4167_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 910 [2/2] (3.25ns)   --->   "%A_V_2165_load_9 = load i8* %A_V_2165_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 910 'load' 'A_V_2165_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 911 [2/2] (3.25ns)   --->   "%A_V_18_load_8 = load i8* %A_V_18_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 911 'load' 'A_V_18_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 912 [2/2] (3.25ns)   --->   "%B_V_2172_load_4 = load i8* %B_V_2172_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 912 'load' 'B_V_2172_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 913 [2/2] (3.25ns)   --->   "%A_V_19_load_4 = load i8* %A_V_19_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 913 'load' 'A_V_19_load_4' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 914 [2/2] (3.25ns)   --->   "%B_V_3173_load_4 = load i8* %B_V_3173_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 914 'load' 'B_V_3173_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 915 [1/1] (1.36ns)   --->   "switch i5 %ib_mid2, label %branch20 [
    i5 2, label %branch4
    i5 4, label %branch6
    i5 6, label %branch8
    i5 8, label %branch10
    i5 10, label %branch12
    i5 12, label %branch14
    i5 14, label %branch16
    i5 -16, label %branch18
  ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 915 'switch' <Predicate = (!exitcond_flatten11)> <Delay = 1.36>
ST_34 : Operation 916 [2/2] (3.25ns)   --->   "%A_V_18_load_9 = load i8* %A_V_18_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 916 'load' 'A_V_18_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 917 [2/2] (3.25ns)   --->   "%A_V_16_load_14 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 917 'load' 'A_V_16_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 918 [2/2] (3.25ns)   --->   "%A_V_14_load_14 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 918 'load' 'A_V_14_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 919 [2/2] (3.25ns)   --->   "%A_V_12_load_14 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 919 'load' 'A_V_12_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 920 [2/2] (3.25ns)   --->   "%A_V_10_load_14 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 920 'load' 'A_V_10_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 921 [2/2] (3.25ns)   --->   "%A_V_8_load_14 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 921 'load' 'A_V_8_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 922 [2/2] (3.25ns)   --->   "%A_V_6169_load_14 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 922 'load' 'A_V_6169_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 923 [2/2] (3.25ns)   --->   "%A_V_4167_load_14 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 923 'load' 'A_V_4167_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 924 [2/2] (3.25ns)   --->   "%A_V_20_load_4 = load i8* %A_V_20_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 924 'load' 'A_V_20_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 925 [2/2] (3.25ns)   --->   "%B_V_4174_load_4 = load i8* %B_V_4174_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 925 'load' 'B_V_4174_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_34 : Operation 926 [1/1] (1.36ns)   --->   "%ifzero = icmp eq i5 %j_9, -16" [ULTRA_HLS/convolution.h:98]   --->   Operation 926 'icmp' 'ifzero' <Predicate = (!exitcond_flatten11)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 927 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [ULTRA_HLS/convolution.h:98]   --->   Operation 927 'br' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>

State 35 <SV = 18> <Delay = 4.17>
ST_35 : Operation 928 [1/1] (0.00ns)   --->   "%A_V_11_addr_4 = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 928 'getelementptr' 'A_V_11_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 929 [1/1] (0.00ns)   --->   "%A_V_1164_addr_4 = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 929 'getelementptr' 'A_V_1164_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 930 [1/1] (0.00ns)   --->   "%A_V_13_addr_4 = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 930 'getelementptr' 'A_V_13_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 931 [1/1] (0.00ns)   --->   "%A_V_15_addr_4 = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 931 'getelementptr' 'A_V_15_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 932 [1/1] (0.00ns)   --->   "%A_V_17_addr_4 = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 932 'getelementptr' 'A_V_17_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 933 [1/1] (0.00ns)   --->   "%A_V_3166_addr_4 = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 933 'getelementptr' 'A_V_3166_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 934 [1/1] (0.00ns)   --->   "%A_V_5168_addr_4 = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 934 'getelementptr' 'A_V_5168_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 935 [1/1] (0.00ns)   --->   "%A_V_7170_addr_4 = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 935 'getelementptr' 'A_V_7170_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 936 [1/1] (0.00ns)   --->   "%A_V_9_addr_4 = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_124_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 936 'getelementptr' 'A_V_9_addr_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 937 [1/1] (0.00ns)   --->   "%A_V_load_0_0_phi = phi i8 [ %A_V_0_load, %branch504 ], [ %A_V_2165_load, %branch506 ], [ %A_V_4167_load, %branch508 ], [ %A_V_6169_load, %branch510 ], [ %A_V_8_load, %branch512 ], [ %A_V_10_load, %branch514 ], [ %A_V_12_load, %branch516 ], [ %A_V_14_load, %branch518 ], [ %A_V_16_load, %branch520 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 937 'phi' 'A_V_load_0_0_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 938 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i8 %A_V_load_0_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 938 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 939 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %B_V_0_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 939 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 940 [1/1] (4.17ns)   --->   "%r_V_4 = mul i16 %rhs_V_4, %lhs_V_s" [ULTRA_HLS/convolution.h:103]   --->   Operation 940 'mul' 'r_V_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 941 [1/1] (0.00ns)   --->   "%A_V_load_0_1_phi = phi i8 [ %A_V_1164_load, %branch484 ], [ %A_V_3166_load, %branch486 ], [ %A_V_5168_load, %branch488 ], [ %A_V_7170_load, %branch490 ], [ %A_V_9_load, %branch492 ], [ %A_V_11_load, %branch494 ], [ %A_V_13_load, %branch496 ], [ %A_V_15_load, %branch498 ], [ %A_V_17_load, %branch500 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 941 'phi' 'A_V_load_0_1_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 942 [1/1] (0.00ns)   --->   "%lhs_V_21_0_1 = sext i8 %A_V_load_0_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 942 'sext' 'lhs_V_21_0_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 943 [1/1] (0.00ns)   --->   "%rhs_V_21_0_1 = sext i8 %B_V_1171_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 943 'sext' 'rhs_V_21_0_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 944 [1/1] (4.17ns)   --->   "%r_V_21_0_1 = mul i16 %lhs_V_21_0_1, %rhs_V_21_0_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 944 'mul' 'r_V_21_0_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 945 [1/1] (0.00ns)   --->   "%A_V_load_0_2_phi = phi i8 [ %A_V_2165_load_1, %branch464 ], [ %A_V_4167_load_1, %branch466 ], [ %A_V_6169_load_1, %branch468 ], [ %A_V_8_load_1, %branch470 ], [ %A_V_10_load_1, %branch472 ], [ %A_V_12_load_1, %branch474 ], [ %A_V_14_load_1, %branch476 ], [ %A_V_16_load_1, %branch478 ], [ %A_V_18_load, %branch480 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 945 'phi' 'A_V_load_0_2_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 946 [1/1] (0.00ns)   --->   "%lhs_V_21_0_2 = sext i8 %A_V_load_0_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 946 'sext' 'lhs_V_21_0_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 947 [1/1] (0.00ns)   --->   "%rhs_V_21_0_2 = sext i8 %B_V_2172_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 947 'sext' 'rhs_V_21_0_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 948 [1/1] (4.17ns)   --->   "%r_V_21_0_2 = mul i16 %rhs_V_21_0_2, %lhs_V_21_0_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 948 'mul' 'r_V_21_0_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 949 [1/1] (0.00ns)   --->   "%A_V_load_0_3_phi = phi i8 [ %A_V_1164_load_1, %branch442 ], [ %A_V_3166_load_1, %branch444 ], [ %A_V_5168_load_1, %branch446 ], [ %A_V_7170_load_1, %branch448 ], [ %A_V_9_load_1, %branch450 ], [ %A_V_11_load_1, %branch452 ], [ %A_V_13_load_1, %branch454 ], [ %A_V_15_load_1, %branch456 ], [ %A_V_17_load_1, %branch458 ], [ %A_V_19_load, %branch460 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 949 'phi' 'A_V_load_0_3_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 950 [1/1] (0.00ns)   --->   "%lhs_V_21_0_3 = sext i8 %A_V_load_0_3_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 950 'sext' 'lhs_V_21_0_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 951 [1/1] (0.00ns)   --->   "%rhs_V_21_0_3 = sext i8 %B_V_3173_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 951 'sext' 'rhs_V_21_0_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 952 [1/1] (4.17ns)   --->   "%r_V_21_0_3 = mul i16 %rhs_V_21_0_3, %lhs_V_21_0_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 952 'mul' 'r_V_21_0_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 953 [1/1] (0.00ns)   --->   "%A_V_load_0_4_phi = phi i8 [ %A_V_4167_load_2, %branch424 ], [ %A_V_6169_load_2, %branch426 ], [ %A_V_8_load_2, %branch428 ], [ %A_V_10_load_2, %branch430 ], [ %A_V_12_load_2, %branch432 ], [ %A_V_14_load_2, %branch434 ], [ %A_V_16_load_2, %branch436 ], [ %A_V_18_load_1, %branch438 ], [ %A_V_20_load, %branch440 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 953 'phi' 'A_V_load_0_4_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 954 [1/1] (0.00ns)   --->   "%A_V_load_1_0_phi = phi i8 [ %A_V_0_load_1, %branch399 ], [ %A_V_2165_load_2, %branch401 ], [ %A_V_4167_load_3, %branch403 ], [ %A_V_6169_load_3, %branch405 ], [ %A_V_8_load_3, %branch407 ], [ %A_V_10_load_3, %branch409 ], [ %A_V_12_load_3, %branch411 ], [ %A_V_14_load_3, %branch413 ], [ %A_V_16_load_3, %branch415 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 954 'phi' 'A_V_load_1_0_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 955 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 955 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 956 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 956 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 957 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 957 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 958 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 958 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 959 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 959 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 960 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 960 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 961 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 961 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 962 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 962 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 963 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0822" [ULTRA_HLS/convolution.h:103]   --->   Operation 963 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 964 [1/1] (0.00ns)   --->   "%A_V_load_1_2_phi = phi i8 [ %A_V_2165_load_3, %branch359 ], [ %A_V_4167_load_4, %branch361 ], [ %A_V_6169_load_4, %branch363 ], [ %A_V_8_load_4, %branch365 ], [ %A_V_10_load_4, %branch367 ], [ %A_V_12_load_4, %branch369 ], [ %A_V_14_load_4, %branch371 ], [ %A_V_16_load_4, %branch373 ], [ %A_V_18_load_2, %branch375 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 964 'phi' 'A_V_load_1_2_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 965 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 965 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 2.05>
ST_35 : Operation 966 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 966 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 2.05>
ST_35 : Operation 967 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 967 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 2.05>
ST_35 : Operation 968 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 968 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 2.05>
ST_35 : Operation 969 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 969 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 2.05>
ST_35 : Operation 970 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 970 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 2.05>
ST_35 : Operation 971 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 971 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 2.05>
ST_35 : Operation 972 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 972 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 2.05>
ST_35 : Operation 973 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0734" [ULTRA_HLS/convolution.h:103]   --->   Operation 973 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 2.05>
ST_35 : Operation 974 [1/1] (0.00ns)   --->   "%A_V_load_1_4_phi = phi i8 [ %A_V_4167_load_5, %branch319 ], [ %A_V_6169_load_5, %branch321 ], [ %A_V_8_load_5, %branch323 ], [ %A_V_10_load_5, %branch325 ], [ %A_V_12_load_5, %branch327 ], [ %A_V_14_load_5, %branch329 ], [ %A_V_16_load_5, %branch331 ], [ %A_V_18_load_3, %branch333 ], [ %A_V_20_load_1, %branch335 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 974 'phi' 'A_V_load_1_4_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_35 : Operation 975 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 975 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 976 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 976 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 977 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 977 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 978 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 978 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 979 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 979 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 980 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 980 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 981 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 981 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 982 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 982 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 983 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0646" [ULTRA_HLS/convolution.h:103]   --->   Operation 983 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 984 [1/2] (3.25ns)   --->   "%A_V_15_load_4 = load i8* %A_V_15_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 984 'load' 'A_V_15_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 985 [1/2] (3.25ns)   --->   "%A_V_13_load_4 = load i8* %A_V_13_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 985 'load' 'A_V_13_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 986 [1/2] (3.25ns)   --->   "%A_V_11_load_4 = load i8* %A_V_11_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 986 'load' 'A_V_11_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 987 [1/2] (3.25ns)   --->   "%A_V_9_load_4 = load i8* %A_V_9_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 987 'load' 'A_V_9_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 988 [1/2] (3.25ns)   --->   "%A_V_7170_load_4 = load i8* %A_V_7170_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 988 'load' 'A_V_7170_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 989 [1/2] (3.25ns)   --->   "%A_V_5168_load_4 = load i8* %A_V_5168_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 989 'load' 'A_V_5168_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 990 [1/2] (3.25ns)   --->   "%A_V_3166_load_4 = load i8* %A_V_3166_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 990 'load' 'A_V_3166_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 991 [1/2] (3.25ns)   --->   "%A_V_1164_load_4 = load i8* %A_V_1164_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 991 'load' 'A_V_1164_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 992 [1/2] (3.25ns)   --->   "%A_V_17_load_4 = load i8* %A_V_17_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 992 'load' 'A_V_17_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 993 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 993 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 994 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 994 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 995 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 995 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 996 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 996 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 997 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 997 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 998 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 998 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 999 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 999 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 1000 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 1000 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 1001 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0558" [ULTRA_HLS/convolution.h:103]   --->   Operation 1001 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 1002 [1/2] (3.25ns)   --->   "%A_V_17_load_5 = load i8* %A_V_17_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1002 'load' 'A_V_17_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1003 [1/2] (3.25ns)   --->   "%A_V_15_load_5 = load i8* %A_V_15_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1003 'load' 'A_V_15_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1004 [1/2] (3.25ns)   --->   "%A_V_13_load_5 = load i8* %A_V_13_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1004 'load' 'A_V_13_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1005 [1/2] (3.25ns)   --->   "%A_V_11_load_5 = load i8* %A_V_11_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1005 'load' 'A_V_11_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1006 [1/2] (3.25ns)   --->   "%A_V_9_load_5 = load i8* %A_V_9_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1006 'load' 'A_V_9_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1007 [1/2] (3.25ns)   --->   "%A_V_7170_load_5 = load i8* %A_V_7170_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1007 'load' 'A_V_7170_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1008 [1/2] (3.25ns)   --->   "%A_V_5168_load_5 = load i8* %A_V_5168_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1008 'load' 'A_V_5168_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1009 [1/2] (3.25ns)   --->   "%A_V_3166_load_5 = load i8* %A_V_3166_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1009 'load' 'A_V_3166_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1010 [1/2] (3.25ns)   --->   "%A_V_1164_load_5 = load i8* %A_V_1164_addr_3, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1010 'load' 'A_V_1164_load_5' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1011 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1011 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 2.05>
ST_35 : Operation 1012 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1012 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 1013 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1013 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 1014 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1014 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 1015 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1015 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 1016 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1016 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 1017 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1017 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 1018 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1018 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 1019 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1019 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 1020 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0470" [ULTRA_HLS/convolution.h:103]   --->   Operation 1020 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 1021 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1021 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 1022 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1022 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 1023 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1023 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 1024 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1024 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 1025 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1025 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 1026 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1026 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 1027 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1027 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 1028 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1028 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 1029 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0426" [ULTRA_HLS/convolution.h:103]   --->   Operation 1029 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 1030 [2/2] (3.25ns)   --->   "%A_V_15_load_6 = load i8* %A_V_15_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1030 'load' 'A_V_15_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1031 [2/2] (3.25ns)   --->   "%A_V_13_load_6 = load i8* %A_V_13_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1031 'load' 'A_V_13_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1032 [2/2] (3.25ns)   --->   "%A_V_11_load_6 = load i8* %A_V_11_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1032 'load' 'A_V_11_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1033 [2/2] (3.25ns)   --->   "%A_V_9_load_6 = load i8* %A_V_9_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1033 'load' 'A_V_9_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1034 [2/2] (3.25ns)   --->   "%A_V_7170_load_6 = load i8* %A_V_7170_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1034 'load' 'A_V_7170_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1035 [2/2] (3.25ns)   --->   "%A_V_5168_load_6 = load i8* %A_V_5168_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1035 'load' 'A_V_5168_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1036 [2/2] (3.25ns)   --->   "%A_V_3166_load_6 = load i8* %A_V_3166_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1036 'load' 'A_V_3166_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1037 [2/2] (3.25ns)   --->   "%A_V_1164_load_6 = load i8* %A_V_1164_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1037 'load' 'A_V_1164_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1038 [2/2] (3.25ns)   --->   "%A_V_17_load_6 = load i8* %A_V_17_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1038 'load' 'A_V_17_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1039 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1039 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 1040 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1040 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 1041 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1041 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 1042 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1042 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 1043 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1043 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 1044 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1044 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 1045 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1045 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 1046 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1046 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 1047 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0338" [ULTRA_HLS/convolution.h:103]   --->   Operation 1047 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 1048 [2/2] (3.25ns)   --->   "%A_V_17_load_7 = load i8* %A_V_17_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1048 'load' 'A_V_17_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1049 [2/2] (3.25ns)   --->   "%A_V_15_load_7 = load i8* %A_V_15_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1049 'load' 'A_V_15_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1050 [2/2] (3.25ns)   --->   "%A_V_13_load_7 = load i8* %A_V_13_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1050 'load' 'A_V_13_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1051 [2/2] (3.25ns)   --->   "%A_V_11_load_7 = load i8* %A_V_11_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1051 'load' 'A_V_11_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1052 [2/2] (3.25ns)   --->   "%A_V_9_load_7 = load i8* %A_V_9_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1052 'load' 'A_V_9_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1053 [2/2] (3.25ns)   --->   "%A_V_7170_load_7 = load i8* %A_V_7170_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1053 'load' 'A_V_7170_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1054 [2/2] (3.25ns)   --->   "%A_V_5168_load_7 = load i8* %A_V_5168_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1054 'load' 'A_V_5168_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1055 [2/2] (3.25ns)   --->   "%A_V_3166_load_7 = load i8* %A_V_3166_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1055 'load' 'A_V_3166_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1056 [2/2] (3.25ns)   --->   "%A_V_1164_load_7 = load i8* %A_V_1164_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1056 'load' 'A_V_1164_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1057 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1057 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 2.05>
ST_35 : Operation 1058 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1058 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_35 : Operation 1059 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1059 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_35 : Operation 1060 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1060 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_35 : Operation 1061 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1061 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_35 : Operation 1062 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1062 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_35 : Operation 1063 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1063 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_35 : Operation 1064 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1064 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_35 : Operation 1065 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1065 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_35 : Operation 1066 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0250" [ULTRA_HLS/convolution.h:103]   --->   Operation 1066 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_35 : Operation 1067 [1/2] (3.25ns)   --->   "%A_V_14_load_12 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1067 'load' 'A_V_14_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1068 [1/2] (3.25ns)   --->   "%A_V_12_load_12 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1068 'load' 'A_V_12_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1069 [1/2] (3.25ns)   --->   "%A_V_10_load_12 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1069 'load' 'A_V_10_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1070 [1/2] (3.25ns)   --->   "%A_V_8_load_12 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1070 'load' 'A_V_8_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1071 [1/2] (3.25ns)   --->   "%A_V_6169_load_12 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1071 'load' 'A_V_6169_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1072 [1/2] (3.25ns)   --->   "%A_V_4167_load_12 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1072 'load' 'A_V_4167_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1073 [1/2] (3.25ns)   --->   "%A_V_2165_load_8 = load i8* %A_V_2165_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1073 'load' 'A_V_2165_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1074 [1/2] (3.25ns)   --->   "%A_V_0_load_4 = load i8* %A_V_0_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1074 'load' 'A_V_0_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1075 [1/2] (3.25ns)   --->   "%A_V_16_load_12 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1075 'load' 'A_V_16_load_12' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1076 [1/2] (3.25ns)   --->   "%B_V_0_load_4 = load i8* %B_V_0_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1076 'load' 'B_V_0_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1077 [1/2] (3.25ns)   --->   "%B_V_1171_load_4 = load i8* %B_V_1171_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1077 'load' 'B_V_1171_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1078 [1/2] (3.25ns)   --->   "%A_V_16_load_13 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1078 'load' 'A_V_16_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1079 [1/2] (3.25ns)   --->   "%A_V_14_load_13 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1079 'load' 'A_V_14_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1080 [1/2] (3.25ns)   --->   "%A_V_12_load_13 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1080 'load' 'A_V_12_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1081 [1/2] (3.25ns)   --->   "%A_V_10_load_13 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1081 'load' 'A_V_10_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1082 [1/2] (3.25ns)   --->   "%A_V_8_load_13 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1082 'load' 'A_V_8_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1083 [1/2] (3.25ns)   --->   "%A_V_6169_load_13 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1083 'load' 'A_V_6169_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1084 [1/2] (3.25ns)   --->   "%A_V_4167_load_13 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1084 'load' 'A_V_4167_load_13' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1085 [1/2] (3.25ns)   --->   "%A_V_2165_load_9 = load i8* %A_V_2165_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1085 'load' 'A_V_2165_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1086 [1/2] (3.25ns)   --->   "%A_V_18_load_8 = load i8* %A_V_18_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1086 'load' 'A_V_18_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1087 [1/2] (3.25ns)   --->   "%B_V_2172_load_4 = load i8* %B_V_2172_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1087 'load' 'B_V_2172_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1088 [1/2] (3.25ns)   --->   "%A_V_19_load_4 = load i8* %A_V_19_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1088 'load' 'A_V_19_load_4' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1089 [1/2] (3.25ns)   --->   "%B_V_3173_load_4 = load i8* %B_V_3173_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1089 'load' 'B_V_3173_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1090 [1/2] (3.25ns)   --->   "%A_V_18_load_9 = load i8* %A_V_18_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1090 'load' 'A_V_18_load_9' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1091 [1/2] (3.25ns)   --->   "%A_V_16_load_14 = load i8* %A_V_16_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1091 'load' 'A_V_16_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1092 [1/2] (3.25ns)   --->   "%A_V_14_load_14 = load i8* %A_V_14_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1092 'load' 'A_V_14_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1093 [1/2] (3.25ns)   --->   "%A_V_12_load_14 = load i8* %A_V_12_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1093 'load' 'A_V_12_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1094 [1/2] (3.25ns)   --->   "%A_V_10_load_14 = load i8* %A_V_10_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1094 'load' 'A_V_10_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1095 [1/2] (3.25ns)   --->   "%A_V_8_load_14 = load i8* %A_V_8_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1095 'load' 'A_V_8_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1096 [1/2] (3.25ns)   --->   "%A_V_6169_load_14 = load i8* %A_V_6169_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1096 'load' 'A_V_6169_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1097 [1/2] (3.25ns)   --->   "%A_V_4167_load_14 = load i8* %A_V_4167_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1097 'load' 'A_V_4167_load_14' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1098 [1/2] (3.25ns)   --->   "%A_V_20_load_4 = load i8* %A_V_20_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1098 'load' 'A_V_20_load_4' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_35 : Operation 1099 [1/2] (3.25ns)   --->   "%B_V_4174_load_4 = load i8* %B_V_4174_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1099 'load' 'B_V_4174_load_4' <Predicate = (!exitcond_flatten11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>

State 36 <SV = 19> <Delay = 4.17>
ST_36 : Operation 1100 [1/1] (0.00ns)   --->   "%A_V_11_addr_5 = getelementptr [336 x i8]* @A_V_11, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1100 'getelementptr' 'A_V_11_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1101 [1/1] (0.00ns)   --->   "%A_V_1164_addr_5 = getelementptr [336 x i8]* @A_V_1164, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1101 'getelementptr' 'A_V_1164_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1102 [1/1] (0.00ns)   --->   "%A_V_13_addr_5 = getelementptr [336 x i8]* @A_V_13, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1102 'getelementptr' 'A_V_13_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1103 [1/1] (0.00ns)   --->   "%A_V_15_addr_5 = getelementptr [336 x i8]* @A_V_15, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1103 'getelementptr' 'A_V_15_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1104 [1/1] (0.00ns)   --->   "%A_V_17_addr_5 = getelementptr [336 x i8]* @A_V_17, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1104 'getelementptr' 'A_V_17_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1105 [1/1] (0.00ns)   --->   "%A_V_3166_addr_5 = getelementptr [336 x i8]* @A_V_3166, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1105 'getelementptr' 'A_V_3166_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1106 [1/1] (0.00ns)   --->   "%A_V_5168_addr_5 = getelementptr [336 x i8]* @A_V_5168, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1106 'getelementptr' 'A_V_5168_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1107 [1/1] (0.00ns)   --->   "%A_V_7170_addr_5 = getelementptr [336 x i8]* @A_V_7170, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1107 'getelementptr' 'A_V_7170_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1108 [1/1] (0.00ns)   --->   "%A_V_9_addr_5 = getelementptr [336 x i8]* @A_V_9, i64 0, i64 %tmp_125_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1108 'getelementptr' 'A_V_9_addr_5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_249_cast = sext i16 %r_V_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1109 'sext' 'tmp_249_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_249_0_1_cast = sext i16 %r_V_21_0_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1110 'sext' 'tmp_249_0_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_249_0_2_cast = sext i16 %r_V_21_0_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1111 'sext' 'tmp_249_0_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1112 [1/1] (0.00ns)   --->   "%lhs_V_21_0_4 = sext i8 %A_V_load_0_4_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1112 'sext' 'lhs_V_21_0_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1113 [1/1] (0.00ns)   --->   "%rhs_V_21_0_4 = sext i8 %B_V_4174_load to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1113 'sext' 'rhs_V_21_0_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1114 [1/1] (4.17ns)   --->   "%r_V_21_0_4 = mul i16 %lhs_V_21_0_4, %rhs_V_21_0_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1114 'mul' 'r_V_21_0_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1115 [1/1] (0.00ns)   --->   "%lhs_V_21_1 = sext i8 %A_V_load_1_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1115 'sext' 'lhs_V_21_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1116 [1/1] (0.00ns)   --->   "%rhs_V_21_1 = sext i8 %B_V_0_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1116 'sext' 'rhs_V_21_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1117 [1/1] (4.17ns)   --->   "%r_V_21_1 = mul i16 %lhs_V_21_1, %rhs_V_21_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1117 'mul' 'r_V_21_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1118 [1/1] (0.00ns)   --->   "%A_V_load_1_1_phi = phi i8 [ %A_V_1164_load_2, %branch379 ], [ %A_V_3166_load_2, %branch381 ], [ %A_V_5168_load_2, %branch383 ], [ %A_V_7170_load_2, %branch385 ], [ %A_V_9_load_2, %branch387 ], [ %A_V_11_load_2, %branch389 ], [ %A_V_13_load_2, %branch391 ], [ %A_V_15_load_2, %branch393 ], [ %A_V_17_load_2, %branch395 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1118 'phi' 'A_V_load_1_1_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1119 [1/1] (0.00ns)   --->   "%lhs_V_21_1_1 = sext i8 %A_V_load_1_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1119 'sext' 'lhs_V_21_1_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1120 [1/1] (0.00ns)   --->   "%rhs_V_21_1_1 = sext i8 %B_V_1171_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1120 'sext' 'rhs_V_21_1_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1121 [1/1] (4.17ns)   --->   "%r_V_21_1_1 = mul i16 %lhs_V_21_1_1, %rhs_V_21_1_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1121 'mul' 'r_V_21_1_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1122 [1/1] (0.00ns)   --->   "%lhs_V_21_1_2 = sext i8 %A_V_load_1_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1122 'sext' 'lhs_V_21_1_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1123 [1/1] (0.00ns)   --->   "%rhs_V_21_1_2 = sext i8 %B_V_2172_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1123 'sext' 'rhs_V_21_1_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1124 [1/1] (4.17ns)   --->   "%r_V_21_1_2 = mul i16 %lhs_V_21_1_2, %rhs_V_21_1_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 1124 'mul' 'r_V_21_1_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1125 [1/1] (0.00ns)   --->   "%A_V_load_1_3_phi = phi i8 [ %A_V_1164_load_3, %branch337 ], [ %A_V_3166_load_3, %branch339 ], [ %A_V_5168_load_3, %branch341 ], [ %A_V_7170_load_3, %branch343 ], [ %A_V_9_load_3, %branch345 ], [ %A_V_11_load_3, %branch347 ], [ %A_V_13_load_3, %branch349 ], [ %A_V_15_load_3, %branch351 ], [ %A_V_17_load_3, %branch353 ], [ %A_V_19_load_1, %branch355 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1125 'phi' 'A_V_load_1_3_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1126 [1/1] (0.00ns)   --->   "%lhs_V_21_1_3 = sext i8 %A_V_load_1_3_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1126 'sext' 'lhs_V_21_1_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1127 [1/1] (0.00ns)   --->   "%rhs_V_21_1_3 = sext i8 %B_V_3173_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1127 'sext' 'rhs_V_21_1_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1128 [1/1] (4.17ns)   --->   "%r_V_21_1_3 = mul i16 %lhs_V_21_1_3, %rhs_V_21_1_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 1128 'mul' 'r_V_21_1_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1129 [1/1] (0.00ns)   --->   "%A_V_load_2_0_phi = phi i8 [ %A_V_0_load_2, %branch294 ], [ %A_V_2165_load_4, %branch296 ], [ %A_V_4167_load_6, %branch298 ], [ %A_V_6169_load_6, %branch300 ], [ %A_V_8_load_6, %branch302 ], [ %A_V_10_load_6, %branch304 ], [ %A_V_12_load_6, %branch306 ], [ %A_V_14_load_6, %branch308 ], [ %A_V_16_load_6, %branch310 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1129 'phi' 'A_V_load_2_0_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1130 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1130 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_36 : Operation 1131 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1131 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_36 : Operation 1132 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1132 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_36 : Operation 1133 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1133 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_36 : Operation 1134 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1134 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_36 : Operation 1135 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1135 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_36 : Operation 1136 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1136 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_36 : Operation 1137 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1137 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_36 : Operation 1138 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0602" [ULTRA_HLS/convolution.h:103]   --->   Operation 1138 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_36 : Operation 1139 [1/1] (0.00ns)   --->   "%A_V_load_2_2_phi = phi i8 [ %A_V_2165_load_5, %branch254 ], [ %A_V_4167_load_7, %branch256 ], [ %A_V_6169_load_7, %branch258 ], [ %A_V_8_load_7, %branch260 ], [ %A_V_10_load_7, %branch262 ], [ %A_V_12_load_7, %branch264 ], [ %A_V_14_load_7, %branch266 ], [ %A_V_16_load_7, %branch268 ], [ %A_V_18_load_4, %branch270 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1139 'phi' 'A_V_load_2_2_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1140 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1140 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 2.05>
ST_36 : Operation 1141 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1141 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 2.05>
ST_36 : Operation 1142 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1142 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 2.05>
ST_36 : Operation 1143 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1143 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 2.05>
ST_36 : Operation 1144 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1144 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 2.05>
ST_36 : Operation 1145 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1145 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 2.05>
ST_36 : Operation 1146 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1146 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 2.05>
ST_36 : Operation 1147 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1147 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 2.05>
ST_36 : Operation 1148 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0514" [ULTRA_HLS/convolution.h:103]   --->   Operation 1148 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 2.05>
ST_36 : Operation 1149 [1/1] (0.00ns)   --->   "%A_V_load_2_4_phi = phi i8 [ %A_V_4167_load_8, %branch214 ], [ %A_V_6169_load_8, %branch216 ], [ %A_V_8_load_8, %branch218 ], [ %A_V_10_load_8, %branch220 ], [ %A_V_12_load_8, %branch222 ], [ %A_V_14_load_8, %branch224 ], [ %A_V_16_load_8, %branch226 ], [ %A_V_18_load_5, %branch228 ], [ %A_V_20_load_2, %branch230 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1149 'phi' 'A_V_load_2_4_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1150 [1/1] (0.00ns)   --->   "%A_V_load_3_0_phi = phi i8 [ %A_V_0_load_3, %branch189 ], [ %A_V_2165_load_6, %branch191 ], [ %A_V_4167_load_9, %branch193 ], [ %A_V_6169_load_9, %branch195 ], [ %A_V_8_load_9, %branch197 ], [ %A_V_10_load_9, %branch199 ], [ %A_V_12_load_9, %branch201 ], [ %A_V_14_load_9, %branch203 ], [ %A_V_16_load_9, %branch205 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1150 'phi' 'A_V_load_3_0_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1151 [1/2] (3.25ns)   --->   "%A_V_15_load_6 = load i8* %A_V_15_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1151 'load' 'A_V_15_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1152 [1/2] (3.25ns)   --->   "%A_V_13_load_6 = load i8* %A_V_13_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1152 'load' 'A_V_13_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1153 [1/2] (3.25ns)   --->   "%A_V_11_load_6 = load i8* %A_V_11_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1153 'load' 'A_V_11_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1154 [1/2] (3.25ns)   --->   "%A_V_9_load_6 = load i8* %A_V_9_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1154 'load' 'A_V_9_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1155 [1/2] (3.25ns)   --->   "%A_V_7170_load_6 = load i8* %A_V_7170_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1155 'load' 'A_V_7170_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1156 [1/2] (3.25ns)   --->   "%A_V_5168_load_6 = load i8* %A_V_5168_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1156 'load' 'A_V_5168_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1157 [1/2] (3.25ns)   --->   "%A_V_3166_load_6 = load i8* %A_V_3166_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1157 'load' 'A_V_3166_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1158 [1/2] (3.25ns)   --->   "%A_V_1164_load_6 = load i8* %A_V_1164_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1158 'load' 'A_V_1164_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1159 [1/2] (3.25ns)   --->   "%A_V_17_load_6 = load i8* %A_V_17_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1159 'load' 'A_V_17_load_6' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1160 [1/1] (0.00ns)   --->   "%A_V_load_3_2_phi = phi i8 [ %A_V_2165_load_7, %branch149 ], [ %A_V_4167_load_10, %branch151 ], [ %A_V_6169_load_10, %branch153 ], [ %A_V_8_load_10, %branch155 ], [ %A_V_10_load_10, %branch157 ], [ %A_V_12_load_10, %branch159 ], [ %A_V_14_load_10, %branch161 ], [ %A_V_16_load_10, %branch163 ], [ %A_V_18_load_6, %branch165 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1160 'phi' 'A_V_load_3_2_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1161 [1/2] (3.25ns)   --->   "%A_V_17_load_7 = load i8* %A_V_17_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1161 'load' 'A_V_17_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1162 [1/2] (3.25ns)   --->   "%A_V_15_load_7 = load i8* %A_V_15_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1162 'load' 'A_V_15_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1163 [1/2] (3.25ns)   --->   "%A_V_13_load_7 = load i8* %A_V_13_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1163 'load' 'A_V_13_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1164 [1/2] (3.25ns)   --->   "%A_V_11_load_7 = load i8* %A_V_11_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1164 'load' 'A_V_11_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1165 [1/2] (3.25ns)   --->   "%A_V_9_load_7 = load i8* %A_V_9_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1165 'load' 'A_V_9_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1166 [1/2] (3.25ns)   --->   "%A_V_7170_load_7 = load i8* %A_V_7170_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1166 'load' 'A_V_7170_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1167 [1/2] (3.25ns)   --->   "%A_V_5168_load_7 = load i8* %A_V_5168_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1167 'load' 'A_V_5168_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1168 [1/2] (3.25ns)   --->   "%A_V_3166_load_7 = load i8* %A_V_3166_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1168 'load' 'A_V_3166_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1169 [1/2] (3.25ns)   --->   "%A_V_1164_load_7 = load i8* %A_V_1164_addr_4, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1169 'load' 'A_V_1164_load_7' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1170 [1/1] (0.00ns)   --->   "%A_V_load_3_4_phi = phi i8 [ %A_V_4167_load_11, %branch109 ], [ %A_V_6169_load_11, %branch111 ], [ %A_V_8_load_11, %branch113 ], [ %A_V_10_load_11, %branch115 ], [ %A_V_12_load_11, %branch117 ], [ %A_V_14_load_11, %branch119 ], [ %A_V_16_load_11, %branch121 ], [ %A_V_18_load_7, %branch123 ], [ %A_V_20_load_3, %branch125 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1170 'phi' 'A_V_load_3_4_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_36 : Operation 1171 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1171 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_36 : Operation 1172 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1172 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_36 : Operation 1173 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1173 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_36 : Operation 1174 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1174 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_36 : Operation 1175 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1175 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_36 : Operation 1176 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1176 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_36 : Operation 1177 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1177 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_36 : Operation 1178 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1178 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_36 : Operation 1179 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0206" [ULTRA_HLS/convolution.h:103]   --->   Operation 1179 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_36 : Operation 1180 [2/2] (3.25ns)   --->   "%A_V_15_load_8 = load i8* %A_V_15_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1180 'load' 'A_V_15_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1181 [2/2] (3.25ns)   --->   "%A_V_13_load_8 = load i8* %A_V_13_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1181 'load' 'A_V_13_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1182 [2/2] (3.25ns)   --->   "%A_V_11_load_8 = load i8* %A_V_11_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1182 'load' 'A_V_11_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1183 [2/2] (3.25ns)   --->   "%A_V_9_load_8 = load i8* %A_V_9_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1183 'load' 'A_V_9_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1184 [2/2] (3.25ns)   --->   "%A_V_7170_load_8 = load i8* %A_V_7170_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1184 'load' 'A_V_7170_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1185 [2/2] (3.25ns)   --->   "%A_V_5168_load_8 = load i8* %A_V_5168_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1185 'load' 'A_V_5168_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1186 [2/2] (3.25ns)   --->   "%A_V_3166_load_8 = load i8* %A_V_3166_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1186 'load' 'A_V_3166_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1187 [2/2] (3.25ns)   --->   "%A_V_1164_load_8 = load i8* %A_V_1164_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1187 'load' 'A_V_1164_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1188 [2/2] (3.25ns)   --->   "%A_V_17_load_8 = load i8* %A_V_17_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1188 'load' 'A_V_17_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1189 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1189 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_36 : Operation 1190 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1190 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_36 : Operation 1191 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1191 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_36 : Operation 1192 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1192 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_36 : Operation 1193 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1193 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_36 : Operation 1194 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1194 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_36 : Operation 1195 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1195 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_36 : Operation 1196 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1196 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_36 : Operation 1197 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0120" [ULTRA_HLS/convolution.h:103]   --->   Operation 1197 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_36 : Operation 1198 [2/2] (3.25ns)   --->   "%A_V_17_load_9 = load i8* %A_V_17_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1198 'load' 'A_V_17_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1199 [2/2] (3.25ns)   --->   "%A_V_15_load_9 = load i8* %A_V_15_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1199 'load' 'A_V_15_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1200 [2/2] (3.25ns)   --->   "%A_V_13_load_9 = load i8* %A_V_13_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1200 'load' 'A_V_13_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1201 [2/2] (3.25ns)   --->   "%A_V_11_load_9 = load i8* %A_V_11_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1201 'load' 'A_V_11_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1202 [2/2] (3.25ns)   --->   "%A_V_9_load_9 = load i8* %A_V_9_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1202 'load' 'A_V_9_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1203 [2/2] (3.25ns)   --->   "%A_V_7170_load_9 = load i8* %A_V_7170_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1203 'load' 'A_V_7170_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1204 [2/2] (3.25ns)   --->   "%A_V_5168_load_9 = load i8* %A_V_5168_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1204 'load' 'A_V_5168_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1205 [2/2] (3.25ns)   --->   "%A_V_3166_load_9 = load i8* %A_V_3166_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1205 'load' 'A_V_3166_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1206 [2/2] (3.25ns)   --->   "%A_V_1164_load_9 = load i8* %A_V_1164_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1206 'load' 'A_V_1164_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_36 : Operation 1207 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1207 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 != 1 & tmp_246_0_35_t_mid2 != 3 & tmp_246_0_35_t_mid2 != 5 & tmp_246_0_35_t_mid2 != 7 & tmp_246_0_35_t_mid2 != 9 & tmp_246_0_35_t_mid2 != 11 & tmp_246_0_35_t_mid2 != 13 & tmp_246_0_35_t_mid2 != 15 & tmp_246_0_35_t_mid2 != 17)> <Delay = 2.05>
ST_36 : Operation 1208 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1208 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_36 : Operation 1209 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1209 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_36 : Operation 1210 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1210 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_36 : Operation 1211 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1211 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_36 : Operation 1212 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1212 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_36 : Operation 1213 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1213 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_36 : Operation 1214 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1214 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_36 : Operation 1215 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1215 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_36 : Operation 1216 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.034" [ULTRA_HLS/convolution.h:103]   --->   Operation 1216 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_36 : Operation 1217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i17 %tmp_249_0_1_cast, %tmp_249_0_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1217 'add' 'tmp4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1218 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp3 = add i17 %tmp4, %tmp_249_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1218 'add' 'tmp3' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 20> <Delay = 4.17>
ST_37 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_249_0_3_cast = sext i16 %r_V_21_0_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1219 'sext' 'tmp_249_0_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_249_0_4_cast = sext i16 %r_V_21_0_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1220 'sext' 'tmp_249_0_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_249_1_cast = sext i16 %r_V_21_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1221 'sext' 'tmp_249_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_249_1_1_cast = sext i16 %r_V_21_1_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1222 'sext' 'tmp_249_1_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_249_1_2_cast = sext i16 %r_V_21_1_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1223 'sext' 'tmp_249_1_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_249_1_3_cast = sext i16 %r_V_21_1_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1224 'sext' 'tmp_249_1_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1225 [1/1] (0.00ns)   --->   "%lhs_V_21_1_4 = sext i8 %A_V_load_1_4_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1225 'sext' 'lhs_V_21_1_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1226 [1/1] (0.00ns)   --->   "%rhs_V_21_1_4 = sext i8 %B_V_4174_load_1 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1226 'sext' 'rhs_V_21_1_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1227 [1/1] (4.17ns)   --->   "%r_V_21_1_4 = mul i16 %lhs_V_21_1_4, %rhs_V_21_1_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1227 'mul' 'r_V_21_1_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1228 [1/1] (0.00ns)   --->   "%lhs_V_21_2 = sext i8 %A_V_load_2_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1228 'sext' 'lhs_V_21_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1229 [1/1] (0.00ns)   --->   "%rhs_V_21_2 = sext i8 %B_V_0_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1229 'sext' 'rhs_V_21_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1230 [1/1] (4.17ns)   --->   "%r_V_21_2 = mul i16 %lhs_V_21_2, %rhs_V_21_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 1230 'mul' 'r_V_21_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1231 [1/1] (0.00ns)   --->   "%A_V_load_2_1_phi = phi i8 [ %A_V_1164_load_4, %branch274 ], [ %A_V_3166_load_4, %branch276 ], [ %A_V_5168_load_4, %branch278 ], [ %A_V_7170_load_4, %branch280 ], [ %A_V_9_load_4, %branch282 ], [ %A_V_11_load_4, %branch284 ], [ %A_V_13_load_4, %branch286 ], [ %A_V_15_load_4, %branch288 ], [ %A_V_17_load_4, %branch290 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1231 'phi' 'A_V_load_2_1_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1232 [1/1] (0.00ns)   --->   "%lhs_V_21_2_1 = sext i8 %A_V_load_2_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1232 'sext' 'lhs_V_21_2_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1233 [1/1] (0.00ns)   --->   "%rhs_V_21_2_1 = sext i8 %B_V_1171_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1233 'sext' 'rhs_V_21_2_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1234 [1/1] (4.17ns)   --->   "%r_V_21_2_1 = mul i16 %lhs_V_21_2_1, %rhs_V_21_2_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1234 'mul' 'r_V_21_2_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1235 [1/1] (0.00ns)   --->   "%lhs_V_21_2_2 = sext i8 %A_V_load_2_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1235 'sext' 'lhs_V_21_2_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1236 [1/1] (0.00ns)   --->   "%rhs_V_21_2_2 = sext i8 %B_V_2172_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1236 'sext' 'rhs_V_21_2_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1237 [1/1] (4.17ns)   --->   "%r_V_21_2_2 = mul i16 %lhs_V_21_2_2, %rhs_V_21_2_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 1237 'mul' 'r_V_21_2_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1238 [1/1] (0.00ns)   --->   "%A_V_load_2_3_phi = phi i8 [ %A_V_1164_load_5, %branch232 ], [ %A_V_3166_load_5, %branch234 ], [ %A_V_5168_load_5, %branch236 ], [ %A_V_7170_load_5, %branch238 ], [ %A_V_9_load_5, %branch240 ], [ %A_V_11_load_5, %branch242 ], [ %A_V_13_load_5, %branch244 ], [ %A_V_15_load_5, %branch246 ], [ %A_V_17_load_5, %branch248 ], [ %A_V_19_load_2, %branch250 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1238 'phi' 'A_V_load_2_3_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1239 [1/1] (0.00ns)   --->   "%lhs_V_21_2_3 = sext i8 %A_V_load_2_3_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1239 'sext' 'lhs_V_21_2_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1240 [1/1] (0.00ns)   --->   "%rhs_V_21_2_3 = sext i8 %B_V_3173_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1240 'sext' 'rhs_V_21_2_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1241 [1/1] (4.17ns)   --->   "%r_V_21_2_3 = mul i16 %lhs_V_21_2_3, %rhs_V_21_2_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 1241 'mul' 'r_V_21_2_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1242 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1242 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_37 : Operation 1243 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1243 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_37 : Operation 1244 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1244 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_37 : Operation 1245 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1245 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_37 : Operation 1246 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1246 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_37 : Operation 1247 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1247 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_37 : Operation 1248 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1248 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_37 : Operation 1249 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1249 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_37 : Operation 1250 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0382" [ULTRA_HLS/convolution.h:103]   --->   Operation 1250 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_37 : Operation 1251 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1251 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 2.05>
ST_37 : Operation 1252 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1252 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 2.05>
ST_37 : Operation 1253 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1253 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 2.05>
ST_37 : Operation 1254 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1254 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 2.05>
ST_37 : Operation 1255 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1255 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 2.05>
ST_37 : Operation 1256 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1256 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 2.05>
ST_37 : Operation 1257 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1257 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 2.05>
ST_37 : Operation 1258 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1258 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 2.05>
ST_37 : Operation 1259 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.0294" [ULTRA_HLS/convolution.h:103]   --->   Operation 1259 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 2.05>
ST_37 : Operation 1260 [1/1] (0.00ns)   --->   "%A_V_load_4_0_phi = phi i8 [ %A_V_0_load_4, %branch84 ], [ %A_V_2165_load_8, %branch86 ], [ %A_V_4167_load_12, %branch88 ], [ %A_V_6169_load_12, %branch90 ], [ %A_V_8_load_12, %branch92 ], [ %A_V_10_load_12, %branch94 ], [ %A_V_12_load_12, %branch96 ], [ %A_V_14_load_12, %branch98 ], [ %A_V_16_load_12, %branch100 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1260 'phi' 'A_V_load_4_0_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1261 [1/2] (3.25ns)   --->   "%A_V_15_load_8 = load i8* %A_V_15_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1261 'load' 'A_V_15_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1262 [1/2] (3.25ns)   --->   "%A_V_13_load_8 = load i8* %A_V_13_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1262 'load' 'A_V_13_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1263 [1/2] (3.25ns)   --->   "%A_V_11_load_8 = load i8* %A_V_11_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1263 'load' 'A_V_11_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1264 [1/2] (3.25ns)   --->   "%A_V_9_load_8 = load i8* %A_V_9_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1264 'load' 'A_V_9_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1265 [1/2] (3.25ns)   --->   "%A_V_7170_load_8 = load i8* %A_V_7170_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1265 'load' 'A_V_7170_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1266 [1/2] (3.25ns)   --->   "%A_V_5168_load_8 = load i8* %A_V_5168_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1266 'load' 'A_V_5168_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1267 [1/2] (3.25ns)   --->   "%A_V_3166_load_8 = load i8* %A_V_3166_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1267 'load' 'A_V_3166_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1268 [1/2] (3.25ns)   --->   "%A_V_1164_load_8 = load i8* %A_V_1164_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1268 'load' 'A_V_1164_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1269 [1/2] (3.25ns)   --->   "%A_V_17_load_8 = load i8* %A_V_17_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1269 'load' 'A_V_17_load_8' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1270 [1/1] (0.00ns)   --->   "%A_V_load_4_2_phi = phi i8 [ %A_V_2165_load_9, %branch44 ], [ %A_V_4167_load_13, %branch46 ], [ %A_V_6169_load_13, %branch48 ], [ %A_V_8_load_13, %branch50 ], [ %A_V_10_load_13, %branch52 ], [ %A_V_12_load_13, %branch54 ], [ %A_V_14_load_13, %branch56 ], [ %A_V_16_load_13, %branch58 ], [ %A_V_18_load_8, %branch60 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1270 'phi' 'A_V_load_4_2_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1271 [1/2] (3.25ns)   --->   "%A_V_17_load_9 = load i8* %A_V_17_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1271 'load' 'A_V_17_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1272 [1/2] (3.25ns)   --->   "%A_V_15_load_9 = load i8* %A_V_15_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1272 'load' 'A_V_15_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1273 [1/2] (3.25ns)   --->   "%A_V_13_load_9 = load i8* %A_V_13_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1273 'load' 'A_V_13_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1274 [1/2] (3.25ns)   --->   "%A_V_11_load_9 = load i8* %A_V_11_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1274 'load' 'A_V_11_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1275 [1/2] (3.25ns)   --->   "%A_V_9_load_9 = load i8* %A_V_9_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1275 'load' 'A_V_9_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1276 [1/2] (3.25ns)   --->   "%A_V_7170_load_9 = load i8* %A_V_7170_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1276 'load' 'A_V_7170_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1277 [1/2] (3.25ns)   --->   "%A_V_5168_load_9 = load i8* %A_V_5168_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1277 'load' 'A_V_5168_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1278 [1/2] (3.25ns)   --->   "%A_V_3166_load_9 = load i8* %A_V_3166_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1278 'load' 'A_V_3166_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1279 [1/2] (3.25ns)   --->   "%A_V_1164_load_9 = load i8* %A_V_1164_addr_5, align 1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1279 'load' 'A_V_1164_load_9' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_37 : Operation 1280 [1/1] (0.00ns)   --->   "%A_V_load_4_4_phi = phi i8 [ %A_V_4167_load_14, %branch4 ], [ %A_V_6169_load_14, %branch6 ], [ %A_V_8_load_14, %branch8 ], [ %A_V_10_load_14, %branch10 ], [ %A_V_12_load_14, %branch12 ], [ %A_V_14_load_14, %branch14 ], [ %A_V_16_load_14, %branch16 ], [ %A_V_18_load_9, %branch18 ], [ %A_V_20_load_4, %branch20 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1280 'phi' 'A_V_load_4_4_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_37 : Operation 1281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i17 %tmp_249_0_4_cast, %tmp_249_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1281 'add' 'tmp6' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1282 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp5 = add i17 %tmp6, %tmp_249_0_3_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1282 'add' 'tmp5' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i17 %tmp_249_1_2_cast, %tmp_249_1_3_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1283 'add' 'tmp9' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1284 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp8 = add i17 %tmp9, %tmp_249_1_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1284 'add' 'tmp8' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 21> <Delay = 4.17>
ST_38 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_249_1_4_cast = sext i16 %r_V_21_1_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1285 'sext' 'tmp_249_1_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_249_2_cast = sext i16 %r_V_21_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1286 'sext' 'tmp_249_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_249_2_1_cast = sext i16 %r_V_21_2_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1287 'sext' 'tmp_249_2_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1288 [1/1] (0.00ns)   --->   "%lhs_V_21_2_4 = sext i8 %A_V_load_2_4_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1288 'sext' 'lhs_V_21_2_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1289 [1/1] (0.00ns)   --->   "%rhs_V_21_2_4 = sext i8 %B_V_4174_load_2 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1289 'sext' 'rhs_V_21_2_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1290 [1/1] (4.17ns)   --->   "%r_V_21_2_4 = mul i16 %lhs_V_21_2_4, %rhs_V_21_2_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1290 'mul' 'r_V_21_2_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1291 [1/1] (0.00ns)   --->   "%lhs_V_21_3 = sext i8 %A_V_load_3_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1291 'sext' 'lhs_V_21_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1292 [1/1] (0.00ns)   --->   "%rhs_V_21_3 = sext i8 %B_V_0_load_3 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1292 'sext' 'rhs_V_21_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1293 [1/1] (4.17ns)   --->   "%r_V_21_3 = mul i16 %lhs_V_21_3, %rhs_V_21_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 1293 'mul' 'r_V_21_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1294 [1/1] (0.00ns)   --->   "%A_V_load_3_1_phi = phi i8 [ %A_V_1164_load_6, %branch169 ], [ %A_V_3166_load_6, %branch171 ], [ %A_V_5168_load_6, %branch173 ], [ %A_V_7170_load_6, %branch175 ], [ %A_V_9_load_6, %branch177 ], [ %A_V_11_load_6, %branch179 ], [ %A_V_13_load_6, %branch181 ], [ %A_V_15_load_6, %branch183 ], [ %A_V_17_load_6, %branch185 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1294 'phi' 'A_V_load_3_1_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1295 [1/1] (0.00ns)   --->   "%lhs_V_21_3_1 = sext i8 %A_V_load_3_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1295 'sext' 'lhs_V_21_3_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1296 [1/1] (0.00ns)   --->   "%rhs_V_21_3_1 = sext i8 %B_V_1171_load_3 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1296 'sext' 'rhs_V_21_3_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1297 [1/1] (4.17ns)   --->   "%r_V_21_3_1 = mul i16 %lhs_V_21_3_1, %rhs_V_21_3_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1297 'mul' 'r_V_21_3_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1298 [1/1] (0.00ns)   --->   "%lhs_V_21_3_2 = sext i8 %A_V_load_3_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1298 'sext' 'lhs_V_21_3_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1299 [1/1] (0.00ns)   --->   "%rhs_V_21_3_2 = sext i8 %B_V_2172_load_3 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1299 'sext' 'rhs_V_21_3_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1300 [1/1] (4.17ns)   --->   "%r_V_21_3_2 = mul i16 %lhs_V_21_3_2, %rhs_V_21_3_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 1300 'mul' 'r_V_21_3_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1301 [1/1] (0.00ns)   --->   "%A_V_load_3_3_phi = phi i8 [ %A_V_1164_load_7, %branch127 ], [ %A_V_3166_load_7, %branch129 ], [ %A_V_5168_load_7, %branch131 ], [ %A_V_7170_load_7, %branch133 ], [ %A_V_9_load_7, %branch135 ], [ %A_V_11_load_7, %branch137 ], [ %A_V_13_load_7, %branch139 ], [ %A_V_15_load_7, %branch141 ], [ %A_V_17_load_7, %branch143 ], [ %A_V_19_load_3, %branch145 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1301 'phi' 'A_V_load_3_3_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1302 [1/1] (0.00ns)   --->   "%lhs_V_21_3_3 = sext i8 %A_V_load_3_3_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1302 'sext' 'lhs_V_21_3_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1303 [1/1] (0.00ns)   --->   "%rhs_V_21_3_3 = sext i8 %B_V_3173_load_3 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1303 'sext' 'rhs_V_21_3_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1304 [1/1] (4.17ns)   --->   "%r_V_21_3_3 = mul i16 %lhs_V_21_3_3, %rhs_V_21_3_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 1304 'mul' 'r_V_21_3_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1305 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1305 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 16)> <Delay = 2.02>
ST_38 : Operation 1306 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1306 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 14)> <Delay = 2.02>
ST_38 : Operation 1307 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1307 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 12)> <Delay = 2.02>
ST_38 : Operation 1308 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1308 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 10)> <Delay = 2.02>
ST_38 : Operation 1309 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1309 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 8)> <Delay = 2.02>
ST_38 : Operation 1310 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1310 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 6)> <Delay = 2.02>
ST_38 : Operation 1311 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1311 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 4)> <Delay = 2.02>
ST_38 : Operation 1312 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1312 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 == 2)> <Delay = 2.02>
ST_38 : Operation 1313 [1/1] (2.02ns)   --->   "br label %.preheader.preheader.0163" [ULTRA_HLS/convolution.h:103]   --->   Operation 1313 'br' <Predicate = (!exitcond_flatten11 & ib_mid2 != 2 & ib_mid2 != 4 & ib_mid2 != 6 & ib_mid2 != 8 & ib_mid2 != 10 & ib_mid2 != 12 & ib_mid2 != 14 & ib_mid2 != 16)> <Delay = 2.02>
ST_38 : Operation 1314 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1314 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 17)> <Delay = 2.05>
ST_38 : Operation 1315 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1315 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 15)> <Delay = 2.05>
ST_38 : Operation 1316 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1316 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 13)> <Delay = 2.05>
ST_38 : Operation 1317 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1317 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 11)> <Delay = 2.05>
ST_38 : Operation 1318 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1318 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 9)> <Delay = 2.05>
ST_38 : Operation 1319 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1319 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 7)> <Delay = 2.05>
ST_38 : Operation 1320 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1320 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 5)> <Delay = 2.05>
ST_38 : Operation 1321 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1321 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 3)> <Delay = 2.05>
ST_38 : Operation 1322 [1/1] (2.05ns)   --->   "br label %.preheader.preheader.077" [ULTRA_HLS/convolution.h:103]   --->   Operation 1322 'br' <Predicate = (!exitcond_flatten11 & tmp_246_0_35_t_mid2 == 1)> <Delay = 2.05>
ST_38 : Operation 1323 [1/1] (0.00ns)   --->   "%lhs_V_21_4_4 = sext i8 %A_V_load_4_4_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1323 'sext' 'lhs_V_21_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1324 [1/1] (0.00ns)   --->   "%rhs_V_21_4_4 = sext i8 %B_V_4174_load_4 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1324 'sext' 'rhs_V_21_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1325 [3/3] (1.05ns)   --->   "%r_V_21_4_4 = mul i16 %lhs_V_21_4_4, %rhs_V_21_4_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1325 'mul' 'r_V_21_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i17 %tmp3 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1326 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1327 'sext' 'tmp5_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_38 : Operation 1328 [1/1] (2.10ns)   --->   "%tmp2 = add i18 %tmp5_cast, %tmp3_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1328 'add' 'tmp2' <Predicate = (!exitcond_flatten11)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i17 %tmp_249_2_cast, %tmp_249_2_1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1329 'add' 'tmp11' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1330 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp10 = add i17 %tmp11, %tmp_249_1_4_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1330 'add' 'tmp10' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 22> <Delay = 4.24>
ST_39 : Operation 1331 [1/1] (0.69ns)   --->   "%p_10_mid2 = select i1 %tmp_134, i24 0, i24 %p_1" [ULTRA_HLS/convolution.h:98]   --->   Operation 1331 'select' 'p_10_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_249_2_2_cast = sext i16 %r_V_21_2_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1332 'sext' 'tmp_249_2_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_249_2_3_cast = sext i16 %r_V_21_2_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1333 'sext' 'tmp_249_2_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_249_2_4_cast = sext i16 %r_V_21_2_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1334 'sext' 'tmp_249_2_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_249_3_cast = sext i16 %r_V_21_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1335 'sext' 'tmp_249_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_249_3_1_cast = sext i16 %r_V_21_3_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1336 'sext' 'tmp_249_3_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_249_3_2_cast = sext i16 %r_V_21_3_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1337 'sext' 'tmp_249_3_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1338 [1/1] (0.00ns)   --->   "%lhs_V_21_3_4 = sext i8 %A_V_load_3_4_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1338 'sext' 'lhs_V_21_3_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1339 [1/1] (0.00ns)   --->   "%rhs_V_21_3_4 = sext i8 %B_V_4174_load_3 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1339 'sext' 'rhs_V_21_3_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1340 [1/1] (4.17ns)   --->   "%r_V_21_3_4 = mul i16 %lhs_V_21_3_4, %rhs_V_21_3_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1340 'mul' 'r_V_21_3_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1341 [1/1] (0.00ns)   --->   "%lhs_V_21_4 = sext i8 %A_V_load_4_0_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1341 'sext' 'lhs_V_21_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1342 [1/1] (0.00ns)   --->   "%rhs_V_21_4 = sext i8 %B_V_0_load_4 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1342 'sext' 'rhs_V_21_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1343 [1/1] (4.17ns)   --->   "%r_V_21_4 = mul i16 %lhs_V_21_4, %rhs_V_21_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1343 'mul' 'r_V_21_4' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1344 [1/1] (0.00ns)   --->   "%A_V_load_4_1_phi = phi i8 [ %A_V_1164_load_8, %branch64 ], [ %A_V_3166_load_8, %branch66 ], [ %A_V_5168_load_8, %branch68 ], [ %A_V_7170_load_8, %branch70 ], [ %A_V_9_load_8, %branch72 ], [ %A_V_11_load_8, %branch74 ], [ %A_V_13_load_8, %branch76 ], [ %A_V_15_load_8, %branch78 ], [ %A_V_17_load_8, %branch80 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1344 'phi' 'A_V_load_4_1_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1345 [1/1] (0.00ns)   --->   "%lhs_V_21_4_1 = sext i8 %A_V_load_4_1_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1345 'sext' 'lhs_V_21_4_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1346 [1/1] (0.00ns)   --->   "%rhs_V_21_4_1 = sext i8 %B_V_1171_load_4 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1346 'sext' 'rhs_V_21_4_1' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1347 [1/1] (4.17ns)   --->   "%r_V_21_4_1 = mul i16 %lhs_V_21_4_1, %rhs_V_21_4_1" [ULTRA_HLS/convolution.h:103]   --->   Operation 1347 'mul' 'r_V_21_4_1' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1348 [1/1] (0.00ns)   --->   "%lhs_V_21_4_2 = sext i8 %A_V_load_4_2_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1348 'sext' 'lhs_V_21_4_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1349 [1/1] (0.00ns)   --->   "%rhs_V_21_4_2 = sext i8 %B_V_2172_load_4 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1349 'sext' 'rhs_V_21_4_2' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1350 [1/1] (4.17ns)   --->   "%r_V_21_4_2 = mul i16 %lhs_V_21_4_2, %rhs_V_21_4_2" [ULTRA_HLS/convolution.h:103]   --->   Operation 1350 'mul' 'r_V_21_4_2' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1351 [1/1] (0.00ns)   --->   "%A_V_load_4_3_phi = phi i8 [ %A_V_1164_load_9, %branch22 ], [ %A_V_3166_load_9, %branch24 ], [ %A_V_5168_load_9, %branch26 ], [ %A_V_7170_load_9, %branch28 ], [ %A_V_9_load_9, %branch30 ], [ %A_V_11_load_9, %branch32 ], [ %A_V_13_load_9, %branch34 ], [ %A_V_15_load_9, %branch36 ], [ %A_V_17_load_9, %branch38 ], [ %A_V_19_load_4, %branch40 ]" [ULTRA_HLS/convolution.h:103]   --->   Operation 1351 'phi' 'A_V_load_4_3_phi' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1352 [1/1] (0.00ns)   --->   "%lhs_V_21_4_3 = sext i8 %A_V_load_4_3_phi to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1352 'sext' 'lhs_V_21_4_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1353 [1/1] (0.00ns)   --->   "%rhs_V_21_4_3 = sext i8 %B_V_3173_load_4 to i16" [ULTRA_HLS/convolution.h:103]   --->   Operation 1353 'sext' 'rhs_V_21_4_3' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1354 [1/1] (4.17ns)   --->   "%r_V_21_4_3 = mul i16 %lhs_V_21_4_3, %rhs_V_21_4_3" [ULTRA_HLS/convolution.h:103]   --->   Operation 1354 'mul' 'r_V_21_4_3' <Predicate = (!exitcond_flatten11)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1355 [2/3] (1.05ns)   --->   "%r_V_21_4_4 = mul i16 %lhs_V_21_4_4, %rhs_V_21_4_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1355 'mul' 'r_V_21_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i18 %tmp2 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 1356 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp8_cast = sext i17 %tmp8 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1357 'sext' 'tmp8_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i17 %tmp10 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1358 'sext' 'tmp10_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1359 [1/1] (2.10ns)   --->   "%tmp7 = add i18 %tmp10_cast, %tmp8_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1359 'add' 'tmp7' <Predicate = (!exitcond_flatten11)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i18 %tmp7 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 1360 'sext' 'tmp7_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_39 : Operation 1361 [1/1] (2.13ns)   --->   "%tmp1 = add i19 %tmp7_cast, %tmp2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1361 'add' 'tmp1' <Predicate = (!exitcond_flatten11)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i17 %tmp_249_2_3_cast, %tmp_249_2_4_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1362 'add' 'tmp15' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1363 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp14 = add i17 %tmp15, %tmp_249_2_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1363 'add' 'tmp14' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i17 %tmp_249_3_1_cast, %tmp_249_3_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1364 'add' 'tmp17' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1365 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp16 = add i17 %tmp17, %tmp_249_3_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1365 'add' 'tmp16' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 23> <Delay = 3.93>
ST_40 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_249_3_3_cast = sext i16 %r_V_21_3_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1366 'sext' 'tmp_249_3_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_249_3_4_cast = sext i16 %r_V_21_3_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1367 'sext' 'tmp_249_3_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_249_4_cast = sext i16 %r_V_21_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1368 'sext' 'tmp_249_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_249_4_1_cast = sext i16 %r_V_21_4_1 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1369 'sext' 'tmp_249_4_1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_249_4_2_cast = sext i16 %r_V_21_4_2 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1370 'sext' 'tmp_249_4_2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_249_4_3_cast = sext i16 %r_V_21_4_3 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1371 'sext' 'tmp_249_4_3_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1372 [1/3] (0.00ns)   --->   "%r_V_21_4_4 = mul i16 %lhs_V_21_4_4, %rhs_V_21_4_4" [ULTRA_HLS/convolution.h:103]   --->   Operation 1372 'mul' 'r_V_21_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_249_4_4_cast = sext i16 %r_V_21_4_4 to i17" [ULTRA_HLS/convolution.h:103]   --->   Operation 1373 'sext' 'tmp_249_4_4_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i17 %tmp14 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1374 'sext' 'tmp14_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp16_cast = sext i17 %tmp16 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1375 'sext' 'tmp16_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_40 : Operation 1376 [1/1] (2.10ns)   --->   "%tmp13 = add i18 %tmp16_cast, %tmp14_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1376 'add' 'tmp13' <Predicate = (!exitcond_flatten11)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i17 %tmp_249_3_4_cast, %tmp_249_4_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1377 'add' 'tmp20' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1378 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%tmp19 = add i17 %tmp20, %tmp_249_3_3_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1378 'add' 'tmp19' <Predicate = (!exitcond_flatten11)> <Delay = 3.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1379 [1/1] (2.07ns)   --->   "%tmp22 = add i17 %tmp_249_4_1_cast, %tmp_249_4_2_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1379 'add' 'tmp22' <Predicate = (!exitcond_flatten11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1380 [1/1] (3.02ns)   --->   "%tmp23 = add i17 %tmp_249_4_3_cast, %tmp_249_4_4_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1380 'add' 'tmp23' <Predicate = (!exitcond_flatten11)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 24> <Delay = 3.96>
ST_41 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i17 %tmp19 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1381 'sext' 'tmp19_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_41 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i17 %tmp22 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1382 'sext' 'tmp22_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_41 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp23_cast = sext i17 %tmp23 to i18" [ULTRA_HLS/convolution.h:103]   --->   Operation 1383 'sext' 'tmp23_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_41 : Operation 1384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i18 %tmp23_cast, %tmp22_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1384 'add' 'tmp21' <Predicate = (!exitcond_flatten11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1385 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp18 = add i18 %tmp21, %tmp19_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1385 'add' 'tmp18' <Predicate = (!exitcond_flatten11)> <Delay = 3.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 25> <Delay = 4.30>
ST_42 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_175_mid2_cast = zext i6 %tmp_175_mid2 to i64" [ULTRA_HLS/convolution.h:103]   --->   Operation 1386 'zext' 'tmp_175_mid2_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:100]   --->   Operation 1387 'specpipeline' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i19 %tmp1 to i20" [ULTRA_HLS/convolution.h:103]   --->   Operation 1388 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i18 %tmp13 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 1389 'sext' 'tmp13_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i18 %tmp18 to i19" [ULTRA_HLS/convolution.h:103]   --->   Operation 1390 'sext' 'tmp18_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1391 [1/1] (2.13ns)   --->   "%tmp12 = add i19 %tmp18_cast, %tmp13_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1391 'add' 'tmp12' <Predicate = (!exitcond_flatten11)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i19 %tmp12 to i20" [ULTRA_HLS/convolution.h:103]   --->   Operation 1392 'sext' 'tmp12_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_42 : Operation 1393 [1/1] (2.16ns)   --->   "%tmp_129 = add i20 %tmp12_cast, %tmp1_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1393 'add' 'tmp_129' <Predicate = (!exitcond_flatten11)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1394 [1/1] (0.00ns)   --->   "%bias_V_addr_1 = getelementptr [32 x i8]* @bias_V, i64 0, i64 %tmp_175_mid2_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1394 'getelementptr' 'bias_V_addr_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_42 : Operation 1395 [2/2] (2.32ns)   --->   "%bias_V_load = load i8* %bias_V_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 1395 'load' 'bias_V_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 43 <SV = 26> <Delay = 2.32>
ST_43 : Operation 1396 [1/1] (0.00ns)   --->   "%p_cast = sext i20 %tmp_129 to i24" [ULTRA_HLS/convolution.h:103]   --->   Operation 1396 'sext' 'p_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_43 : Operation 1397 [1/1] (2.31ns)   --->   "%buf_V_8_4_4 = add i24 %p_10_mid2, %p_cast" [ULTRA_HLS/convolution.h:103]   --->   Operation 1397 'add' 'buf_V_8_4_4' <Predicate = (!exitcond_flatten11)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1398 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_109)" [ULTRA_HLS/convolution.h:104]   --->   Operation 1398 'specregionend' 'empty_129' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_43 : Operation 1399 [1/2] (2.32ns)   --->   "%bias_V_load = load i8* %bias_V_addr_1, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 1399 'load' 'bias_V_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>

State 44 <SV = 27> <Delay = 2.31>
ST_44 : Operation 1400 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = sext i8 %bias_V_load to i24" [ULTRA_HLS/convolution.h:105]   --->   Operation 1400 'sext' 'rhs_V_7_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_44 : Operation 1401 [1/1] (2.31ns)   --->   "%r_V = add i24 %rhs_V_7_cast, %buf_V_8_4_4" [ULTRA_HLS/convolution.h:105]   --->   Operation 1401 'add' 'r_V' <Predicate = (ifzero)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %r_V, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1402 'bitselect' 'tmp_147' <Predicate = (ifzero)> <Delay = 0.00>
ST_44 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %r_V, i32 8, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1403 'partselect' 'tmp_132' <Predicate = (ifzero)> <Delay = 0.00>

State 45 <SV = 28> <Delay = 2.31>
ST_45 : Operation 1404 [1/1] (2.31ns)   --->   "%p_neg = sub i24 0, %r_V" [ULTRA_HLS/convolution.h:105]   --->   Operation 1404 'sub' 'p_neg' <Predicate = (ifzero & tmp_147)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_130 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_neg, i32 8, i32 23)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1405 'partselect' 'tmp_130' <Predicate = (ifzero & tmp_147)> <Delay = 0.00>

State 46 <SV = 29> <Delay = 3.11>
ST_46 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_131 = sext i16 %tmp_130 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 1406 'sext' 'tmp_131' <Predicate = (ifzero & tmp_147)> <Delay = 0.00>
ST_46 : Operation 1407 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i25 %tmp_131 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 1407 'zext' 'p_lshr_cast' <Predicate = (ifzero & tmp_147)> <Delay = 0.00>
ST_46 : Operation 1408 [1/1] (2.34ns)   --->   "%p_neg_t = sub i26 0, %p_lshr_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1408 'sub' 'p_neg_t' <Predicate = (ifzero & tmp_147)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_133 = sext i16 %tmp_132 to i25" [ULTRA_HLS/convolution.h:105]   --->   Operation 1409 'sext' 'tmp_133' <Predicate = (ifzero & !tmp_147)> <Delay = 0.00>
ST_46 : Operation 1410 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i25 %tmp_133 to i26" [ULTRA_HLS/convolution.h:105]   --->   Operation 1410 'zext' 'p_lshr_f_cast' <Predicate = (ifzero & !tmp_147)> <Delay = 0.00>
ST_46 : Operation 1411 [1/1] (0.76ns)   --->   "%tmp_135 = select i1 %tmp_147, i26 %p_neg_t, i26 %p_lshr_f_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1411 'select' 'tmp_135' <Predicate = (ifzero)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 30> <Delay = 2.11>
ST_47 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_184_cast = sext i26 %tmp_135 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 1412 'sext' 'tmp_184_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_47 : Operation 1413 [1/1] (0.00ns)   --->   "%multiple_V_load = load i8* @multiple_V, align 1" [ULTRA_HLS/convolution.h:105]   --->   Operation 1413 'load' 'multiple_V_load' <Predicate = (ifzero)> <Delay = 0.00>
ST_47 : Operation 1414 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i8 %multiple_V_load to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 1414 'sext' 'rhs_V_s' <Predicate = (ifzero)> <Delay = 0.00>
ST_47 : Operation 1415 [7/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1415 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 31> <Delay = 2.11>
ST_48 : Operation 1416 [6/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1416 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 32> <Delay = 2.11>
ST_49 : Operation 1417 [5/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1417 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 33> <Delay = 2.11>
ST_50 : Operation 1418 [4/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1418 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 34> <Delay = 2.11>
ST_51 : Operation 1419 [3/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1419 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 35> <Delay = 2.11>
ST_52 : Operation 1420 [2/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1420 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 36> <Delay = 2.11>
ST_53 : Operation 1421 [1/7] (2.11ns)   --->   "%r_V_s = mul i33 %rhs_V_s, %tmp_184_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1421 'mul' 'r_V_s' <Predicate = (ifzero)> <Delay = 2.11> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1422 'bitselect' 'tmp_148' <Predicate = (ifzero)> <Delay = 0.00>

State 54 <SV = 37> <Delay = 3.95>
ST_54 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_cast = sext i33 %r_V_s to i67" [ULTRA_HLS/convolution.h:105]   --->   Operation 1423 'sext' 'sext_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_54 : Operation 1424 [6/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1424 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 38> <Delay = 3.95>
ST_55 : Operation 1425 [5/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1425 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 39> <Delay = 3.95>
ST_56 : Operation 1426 [4/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1426 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 40> <Delay = 3.95>
ST_57 : Operation 1427 [3/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1427 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 41> <Delay = 3.95>
ST_58 : Operation 1428 [2/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1428 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 42> <Delay = 3.95>
ST_59 : Operation 1429 [1/6] (3.95ns)   --->   "%mul = mul i67 13743895348, %sext_cast" [ULTRA_HLS/convolution.h:105]   --->   Operation 1429 'mul' 'mul' <Predicate = (ifzero)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_150 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1430 'partselect' 'tmp_150' <Predicate = (ifzero)> <Delay = 0.00>

State 60 <SV = 43> <Delay = 3.60>
ST_60 : Operation 1431 [1/1] (3.60ns)   --->   "%neg_mul = sub i67 0, %mul" [ULTRA_HLS/convolution.h:105]   --->   Operation 1431 'sub' 'neg_mul' <Predicate = (ifzero & tmp_148)> <Delay = 3.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 44> <Delay = 4.00>
ST_61 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_149 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)" [ULTRA_HLS/convolution.h:105]   --->   Operation 1432 'partselect' 'tmp_149' <Predicate = (ifzero & tmp_148)> <Delay = 0.00>
ST_61 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_136 = sext i29 %tmp_149 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 1433 'sext' 'tmp_136' <Predicate = (ifzero & tmp_148)> <Delay = 0.00>
ST_61 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_137 = sext i29 %tmp_150 to i33" [ULTRA_HLS/convolution.h:105]   --->   Operation 1434 'sext' 'tmp_137' <Predicate = (ifzero)> <Delay = 0.00>
ST_61 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_138 = select i1 %tmp_148, i33 %tmp_136, i33 %tmp_137" [ULTRA_HLS/convolution.h:105]   --->   Operation 1435 'select' 'tmp_138' <Predicate = (ifzero & tmp_148)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1436 [1/1] (2.46ns) (out node of the LUT)   --->   "%neg_ti = sub i33 0, %tmp_138" [ULTRA_HLS/convolution.h:105]   --->   Operation 1436 'sub' 'neg_ti' <Predicate = (ifzero & tmp_148)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1437 [1/1] (0.73ns)   --->   "%tmp_139 = select i1 %tmp_148, i33 %neg_ti, i33 %tmp_137" [ULTRA_HLS/convolution.h:105]   --->   Operation 1437 'select' 'tmp_139' <Predicate = (ifzero)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_139, i32 28)" [ULTRA_HLS/config.h:20->ULTRA_HLS/convolution.h:106]   --->   Operation 1438 'bitselect' 'tmp_151' <Predicate = (ifzero)> <Delay = 0.00>
ST_61 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i33 %tmp_139 to i16" [ULTRA_HLS/convolution.h:106]   --->   Operation 1439 'trunc' 'tmp_152' <Predicate = (ifzero)> <Delay = 0.00>
ST_61 : Operation 1440 [1/1] (0.80ns)   --->   "%Outbuf_V = select i1 %tmp_151, i16 0, i16 %tmp_152" [ULTRA_HLS/convolution.h:106]   --->   Operation 1440 'select' 'Outbuf_V' <Predicate = (ifzero)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 62 <SV = 45> <Delay = 2.18>
ST_62 : Operation 1441 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/convolution.h:107]   --->   Operation 1441 'write' <Predicate = (ifzero)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_62 : Operation 1442 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 1442 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 63 <SV = 12> <Delay = 0.00>
ST_63 : Operation 1443 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_91)" [ULTRA_HLS/convolution.h:111]   --->   Operation 1443 'specregionend' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1444 [1/1] (0.00ns)   --->   "br label %.preheader485" [ULTRA_HLS/convolution.h:80]   --->   Operation 1444 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 8> <Delay = 3.88>
ST_64 : Operation 1445 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]"   --->   Operation 1445 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1446 [1/1] (0.00ns)   --->   "%ka = phi i4 [ 4, %0 ], [ %tmp_158_mid2_v_v, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 1446 'phi' 'ka' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1447 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next9, %1 ]"   --->   Operation 1447 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1448 [1/1] (0.00ns)   --->   "%kb = phi i4 [ 4, %0 ], [ %kb_mid2, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 1448 'phi' 'kb' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1449 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]" [ULTRA_HLS/convolution.h:63]   --->   Operation 1449 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1450 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %tmp_166_mid2, %1 ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 1450 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1451 [1/1] (0.00ns)   --->   "%i16 = phi i6 [ 0, %0 ], [ %i_18, %1 ]"   --->   Operation 1451 'phi' 'i16' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1452 [1/1] (2.20ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten9, -3584"   --->   Operation 1452 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1453 [1/1] (1.81ns)   --->   "%indvar_flatten_next1 = add i14 %indvar_flatten9, 1"   --->   Operation 1453 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1454 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader487.preheader, label %.preheader491.preheader"   --->   Operation 1454 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1455 [1/1] (2.09ns)   --->   "%exitcond_flatten7 = icmp eq i13 %indvar_flatten1, 2560"   --->   Operation 1455 'icmp' 'exitcond_flatten7' <Predicate = (!exitcond_flatten)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)" [ULTRA_HLS/convolution.h:64]   --->   Operation 1456 'specregionbegin' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_64 : Operation 1457 [1/1] (1.67ns)   --->   "%indvar_flatten13_op = add i13 %indvar_flatten1, 1"   --->   Operation 1457 'add' 'indvar_flatten13_op' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1458 [1/1] (0.69ns)   --->   "%indvar_flatten_next9 = select i1 %exitcond_flatten7, i13 1, i13 %indvar_flatten13_op"   --->   Operation 1458 'select' 'indvar_flatten_next9' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 65 <SV = 9> <Delay = 3.88>
ST_65 : Operation 1459 [1/1] (1.02ns)   --->   "%kb_mid = select i1 %exitcond_flatten7, i4 4, i4 %kb" [ULTRA_HLS/convolution.h:63]   --->   Operation 1459 'select' 'kb_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_110 = trunc i4 %kb to i3" [ULTRA_HLS/convolution.h:63]   --->   Operation 1460 'trunc' 'tmp_110' <Predicate = (!exitcond_flatten & !exitcond_flatten7)> <Delay = 0.00>
ST_65 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%kb_t_mid = select i1 %exitcond_flatten7, i3 -4, i3 %tmp_110" [ULTRA_HLS/convolution.h:63]   --->   Operation 1461 'select' 'kb_t_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1462 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten7, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 1462 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1463 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten, 512" [ULTRA_HLS/convolution.h:63]   --->   Operation 1463 'icmp' 'exitcond_flatten8' <Predicate = (!exitcond_flatten)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1464 [1/1] (0.97ns)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten8, %not_exitcond_flatten" [ULTRA_HLS/convolution.h:63]   --->   Operation 1464 'and' 'exitcond_flatten_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1465 [1/1] (1.73ns)   --->   "%kb_2 = add i4 -1, %kb_mid" [ULTRA_HLS/convolution.h:61]   --->   Operation 1465 'add' 'kb_2' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1466 [1/1] (0.97ns)   --->   "%tmp_95 = or i1 %exitcond_flatten_mid, %exitcond_flatten7" [ULTRA_HLS/convolution.h:63]   --->   Operation 1466 'or' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node kb_t_mid2)   --->   "%tmp_111 = trunc i4 %kb_2 to i3" [ULTRA_HLS/convolution.h:61]   --->   Operation 1467 'trunc' 'tmp_111' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 1468 [1/1] (0.98ns) (out node of the LUT)   --->   "%kb_t_mid2 = select i1 %exitcond_flatten_mid, i3 %tmp_111, i3 %kb_t_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 1468 'select' 'kb_t_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1469 [1/1] (1.02ns)   --->   "%kb_mid2 = select i1 %exitcond_flatten_mid, i4 %kb_2, i4 %kb_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 1469 'select' 'kb_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 1470 [1/1] (1.63ns)   --->   "%indvar_flatten_op = add i11 %indvar_flatten, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 1470 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 10> <Delay = 5.41>
ST_66 : Operation 1471 [1/1] (1.73ns)   --->   "%ka_3 = add i4 -1, %ka" [ULTRA_HLS/convolution.h:60]   --->   Operation 1471 'add' 'ka_3' <Predicate = (!exitcond_flatten & exitcond_flatten7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1472 [1/1] (1.02ns)   --->   "%tmp_158_mid2_v_v = select i1 %exitcond_flatten7, i4 %ka_3, i4 %ka" [ULTRA_HLS/convolution.h:67]   --->   Operation 1472 'select' 'tmp_158_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1473 [1/1] (1.42ns)   --->   "%exitcond9 = icmp eq i6 %i16, -32" [ULTRA_HLS/convolution.h:63]   --->   Operation 1473 'icmp' 'exitcond9' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node exitcond14_mid1)   --->   "%exitcond14_mid = and i1 %exitcond9, %not_exitcond_flatten" [ULTRA_HLS/convolution.h:63]   --->   Operation 1474 'and' 'exitcond14_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1475 [1/1] (1.21ns)   --->   "%j_mid = select i1 %tmp_95, i5 0, i5 %j" [ULTRA_HLS/convolution.h:63]   --->   Operation 1475 'select' 'j_mid' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node exitcond14_mid1)   --->   "%exitcond_flatten_not = xor i1 %exitcond_flatten8, true" [ULTRA_HLS/convolution.h:63]   --->   Operation 1476 'xor' 'exitcond_flatten_not' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node exitcond14_mid1)   --->   "%not_exitcond_flatten_8 = or i1 %exitcond_flatten7, %exitcond_flatten_not" [ULTRA_HLS/convolution.h:63]   --->   Operation 1477 'or' 'not_exitcond_flatten_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1478 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond14_mid1 = and i1 %exitcond14_mid, %not_exitcond_flatten_8" [ULTRA_HLS/convolution.h:63]   --->   Operation 1478 'and' 'exitcond14_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1479 [1/1] (1.78ns)   --->   "%j_7 = add i5 1, %j_mid" [ULTRA_HLS/convolution.h:62]   --->   Operation 1479 'add' 'j_7' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node i33_mid2)   --->   "%tmp_97 = or i1 %exitcond14_mid1, %exitcond_flatten_mid" [ULTRA_HLS/convolution.h:63]   --->   Operation 1480 'or' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node i33_mid2)   --->   "%tmp_113 = or i1 %tmp_97, %exitcond_flatten7" [ULTRA_HLS/convolution.h:63]   --->   Operation 1481 'or' 'tmp_113' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1482 [1/1] (1.18ns) (out node of the LUT)   --->   "%i33_mid2 = select i1 %tmp_113, i6 0, i6 %i16" [ULTRA_HLS/convolution.h:63]   --->   Operation 1482 'select' 'i33_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1483 [1/1] (1.21ns)   --->   "%tmp_166_mid2 = select i1 %exitcond14_mid1, i5 %j_7, i5 %j_mid" [ULTRA_HLS/convolution.h:67]   --->   Operation 1483 'select' 'tmp_166_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1484 [1/1] (1.30ns)   --->   "switch i3 %kb_t_mid2, label %branch550 [
    i3 0, label %branch546
    i3 1, label %branch547
    i3 2, label %branch548
    i3 3, label %branch549
  ]" [ULTRA_HLS/convolution.h:67]   --->   Operation 1484 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.30>
ST_66 : Operation 1485 [1/1] (1.82ns)   --->   "%i_18 = add i6 %i33_mid2, 1" [ULTRA_HLS/convolution.h:63]   --->   Operation 1485 'add' 'i_18' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1486 [1/1] (0.69ns)   --->   "%indvar_flatten_next = select i1 %tmp_95, i11 1, i11 %indvar_flatten_op" [ULTRA_HLS/convolution.h:63]   --->   Operation 1486 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 67 <SV = 11> <Delay = 1.73>
ST_67 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_166_mid2_cast = zext i5 %tmp_166_mid2 to i11" [ULTRA_HLS/convolution.h:67]   --->   Operation 1487 'zext' 'tmp_166_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_67 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i33_mid2, i4 0)" [ULTRA_HLS/convolution.h:63]   --->   Operation 1488 'bitconcatenate' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_67 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i10 %tmp_98 to i11" [ULTRA_HLS/convolution.h:67]   --->   Operation 1489 'zext' 'tmp_101_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_67 : Operation 1490 [1/1] (1.73ns)   --->   "%tmp_99 = add i11 %tmp_166_mid2_cast, %tmp_101_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1490 'add' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 12> <Delay = 4.37>
ST_68 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_158_mid2_cast = sext i4 %tmp_158_mid2_v_v to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 1491 'sext' 'tmp_158_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_68 : Operation 1492 [1/1] (2.18ns)   --->   "%tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:66]   --->   Operation 1492 'read' 'tmp_V_108' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_68 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i11 %tmp_99 to i13" [ULTRA_HLS/convolution.h:67]   --->   Operation 1493 'zext' 'tmp_102_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_68 : Operation 1494 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_99, i2 0)" [ULTRA_HLS/convolution.h:67]   --->   Operation 1494 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_68 : Operation 1495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_100 = add i13 %p_shl_cast, %tmp_102_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1495 'add' 'tmp_100' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1496 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_101 = add i13 %tmp_158_mid2_cast, %tmp_100" [ULTRA_HLS/convolution.h:67]   --->   Operation 1496 'add' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i16 %tmp_V_108 to i8" [ULTRA_HLS/convolution.h:67]   --->   Operation 1497 'trunc' 'tmp_115' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_68 : Operation 1498 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_108)" [ULTRA_HLS/convolution.h:68]   --->   Operation 1498 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_68 : Operation 1499 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp_88)" [ULTRA_HLS/convolution.h:69]   --->   Operation 1499 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_68 : Operation 1500 [1/1] (0.00ns)   --->   "br label %.preheader489" [ULTRA_HLS/convolution.h:63]   --->   Operation 1500 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 69 <SV = 13> <Delay = 3.25>
ST_69 : Operation 1501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:65]   --->   Operation 1501 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i13 %tmp_101 to i64" [ULTRA_HLS/convolution.h:67]   --->   Operation 1502 'zext' 'tmp_105_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1503 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr [2560 x i8]* @B_V_0, i64 0, i64 %tmp_105_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1503 'getelementptr' 'B_V_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1504 [1/1] (0.00ns)   --->   "%B_V_1171_addr = getelementptr [2560 x i8]* @B_V_1171, i64 0, i64 %tmp_105_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1504 'getelementptr' 'B_V_1171_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1505 [1/1] (0.00ns)   --->   "%B_V_2172_addr = getelementptr [2560 x i8]* @B_V_2172, i64 0, i64 %tmp_105_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1505 'getelementptr' 'B_V_2172_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1506 [1/1] (0.00ns)   --->   "%B_V_3173_addr = getelementptr [2560 x i8]* @B_V_3173, i64 0, i64 %tmp_105_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1506 'getelementptr' 'B_V_3173_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1507 [1/1] (0.00ns)   --->   "%B_V_4174_addr = getelementptr [2560 x i8]* @B_V_4174, i64 0, i64 %tmp_105_cast" [ULTRA_HLS/convolution.h:67]   --->   Operation 1507 'getelementptr' 'B_V_4174_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 1508 [1/1] (3.25ns)   --->   "store i8 %tmp_115, i8* %B_V_3173_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1508 'store' <Predicate = (kb_t_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_69 : Operation 1509 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1509 'br' <Predicate = (kb_t_mid2 == 3)> <Delay = 0.00>
ST_69 : Operation 1510 [1/1] (3.25ns)   --->   "store i8 %tmp_115, i8* %B_V_2172_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1510 'store' <Predicate = (kb_t_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_69 : Operation 1511 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1511 'br' <Predicate = (kb_t_mid2 == 2)> <Delay = 0.00>
ST_69 : Operation 1512 [1/1] (3.25ns)   --->   "store i8 %tmp_115, i8* %B_V_1171_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1512 'store' <Predicate = (kb_t_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_69 : Operation 1513 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1513 'br' <Predicate = (kb_t_mid2 == 1)> <Delay = 0.00>
ST_69 : Operation 1514 [1/1] (3.25ns)   --->   "store i8 %tmp_115, i8* %B_V_0_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1514 'store' <Predicate = (kb_t_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_69 : Operation 1515 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1515 'br' <Predicate = (kb_t_mid2 == 0)> <Delay = 0.00>
ST_69 : Operation 1516 [1/1] (3.25ns)   --->   "store i8 %tmp_115, i8* %B_V_4174_addr, align 1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1516 'store' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1 & kb_t_mid2 != 2 & kb_t_mid2 != 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2560> <RAM>
ST_69 : Operation 1517 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/convolution.h:67]   --->   Operation 1517 'br' <Predicate = (kb_t_mid2 != 0 & kb_t_mid2 != 1 & kb_t_mid2 != 2 & kb_t_mid2 != 3)> <Delay = 0.00>

State 70 <SV = 9> <Delay = 1.76>
ST_70 : Operation 1518 [1/1] (1.76ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:70]   --->   Operation 1518 'br' <Predicate = true> <Delay = 1.76>

State 71 <SV = 10> <Delay = 1.82>
ST_71 : Operation 1519 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ %i_17, %2 ], [ 0, %.preheader487.preheader ]"   --->   Operation 1519 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1520 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i1, -32" [ULTRA_HLS/convolution.h:70]   --->   Operation 1520 'icmp' 'exitcond' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1521 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1522 [1/1] (1.82ns)   --->   "%i_17 = add i6 %i1, 1" [ULTRA_HLS/convolution.h:70]   --->   Operation 1522 'add' 'i_17' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1523 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit488.loopexit, label %2" [ULTRA_HLS/convolution.h:70]   --->   Operation 1523 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 11> <Delay = 4.37>
ST_72 : Operation 1524 [1/1] (2.18ns)   --->   "%tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/convolution.h:73]   --->   Operation 1524 'read' 'tmp_V_107' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_72 : Operation 1525 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i16 %tmp_V_107 to i8" [ULTRA_HLS/convolution.h:74]   --->   Operation 1525 'trunc' 'tmp_116' <Predicate = (!exitcond)> <Delay = 0.00>
ST_72 : Operation 1526 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_107)" [ULTRA_HLS/convolution.h:75]   --->   Operation 1526 'write' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 73 <SV = 12> <Delay = 2.32>
ST_73 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str42)" [ULTRA_HLS/convolution.h:71]   --->   Operation 1527 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/convolution.h:72]   --->   Operation 1528 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_93 = zext i6 %i1 to i64" [ULTRA_HLS/convolution.h:74]   --->   Operation 1529 'zext' 'tmp_93' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1530 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [32 x i8]* @bias_V, i64 0, i64 %tmp_93" [ULTRA_HLS/convolution.h:74]   --->   Operation 1530 'getelementptr' 'bias_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1531 [1/1] (2.32ns)   --->   "store i8 %tmp_116, i8* %bias_V_addr, align 1" [ULTRA_HLS/convolution.h:74]   --->   Operation 1531 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P_LUTRAM">   --->   Core 43 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 32> <RAM>
ST_73 : Operation 1532 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str42, i32 %tmp)" [ULTRA_HLS/convolution.h:76]   --->   Operation 1532 'specregionend' 'empty_127' <Predicate = (!exitcond)> <Delay = 0.00>
ST_73 : Operation 1533 [1/1] (0.00ns)   --->   "br label %.preheader487" [ULTRA_HLS/convolution.h:70]   --->   Operation 1533 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 74 <SV = 11> <Delay = 0.00>
ST_74 : Operation 1534 [1/1] (0.00ns)   --->   "br label %.loopexit488"   --->   Operation 1534 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:25) [36]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:27) [37]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:29) [38]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:31) [39]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:33) [40]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:35) [41]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:37) [42]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:39) [43]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:41) [44]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:43) [45]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:45) [46]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:47) [47]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:49) [48]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:51) [49]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ULTRA_HLS/convolution.h:57) [52]  (2.43 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp24', ULTRA_HLS/convolution.h:115) [61]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_6', ULTRA_HLS/convolution.h:115) [63]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_6', ULTRA_HLS/convolution.h:115) [63]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_6', ULTRA_HLS/convolution.h:115) [63]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_6', ULTRA_HLS/convolution.h:115) [63]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_6', ULTRA_HLS/convolution.h:115) [63]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/convolution.h:115) [64]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i8', ULTRA_HLS/convolution.h:116) with incoming values : ('i', ULTRA_HLS/convolution.h:116) [67]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:116) [70]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:120) [76]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:121) [77]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_89', ULTRA_HLS/convolution.h:80) [87]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten9') [100]  (2.1 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond10', ULTRA_HLS/convolution.h:85) [110]  (1.36 ns)
	'and' operation ('exitcond15_mid', ULTRA_HLS/convolution.h:85) [111]  (0.978 ns)
	'or' operation ('tmp_102', ULTRA_HLS/convolution.h:85) [113]  (0 ns)
	'select' operation ('i3_mid2', ULTRA_HLS/convolution.h:85) [114]  (1.22 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:85) [211]  (1.78 ns)

 <State 23>: 1.43ns
The critical path consists of the following:

 <State 24>: 1.05ns
The critical path consists of the following:
	'mul' operation ('tmp_103', ULTRA_HLS/convolution.h:89) [120]  (1.05 ns)

 <State 25>: 3.02ns
The critical path consists of the following:
	'add' operation ('tmp_104', ULTRA_HLS/convolution.h:89) [121]  (3.02 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_19_addr', ULTRA_HLS/convolution.h:89) [134]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:89) of variable 'tmp_127', ULTRA_HLS/convolution.h:89 on array 'A_V_19' [147]  (3.25 ns)

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten4') with incoming values : ('indvar_flatten_next1_5') [218]  (1.77 ns)

 <State 28>: 4.17ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten5') with incoming values : ('indvar_flatten_next1_4') [220]  (0 ns)
	'icmp' operation ('exitcond_flatten12') [232]  (2.21 ns)
	'xor' operation ('not_exitcond_flatten_2', ULTRA_HLS/convolution.h:98) [248]  (0.978 ns)
	'and' operation ('exitcond17_mid', ULTRA_HLS/convolution.h:98) [250]  (0 ns)
	'and' operation ('exitcond17_mid1', ULTRA_HLS/convolution.h:98) [260]  (0.978 ns)

 <State 29>: 4.21ns
The critical path consists of the following:
	'select' operation ('ib_mid', ULTRA_HLS/convolution.h:98) [233]  (1.22 ns)
	'add' operation ('ib_1', ULTRA_HLS/convolution.h:93) [253]  (1.78 ns)
	'select' operation ('ib_mid2', ULTRA_HLS/convolution.h:98) [261]  (1.22 ns)

 <State 30>: 3.78ns
The critical path consists of the following:
	'mul' operation ('tmp_114', ULTRA_HLS/convolution.h:103) [275]  (3.78 ns)

 <State 31>: 3.51ns
The critical path consists of the following:
	'select' operation ('tmp_243_1_mid2_v_v_c', ULTRA_HLS/convolution.h:103) [236]  (0 ns)
	'add' operation ('tmp_243_1_mid2_v', ULTRA_HLS/convolution.h:103) [237]  (1.78 ns)
	'add' operation ('tmp_118', ULTRA_HLS/convolution.h:103) [279]  (1.73 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_5168_addr_1', ULTRA_HLS/convolution.h:103) [366]  (0 ns)
	'load' operation ('A_V_5168_load', ULTRA_HLS/convolution.h:103) on array 'A_V_5168' [482]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_14_addr_3', ULTRA_HLS/convolution.h:103) [318]  (0 ns)
	'load' operation ('A_V_14_load_6', ULTRA_HLS/convolution.h:103) on array 'A_V_14' [788]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_8_addr_5', ULTRA_HLS/convolution.h:103) [385]  (0 ns)
	'load' operation ('A_V_8_load_13', ULTRA_HLS/convolution.h:103) on array 'A_V_8' [1226]  (3.25 ns)

 <State 35>: 4.17ns
The critical path consists of the following:
	'phi' operation ('A_V_load_0_0_phi', ULTRA_HLS/convolution.h:103) with incoming values : ('A_V_14_load', ULTRA_HLS/convolution.h:103) ('A_V_12_load', ULTRA_HLS/convolution.h:103) ('A_V_10_load', ULTRA_HLS/convolution.h:103) ('A_V_8_load', ULTRA_HLS/convolution.h:103) ('A_V_6169_load', ULTRA_HLS/convolution.h:103) ('A_V_4167_load', ULTRA_HLS/convolution.h:103) ('A_V_2165_load', ULTRA_HLS/convolution.h:103) ('A_V_0_load', ULTRA_HLS/convolution.h:103) ('A_V_16_load', ULTRA_HLS/convolution.h:103) [459]  (0 ns)
	'mul' operation ('r_V_4', ULTRA_HLS/convolution.h:103) [463]  (4.17 ns)

 <State 36>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_21_0_4', ULTRA_HLS/convolution.h:103) [606]  (4.17 ns)

 <State 37>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_21_1_4', ULTRA_HLS/convolution.h:103) [784]  (4.17 ns)

 <State 38>: 4.17ns
The critical path consists of the following:
	'mul' operation ('r_V_21_2_4', ULTRA_HLS/convolution.h:103) [962]  (4.17 ns)

 <State 39>: 4.24ns
The critical path consists of the following:
	'add' operation ('tmp7', ULTRA_HLS/convolution.h:103) [1334]  (2.11 ns)
	'add' operation ('tmp1', ULTRA_HLS/convolution.h:103) [1336]  (2.14 ns)

 <State 40>: 3.93ns
The critical path consists of the following:
	'add' operation ('tmp19', ULTRA_HLS/convolution.h:103) [1347]  (3.93 ns)

 <State 41>: 3.96ns
The critical path consists of the following:
	'add' operation ('tmp18', ULTRA_HLS/convolution.h:103) [1354]  (3.96 ns)

 <State 42>: 4.3ns
The critical path consists of the following:
	'add' operation ('tmp12', ULTRA_HLS/convolution.h:103) [1356]  (2.14 ns)
	'add' operation ('tmp_129', ULTRA_HLS/convolution.h:103) [1358]  (2.17 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_V_load', ULTRA_HLS/convolution.h:105) on array 'bias_V' [1367]  (2.32 ns)

 <State 44>: 2.31ns
The critical path consists of the following:
	'add' operation ('r.V', ULTRA_HLS/convolution.h:105) [1369]  (2.31 ns)

 <State 45>: 2.31ns
The critical path consists of the following:
	'sub' operation ('p_neg', ULTRA_HLS/convolution.h:105) [1371]  (2.31 ns)

 <State 46>: 3.11ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ULTRA_HLS/convolution.h:105) [1375]  (2.34 ns)
	'select' operation ('tmp_135', ULTRA_HLS/convolution.h:105) [1379]  (0.766 ns)

 <State 47>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 48>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 49>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 50>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 51>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 52>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 53>: 2.12ns
The critical path consists of the following:
	'mul' operation ('r_V_s', ULTRA_HLS/convolution.h:105) [1383]  (2.12 ns)

 <State 54>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 55>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 56>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 57>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 58>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 59>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul', ULTRA_HLS/convolution.h:105) [1385]  (3.95 ns)

 <State 60>: 3.61ns
The critical path consists of the following:
	'sub' operation ('neg_mul', ULTRA_HLS/convolution.h:105) [1386]  (3.61 ns)

 <State 61>: 4ns
The critical path consists of the following:
	'select' operation ('tmp_138', ULTRA_HLS/convolution.h:105) [1392]  (0 ns)
	'sub' operation ('neg_ti', ULTRA_HLS/convolution.h:105) [1393]  (2.46 ns)
	'select' operation ('tmp_139', ULTRA_HLS/convolution.h:105) [1394]  (0.733 ns)
	'select' operation ('Outbuf.V', ULTRA_HLS/convolution.h:106) [1397]  (0.805 ns)

 <State 62>: 2.19ns
The critical path consists of the following:
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:107) [1398]  (2.19 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 3.88ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ULTRA_HLS/convolution.h:63) with incoming values : ('indvar_flatten_next', ULTRA_HLS/convolution.h:63) [1422]  (0 ns)
	'icmp' operation ('exitcond_flatten8', ULTRA_HLS/convolution.h:63) [1439]  (1.88 ns)
	'and' operation ('exitcond_flatten_mid', ULTRA_HLS/convolution.h:63) [1440]  (0.978 ns)
	'select' operation ('kb_mid2', ULTRA_HLS/convolution.h:63) [1449]  (1.02 ns)

 <State 65>: 3.88ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten8', ULTRA_HLS/convolution.h:63) [1439]  (1.88 ns)
	'and' operation ('exitcond_flatten_mid', ULTRA_HLS/convolution.h:63) [1440]  (0.978 ns)
	'select' operation ('kb_mid2', ULTRA_HLS/convolution.h:63) [1449]  (1.02 ns)

 <State 66>: 5.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond9', ULTRA_HLS/convolution.h:63) [1437]  (1.43 ns)
	'and' operation ('exitcond14_mid', ULTRA_HLS/convolution.h:63) [1438]  (0 ns)
	'and' operation ('exitcond14_mid1', ULTRA_HLS/convolution.h:63) [1448]  (0.978 ns)
	'or' operation ('tmp_97', ULTRA_HLS/convolution.h:63) [1451]  (0 ns)
	'or' operation ('tmp_113', ULTRA_HLS/convolution.h:63) [1452]  (0 ns)
	'select' operation ('i33_mid2', ULTRA_HLS/convolution.h:63) [1453]  (1.19 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:63) [1492]  (1.83 ns)

 <State 67>: 1.73ns
The critical path consists of the following:
	'add' operation ('tmp_99', ULTRA_HLS/convolution.h:67) [1461]  (1.73 ns)

 <State 68>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:66) [1458]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:68) [1490]  (2.19 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_2172_addr', ULTRA_HLS/convolution.h:67) [1469]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:67) of variable 'tmp_115', ULTRA_HLS/convolution.h:67 on array 'B_V_2172' [1478]  (3.25 ns)

 <State 70>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [1501]  (1.77 ns)

 <State 71>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ULTRA_HLS/convolution.h:70) [1501]  (0 ns)
	'add' operation ('i', ULTRA_HLS/convolution.h:70) [1504]  (1.83 ns)

 <State 72>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/convolution.h:73) [1509]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/convolution.h:75) [1514]  (2.19 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias_V_addr', ULTRA_HLS/convolution.h:74) [1512]  (0 ns)
	'store' operation (ULTRA_HLS/convolution.h:74) of variable 'tmp_116', ULTRA_HLS/convolution.h:74 on array 'bias_V' [1513]  (2.32 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
