"D:/RTL_FPGA/SD2/VERILOG/aula12-fsm/Ex1/transito_fsm.v=work,Verilog_2001"
