// Seed: 1716769593
module module_0;
  assign id_1 = id_1;
  initial begin : LABEL_0
    `define pp_2 0
  end
  bit id_3, id_4;
  always id_3 <= id_1 == id_3;
  id_5(
      .id_0(id_1), .id_1(id_4), .id_2(-1'h0), .id_3(-1), .id_4(-1)
  );
  assign id_1 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_16;
  parameter id_17 = id_2;
  localparam id_18 = id_18;
  assign id_16 = id_11;
endmodule
