/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ^ in_data[94:78];
  assign celloutsig_0_6z = ^ { in_data[14:11], celloutsig_0_1z };
  assign celloutsig_0_15z = ^ { celloutsig_0_7z[2:0], celloutsig_0_4z };
  assign celloutsig_0_17z = ^ { celloutsig_0_7z[7:1], celloutsig_0_15z };
  assign celloutsig_1_0z = ^ in_data[146:143];
  assign celloutsig_1_1z = ^ { in_data[106:101], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = ^ in_data[18:10];
  assign celloutsig_1_2z = ^ { in_data[109:103], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = ^ celloutsig_1_4z[5:0];
  assign celloutsig_1_6z = ^ { in_data[172:171], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { in_data[152:149], celloutsig_1_2z };
  assign celloutsig_1_8z = ^ { in_data[114], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[3:1], celloutsig_1_5z };
  assign celloutsig_0_2z = ^ { in_data[76:73], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = ^ { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_12z = ^ { celloutsig_1_4z[3:2], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_13z = ^ { celloutsig_1_4z[6:2], celloutsig_1_3z };
  assign celloutsig_1_14z = ^ { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_15z = ^ { celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_16z = ^ { in_data[175:173], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_1_17z = ^ { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { in_data[149:140], celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_3z = ^ celloutsig_0_0z[6:4];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[49:42];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_18z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { in_data[49:48], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[113:109], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
