<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DCIMVAC</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DCIMVAC, Data Cache line Invalidate by VA to PoC</h1><p>The DCIMVAC characteristics are:</p><h2>Purpose</h2>
          <p>Invalidate data or unified cache line by virtual address to PoC.</p>
        <p>This 
        System instruction
       is part of the Cache maintenance instructions functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this instruction can be executed at the following exception levels:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this instruction can be executed at the following exception levels:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>WO</td><td>WO</td></tr></table>
          <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether, when this instruction is executed, it can generate a watchpoint. If this instruction can generate a watchpoint this is prioritized in the same way as other watchpoints.</p>
        
          <p>At EL1, this instruction performs a cache clean and invalidate, meaning it performs the same invalidation as a <a href="AArch32-dccimvac.html">DCCIMVAC</a> instruction, if all of the following apply:</p>
        
          <ul>
            <li>
              EL2 is implemented and either:<ul><li>EL2 is using AArch64 and the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.VM is 1.</li><li>EL2 is using AArch32 and the value of <a href="AArch32-hcr.html">HCR</a>.VM is 1.</li></ul>
            </li>
            <li>
              Execution is in Non-secure state, or EL3 is not implemented.
            </li>
          </ul>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hcr.html">HCR</a>.TPC==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TPC==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T7==1, Non-secure execution of this instruction at EL1 is trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T7==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System instruction DCIMVAC 
            performs the same function as 
            AArch64 System instruction <a href="AArch64-dc-ivac.html">DC IVAC</a>.
          </p><h2>Attributes</h2>
          <p>DCIMVAC is a 32-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The DCIMVAC input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Virtualaddresstouse">Virtual address to use</a></td></tr></tbody></table><h4 id="Virtualaddresstouse">
                Bits [31:0]
              </h4>
              <p>Virtual address to use.</p>
            <h2>Executing the DCIMVAC instruction</h2><p>The DCIMVAC instruction is executed as:</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c7,c6,1 ; DCIMVAC operation</p><p>The instruction is encoded in the System instruction encoding space as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>0111</td><td>0110</td><td>001</td></tr></table>
          <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether, when this instruction is executed, it can generate a watchpoint. If this instruction can generate a watchpoint this is prioritized in the same way as other watchpoints.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
