Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 09:57:15 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.853        0.000                      0                  317        0.144        0.000                      0                  317       40.410        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.853        0.000                      0                  317        0.144        0.000                      0                  317       40.410        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.994ns (25.018%)  route 2.979ns (74.982%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.905     9.057    data_uart/uart_inst/shift_reg
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[0]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.429    87.910    data_uart/uart_inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.994ns (25.018%)  route 2.979ns (74.982%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.905     9.057    data_uart/uart_inst/shift_reg
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[1]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.429    87.910    data_uart/uart_inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.994ns (25.018%)  route 2.979ns (74.982%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.905     9.057    data_uart/uart_inst/shift_reg
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[2]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.429    87.910    data_uart/uart_inst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.994ns (25.018%)  route 2.979ns (74.982%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.905     9.057    data_uart/uart_inst/shift_reg
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[7]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.429    87.910    data_uart/uart_inst/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.853ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.994ns (25.018%)  route 2.979ns (74.982%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.905     9.057    data_uart/uart_inst/shift_reg
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[8]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.429    87.910    data_uart/uart_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         87.910    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 78.853    

Slack (MET) :             78.967ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/tx_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.194ns (29.222%)  route 2.892ns (70.778%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.444     7.272    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.150     7.422 r  data_uart/uart_inst/tx_i_3/O
                         net (fo=3, routed)           0.831     8.253    data_uart/uart_inst/p_0_in_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.326     8.579 r  data_uart/uart_inst/tx_i_1/O
                         net (fo=1, routed)           0.591     9.169    data_uart/uart_inst/tx_i_1_n_0
    SLICE_X29Y78         FDRE                                         r  data_uart/uart_inst/tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.425    88.119    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  data_uart/uart_inst/tx_reg/C
                         clock pessimism              0.257    88.377    
                         clock uncertainty           -0.035    88.341    
    SLICE_X29Y78         FDRE (Setup_fdre_C_CE)      -0.205    88.136    data_uart/uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         88.136    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 78.967    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.994ns (27.280%)  route 2.650ns (72.720%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.576     8.727    data_uart/uart_inst/shift_reg
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[2]/C
                         clock pessimism              0.272    88.390    
                         clock uncertainty           -0.035    88.354    
    SLICE_X31Y78         FDRE (Setup_fdre_C_R)       -0.653    87.701    data_uart/uart_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.701    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.994ns (27.280%)  route 2.650ns (72.720%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.576     8.727    data_uart/uart_inst/shift_reg
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[5]/C
                         clock pessimism              0.272    88.390    
                         clock uncertainty           -0.035    88.354    
    SLICE_X31Y78         FDRE (Setup_fdre_C_R)       -0.653    87.701    data_uart/uart_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.701    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             78.974ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.994ns (27.280%)  route 2.650ns (72.720%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.576     8.727    data_uart/uart_inst/shift_reg
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.423    88.117    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  data_uart/uart_inst/clk_count_reg[6]/C
                         clock pessimism              0.272    88.390    
                         clock uncertainty           -0.035    88.354    
    SLICE_X31Y78         FDRE (Setup_fdre_C_R)       -0.653    87.701    data_uart/uart_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.701    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 78.974    

Slack (MET) :             79.009ns  (required time - arrival time)
  Source:                 data_uart/uart_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.994ns (27.361%)  route 2.639ns (72.639%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  data_uart/uart_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           1.027     6.529    data_uart/uart_inst/clk_count_reg[1]
    SLICE_X31Y78         LUT3 (Prop_lut3_I2_O)        0.299     6.828 r  data_uart/uart_inst/clk_count[6]_i_2/O
                         net (fo=3, routed)           0.165     6.993    data_uart/uart_inst/clk_count[6]_i_2_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  data_uart/uart_inst/bit_index[3]_i_1/O
                         net (fo=5, routed)           0.883     8.000    data_uart/uart_inst/bit_index[3]_i_1_n_0
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.152     8.152 r  data_uart/uart_inst/shift_reg[9]_i_1/O
                         net (fo=17, routed)          0.565     8.716    data_uart/uart_inst/shift_reg
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.424    88.118    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  data_uart/uart_inst/clk_count_reg[0]/C
                         clock pessimism              0.295    88.414    
                         clock uncertainty           -0.035    88.378    
    SLICE_X31Y79         FDRE (Setup_fdre_C_R)       -0.653    87.725    data_uart/uart_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.725    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 79.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMS32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMS32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_uart/bram_inst/w_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.009%)  route 0.345ns (70.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/bram_inst/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  data_uart/bram_inst/w_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  data_uart/bram_inst/w_pointer_reg[1]/Q
                         net (fo=18, routed)          0.345     1.938    data_uart/bram_inst/memory_reg_0_31_0_5/ADDRD1
    SLICE_X30Y76         RAMS32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMS32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.479     1.485    
    SLICE_X30Y76         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.794    data_uart/bram_inst/memory_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 data_uart/data_2_bram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.548     1.452    data_uart/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  data_uart/data_2_bram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  data_uart/data_2_bram_reg[1]/Q
                         net (fo=1, routed)           0.116     1.732    data_uart/bram_inst/memory_reg_0_31_0_5/DIA1
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.814     1.964    data_uart/bram_inst/memory_reg_0_31_0_5/WCLK
    SLICE_X30Y76         RAMD32                                       r  data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.466    
    SLICE_X30Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.586    data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 data_uart/uart_inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            data_uart/uart_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.551     1.455    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X28Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  data_uart/uart_inst/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.086     1.681    data_uart/uart_inst/shift_reg_reg_n_0_[9]
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.048     1.729 r  data_uart/uart_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.729    data_uart/uart_inst/p_0_in[8]
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.817     1.967    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  data_uart/uart_inst/shift_reg_reg[8]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.107     1.575    data_uart/uart_inst/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X34Y76   data_uart/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X32Y75   data_uart/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X32Y75   data_uart/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X32Y75   data_uart/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X34Y76   data_uart/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X28Y75   data_uart/adc_sample_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X31Y75   data_uart/adc_sample_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X31Y75   data_uart/adc_sample_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.670      40.420     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.660      40.410     SLICE_X30Y76   data_uart/bram_inst/memory_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.538ns  (logic 5.106ns (44.255%)  route 6.432ns (55.745%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.731     6.205    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     6.329 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.701     8.030    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.538 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.538    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.004ns  (logic 4.967ns (45.133%)  route 6.038ns (54.867%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           6.038     7.512    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.004 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.004    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.700ns  (logic 1.436ns (38.800%)  route 2.265ns (61.200%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.265     2.507    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.700 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.496ns (38.110%)  route 2.430ns (61.890%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.058     2.300    led1_OBUF
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.045     2.345 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.372     2.717    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.926 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.926    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 3.981ns (52.567%)  route 3.592ns (47.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.540     5.084    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  data_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  data_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           3.592     9.132    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.656 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.656    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.367ns (52.734%)  route 1.225ns (47.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.551     1.455    data_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X29Y78         FDRE                                         r  data_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  data_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.225     2.821    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.046 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.046    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            data_uart/data_2_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 1.598ns (34.783%)  route 2.997ns (65.217%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.997     4.471    data_uart/led1_OBUF
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.124     4.595 r  data_uart/data_2_bram[0]_i_1/O
                         net (fo=1, routed)           0.000     4.595    data_uart/data_2_bram[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  data_uart/data_2_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.418     4.782    data_uart/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  data_uart/data_2_bram_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            data_uart/data_2_bram_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.287ns (17.917%)  route 1.316ns (82.083%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.558    data_uart/led1_OBUF
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.603 r  data_uart/data_2_bram[0]_i_1/O
                         net (fo=1, routed)           0.000     1.603    data_uart/data_2_bram[0]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  data_uart/data_2_bram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.813     1.963    data_uart/clk_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  data_uart/data_2_bram_reg[0]/C





