Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'MBO_53_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off
-c 100 -o MBO_53_top_map.ncd MBO_53_top.ngd MBO_53_top.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Mon Feb 21 17:14:38 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:   41
Logic Utilization:
  Total Number Slice Registers:       3,187 out of   9,312   34%
    Number used as Flip Flops:        3,186
    Number used as Latches:               1
  Number of 4 input LUTs:             3,308 out of   9,312   35%
Logic Distribution:
  Number of occupied Slices:          2,427 out of   4,656   52%
    Number of Slices containing only related logic:   2,427 out of   2,427 100%
    Number of Slices containing unrelated logic:          0 out of   2,427   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,523 out of   9,312   37%
    Number used as logic:             3,169
    Number used as a route-thru:        215
    Number used as Shift registers:     139

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 31 out of     232   13%
    IOB Flip Flops:                       3
  Number of RAMB16s:                     11 out of      20   55%
  Number of BUFGMUXs:                    10 out of      24   41%
  Number of DCMs:                         3 out of       4   75%
  Number of BSCANs:                       1 out of       1  100%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.22

Peak Memory Usage:  4491 MB
Total REAL time to MAP completion:  4 secs 
Total CPU time to MAP completion:   4 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "pll_1/physical_group_CLKDV_OUT/CLKDV_BUFG_INST" (output
   signal=clk_dv) has a mix of clock and non-clock loads. The non-clock loads
   are:
   Pin I1 of adc_02/Mmux_n007511
   Pin I1 of adc_01/Mmux_n007511
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_10" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_11" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_8" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_9" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_1" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_2" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_3" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_4" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_5" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_6" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_7" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_8" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_02/adc_data_reg_9" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_10" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:Pack:2780 - The register "adc_01/adc_data_reg_11" has the property
   IOB=TRUE, but it did not join an IO component because it is not connected to
   any IO element.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <e_rx_er_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<laser_cntrl/uart_data_rom/U0/xst_blk_mem_generator/gnativebmg.native_b
   lk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B>:<RAMB16_RAMB1
   6B>.

Section 3 - Informational
-------------------------
INFO:Map:113 - input buffer 'e_rx_d_3_IBUF' driving design level port
   'e_rx_d(3)' is being pushed into module 'ethernet/fte' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/fte/e_rx_d_3_IBUF'.
INFO:Map:113 - input buffer 'e_rx_d_2_IBUF' driving design level port
   'e_rx_d(2)' is being pushed into module 'ethernet/fte' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/fte/e_rx_d_2_IBUF'.
INFO:Map:113 - input buffer 'e_rx_d_1_IBUF' driving design level port
   'e_rx_d(1)' is being pushed into module 'ethernet/fte' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/fte/e_rx_d_1_IBUF'.
INFO:Map:113 - input buffer 'e_rx_d_0_IBUF' driving design level port
   'e_rx_d(0)' is being pushed into module 'ethernet/fte' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/fte/e_rx_d_0_IBUF'.
INFO:Map:113 - input buffer 'e_rx_dv_IBUF' driving design level port 'e_rx_dv'
   is being pushed into module 'ethernet/fte' to enable I/O register usage. The
   buffer has been renamed as 'ethernet/fte/e_rx_dv_IBUF'.
INFO:Map:113 - input buffer 'adc_01_sdo_IBUF' driving design level port
   'adc_01_sdo' is being pushed into module 'adc_01' to enable I/O register
   usage. The buffer has been renamed as 'adc_01/adc_01_sdo_IBUF'.
INFO:Map:113 - input buffer 'adc_02_sdo_IBUF' driving design level port
   'adc_02_sdo' is being pushed into module 'adc_02' to enable I/O register
   usage. The buffer has been renamed as 'adc_02/adc_02_sdo_IBUF'.
INFO:Map:113 - input buffer 'Laser_rx_d_IBUF' driving design level port
   'Laser_rx_d' is being pushed into module 'laser_cntrl/uart_rx' to enable I/O
   register usage. The buffer has been renamed as
   'laser_cntrl/uart_rx/Laser_rx_d_IBUF'.
INFO:Map:110 - output buffer 'e_tx_d_3_OBUF' driving design level port
   'e_tx_d(3)' is being pushed into module 'ethernet' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/e_tx_d_3_OBUF'.
INFO:Map:110 - output buffer 'e_tx_d_2_OBUF' driving design level port
   'e_tx_d(2)' is being pushed into module 'ethernet' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/e_tx_d_2_OBUF'.
INFO:Map:110 - output buffer 'e_tx_d_1_OBUF' driving design level port
   'e_tx_d(1)' is being pushed into module 'ethernet' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/e_tx_d_1_OBUF'.
INFO:Map:110 - output buffer 'e_tx_d_0_OBUF' driving design level port
   'e_tx_d(0)' is being pushed into module 'ethernet' to enable I/O register
   usage. The buffer has been renamed as 'ethernet/e_tx_d_0_OBUF'.
INFO:Map:110 - output buffer 'e_tx_en_OBUF' driving design level port 'e_tx_en'
   is being pushed into module 'ethernet' to enable I/O register usage. The
   buffer has been renamed as 'ethernet/e_tx_en_OBUF'.
INFO:LIT:243 - Logical network clk_2x has no load.
INFO:LIT:395 - The above info message is repeated 71 more times for the
   following (max. 5 shown):
   icon_control0<10>,
   icon_control0<11>,
   icon_control0<15>,
   icon_control0<16>,
   icon_control0<17>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal CLKIN_IN are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal e_tx_clk are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal e_rx_clk are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
 224 block(s) removed
  66 block(s) optimized away
 212 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "icon_control0<10>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
The signal "icon_control0<11>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
The signal "icon_control0<15>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
The signal "icon_control0<16>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
The signal "icon_control0<17>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<18>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<30>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
The signal "icon_control0<25>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
The signal "icon_control0<31>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
The signal "icon_control0<26>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
The signal "icon_control0<32>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
The signal "icon_control0<7>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "icon_control0<27>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
The signal "icon_control0<33>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
The signal "icon_control0<28>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
The signal "icon_control0<29>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
The signal "icon_control0<35>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.rsts/ram_empty_i" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.rsts/ram_empty_i" (FF) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" (FF) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<8>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_8" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<8>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<8>" (XOR) removed.
    The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" is loadless and has been
removed.
     Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" (MUX) removed.
      The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" is loadless and has been
removed.
       Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" (MUX) removed.
        The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" is loadless and has been
removed.
         Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" (MUX) removed.
          The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" is loadless and has been
removed.
           Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" (MUX) removed.
            The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" is loadless and has been
removed.
             Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" (MUX) removed.
              The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" is loadless and has been
removed.
               Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" (MUX) removed.
                The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" is loadless and has been
removed.
                 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" (MUX) removed.
                  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" is loadless and has been
removed.
                   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" (MUX) removed.
                    The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" is loadless and has been
removed.
                     Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" (ROM) removed.
                  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" is loadless and has been
removed.
                   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" (ROM) removed.
                The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" is loadless and has been
removed.
                 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" (ROM) removed.
              The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" is loadless and has been
removed.
               Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" (ROM) removed.
            The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" is loadless and has been
removed.
             Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" (ROM) removed.
          The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" is loadless and has been
removed.
           Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" (ROM) removed.
        The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" is loadless and has been
removed.
         Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" (ROM) removed.
      The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" is loadless and has been
removed.
       Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" (ROM) removed.
    The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" is loadless and has been
removed.
     Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" (ROM) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<7>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<7>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<6>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<6>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<5>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<5>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<4>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<4>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<3>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<3>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<2>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<2>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<1>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<1>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<0>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<0>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<7>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<7>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<7>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<6>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<6>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<6>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<5>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<5>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<5>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<4>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<4>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<4>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<3>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<3>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<3>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<2>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<2>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<2>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<1>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<1>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<1>" (XOR) removed.
The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<0>" is loadless and has been removed.
 Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
  The signal
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<0>" is loadless and has been removed.
   Loadless block
"fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<0>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.rsts/ram_empty_i" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.rsts/ram_empty_i" (FF) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.wsts/ram_full_i" (FF) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<8>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_8" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<8>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<8>" (XOR) removed.
    The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" is loadless and has been
removed.
     Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" (MUX) removed.
      The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" is loadless and has been
removed.
       Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" (MUX) removed.
        The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" is loadless and has been
removed.
         Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" (MUX) removed.
          The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" is loadless and has been
removed.
           Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" (MUX) removed.
            The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" is loadless and has been
removed.
             Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" (MUX) removed.
              The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" is loadless and has been
removed.
               Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" (MUX) removed.
                The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" is loadless and has been
removed.
                 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" (MUX) removed.
                  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" is loadless and has been
removed.
                   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" (MUX) removed.
                    The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" is loadless and has been
removed.
                     Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" (ROM) removed.
                  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" is loadless and has been
removed.
                   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" (ROM) removed.
                The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" is loadless and has been
removed.
                 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" (ROM) removed.
              The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" is loadless and has been
removed.
               Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" (ROM) removed.
            The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" is loadless and has been
removed.
             Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" (ROM) removed.
          The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" is loadless and has been
removed.
           Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" (ROM) removed.
        The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" is loadless and has been
removed.
         Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" (ROM) removed.
      The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" is loadless and has been
removed.
       Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" (ROM) removed.
    The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" is loadless and has been
removed.
     Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" (ROM) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<7>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<7>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<6>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<6>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<5>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<5>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<4>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<4>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<3>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<3>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<2>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<2>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<1>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_1" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<1>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<1>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i<0>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_0" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<0>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<0>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<7>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_7" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<7>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<7>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<6>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_6" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<6>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<6>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<5>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<5>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<5>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<4>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<4>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<4>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<3>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<3>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<3>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<2>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<2>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<2>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<1>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<1>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<1>" (XOR) removed.
The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i<0>" is loadless and has been removed.
 Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
  The signal
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/rd_dc_i_sub0000<0>" is loadless and has been removed.
   Loadless block
"fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<0>" (XOR) removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "ethernet/BOARD_IP(0)" is sourceless and has been removed.
The signal "ethernet/PC_IP(1)" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<5>" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<4>" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<3>" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<2>" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<1>" is sourceless and has been removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i<0>" is sourceless and has been removed.
The signal "ethernet/fifo_input/N1" is sourceless and has been removed.
 Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<0>" (MUX) removed.
  The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<0>" is sourceless and has been
removed.
   Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<1>" (MUX) removed.
    The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<1>" is sourceless and has been
removed.
     Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<2>" (MUX) removed.
      The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<2>" is sourceless and has been
removed.
       Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<3>" (MUX) removed.
        The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<3>" is sourceless and has been
removed.
         Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<4>" (MUX) removed.
          The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_cy<4>" is sourceless and has been
removed.
           Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<5>" (XOR) removed.
            The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<5>" is sourceless and has been removed.
             Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_5" (FF) removed.
         Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<4>" (XOR) removed.
          The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<4>" is sourceless and has been removed.
           Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_4" (FF) removed.
       Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<3>" (XOR) removed.
        The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<3>" is sourceless and has been removed.
         Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_3" (FF) removed.
     Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<2>" (XOR) removed.
      The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<2>" is sourceless and has been removed.
       Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_2" (FF) removed.
   Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<1>" (XOR) removed.
    The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<1>" is sourceless and has been removed.
     Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_1" (FF) removed.
 Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_xor<0>" (XOR) removed.
  The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_sub0000<0>" is sourceless and has been removed.
   Sourceless block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/rd_dc_i_0" (FF) removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<0>" is sourceless and has been
removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<1>" is sourceless and has been
removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<2>" is sourceless and has been
removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<3>" is sourceless and has been
removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<4>" is sourceless and has been
removed.
The signal
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<5>" is sourceless and has been
removed.
The signal "pll_1/CLK2X_BUF" is sourceless and has been removed.
 Sourceless block "pll_1/CLK2X_BUFG_INST" (CKBUF) removed.
  The signal "clk_2x" is sourceless and has been removed.
The signal "laser_cntrl/uart_cntrl_st(2)" is sourceless and has been removed.
 Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT43"
(ROM) removed.
  The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT431" is
sourceless and has been removed.
   Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT4115" (ROM) removed.
    The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT4115" is
sourceless and has been removed.
     Sourceless block "laser_cntrl/fsmfake0_2" (FF) removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT429_F" (ROM) removed.
  The signal "laser_cntrl/N43" is sourceless and has been removed.
   Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT429"
(MUX) removed.
    The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT429" is
sourceless and has been removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT429_G" (ROM) removed.
  The signal "laser_cntrl/N44" is sourceless and has been removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT482_F" (ROM) removed.
  The signal "laser_cntrl/N45" is sourceless and has been removed.
   Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT482"
(MUX) removed.
    The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT482" is
sourceless and has been removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT482_G" (ROM) removed.
  The signal "laser_cntrl/N46" is sourceless and has been removed.
The signal "laser_cntrl/uart_cntrl_st(1)" is sourceless and has been removed.
 Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT365"
(ROM) removed.
  The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT365" is
sourceless and has been removed.
   Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT378"
(ROM) removed.
    The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT378" is
sourceless and has been removed.
     Sourceless block "laser_cntrl/fsmfake0_1" (FF) removed.
The signal "laser_cntrl/uart_cntrl_st(0)" is sourceless and has been removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT2104" (ROM) removed.
  The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT2104" is
sourceless and has been removed.
   Sourceless block "laser_cntrl/fsmfake0_0" (FF) removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT25" is
sourceless and has been removed.
 Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT23"
(ROM) removed.
  The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT23" is
sourceless and has been removed.
 Sourceless block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT273"
(ROM) removed.
  The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT273" is
sourceless and has been removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT310" is
sourceless and has been removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT339" is
sourceless and has been removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT350" is
sourceless and has been removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT28" is
sourceless and has been removed.
The signal "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT427" is
sourceless and has been removed.
The signal "laser_cntrl/N25" is sourceless and has been removed.
The signal "laser_cntrl/N35" is sourceless and has been removed.
The signal "laser_cntrl/N47" is sourceless and has been removed.
 Sourceless block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT273_SW0" (MUX)
removed.
The signal "laser_cntrl/N48" is sourceless and has been removed.
The signal "laser_cntrl/uart_tx/r_SM_Main(2)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT446_F" (ROM)
removed.
  The signal "laser_cntrl/uart_tx/N22" is sourceless and has been removed.
   Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT446" (MUX)
removed.
    The signal "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT446"
is sourceless and has been removed.
     Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT459" (ROM)
removed.
      The signal "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT459"
is sourceless and has been removed.
       Sourceless block "laser_cntrl/uart_tx/fsmfake1_2" (FF) removed.
 Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT446_G" (ROM)
removed.
  The signal "laser_cntrl/uart_tx/N23" is sourceless and has been removed.
The signal "laser_cntrl/uart_tx/r_SM_Main(1)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT345" (ROM)
removed.
  The signal "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT345"
is sourceless and has been removed.
   Sourceless block "laser_cntrl/uart_tx/fsmfake1_1" (FF) removed.
The signal "laser_cntrl/uart_tx/r_SM_Main(0)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT2_SW2" (ROM)
removed.
  The signal "laser_cntrl/uart_tx/N12" is sourceless and has been removed.
   Sourceless block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT2" (ROM) removed.
    The signal "laser_cntrl/uart_tx/r_SM_Main[2]_GND_12_o_wide_mux_20_OUT(0)" is
sourceless and has been removed.
     Sourceless block "laser_cntrl/uart_tx/fsmfake1_0" (FF) removed.
The signal "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT34" is
sourceless and has been removed.
The signal "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT318"
is sourceless and has been removed.
The signal "laser_cntrl/uart_tx/N16" is sourceless and has been removed.
The signal "laser_cntrl/uart_rx/r_SM_Main(2)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT682" (ROM)
removed.
  The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT682"
is sourceless and has been removed.
   Sourceless block "laser_cntrl/uart_rx/fsmfake2_2" (FF) removed.
The signal "laser_cntrl/uart_rx/r_SM_Main(1)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT451" (ROM)
removed.
  The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT451"
is sourceless and has been removed.
   Sourceless block "laser_cntrl/uart_rx/fsmfake2_1" (FF) removed.
The signal "laser_cntrl/uart_rx/r_SM_Main(0)" is sourceless and has been
removed.
 Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT225" (ROM)
removed.
  The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT225"
is sourceless and has been removed.
   Sourceless block "laser_cntrl/uart_rx/fsmfake2_0" (FF) removed.
 Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT26_SW0" (ROM)
removed.
  The signal "laser_cntrl/uart_rx/N15" is sourceless and has been removed.
   Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT26" (ROM)
removed.
    The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT26" is
sourceless and has been removed.
The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT43" is
sourceless and has been removed.
The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT423"
is sourceless and has been removed.
The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT612"
is sourceless and has been removed.
 Sourceless block
"laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT634" (ROM)
removed.
  The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT634"
is sourceless and has been removed.
The signal "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT618"
is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "e_tx_er_OBUF" is unused and has been removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<0>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<1>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<2>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<3>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<4>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.rd/gras.grdc1.rdc/Msub_rd_dc_i_sub0000_lut<5>" (ROM) removed.
Unused block
"ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "ethernet/fifo_input/XST_VCC" (ONE) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT251"
(ROM) removed.
Unused block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT273_SW0_F" (ROM)
removed.
Unused block
"laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT273_SW0_G" (ROM)
removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT28"
(ROM) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT310"
(ROM) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT339"
(ROM) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT350"
(ROM) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT427"
(ROM) removed.
Unused block "laser_cntrl/Mmux_uart_cntrl_st[2]_PWR_11_o_wide_mux_65_OUT464_SW0"
(ROM) removed.
Unused block "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT423"
(ROM) removed.
Unused block "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT43"
(ROM) removed.
Unused block "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT612"
(ROM) removed.
Unused block "laser_cntrl/uart_rx/Mmux_r_SM_Main[2]_GND_14_o_wide_mux_24_OUT618"
(ROM) removed.
Unused block "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT318"
(ROM) removed.
Unused block "laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT34"
(ROM) removed.
Unused block
"laser_cntrl/uart_tx/Mmux_r_SM_Main[2]_GND_12_o_wide_mux_20_OUT411_SW0" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[10].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[12].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[14].I_STAT.U_STAT
   optimized to 0
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
GND 		fifo_input_acp1/XST_GND
VCC 		fifo_input_acp1/XST_VCC
GND 		fifo_input_acp2/XST_GND
VCC 		fifo_input_acp2/XST_VCC
GND 		adc_01/XST_GND
GND 		adc_02/XST_GND
GND 		ethernet/XST_GND
VCC 		ethernet/XST_VCC
GND 		ethernet/fifo_input/XST_GND
GND 		ethernet/aa/XST_GND
VCC 		ethernet/aa/XST_VCC
GND 		ethernet/ap/XST_GND
GND 		ethernet/dh/XST_GND
VCC 		ethernet/dh/XST_VCC
GND 		ethernet/fte/XST_GND
VCC 		ethernet/fte/XST_VCC
GND 		ethernet/hc/XST_GND
GND 		ethernet/ih/XST_GND
VCC 		ethernet/ih/XST_VCC
GND 		ethernet/mpr/XST_GND
VCC 		ethernet/mpr/XST_VCC
GND 		ethernet/oh/XST_GND
VCC 		ethernet/oh/XST_VCC
GND 		ethernet/uh/XST_GND
GND 		laser_cntrl/XST_GND
VCC 		laser_cntrl/XST_VCC
GND 		laser_cntrl/uart_data_rom/XST_GND
VCC 		laser_cntrl/uart_data_rom/XST_VCC
GND 		laser_cntrl/uart_rx/XST_GND
GND 		laser_cntrl/uart_tx/XST_GND
GND 		pll_1/XST_GND
GND 		pll_2/XST_GND
GND 		pll_3/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| LED(0)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(1)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(2)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(3)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(4)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(5)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(6)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| LED(7)                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| Laser_rx_d                         | IBUF             | INPUT     | LVTTL                |       |          |      | IFF1         |          | 0 / 3    |
| Laser_tx_d                         | IOB              | OUTPUT    | LVTTL                |       | 12       | SLOW |              |          | 0 / 0    |
| adc_01_cs                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| adc_01_sck                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| adc_01_sdo                         | IBUF             | INPUT     | LVCMOS33             |       |          |      | IFF1         |          | 0 / 3    |
| adc_02_cs                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| adc_02_sck                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          | 0 / 0    |
| adc_02_sdo                         | IBUF             | INPUT     | LVCMOS33             |       |          |      | IFF1         |          | 0 / 3    |
| clk                                | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_clk                           | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_d(0)                          | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_d(1)                          | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_d(2)                          | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_d(3)                          | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_dv                            | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_rx_er                            | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_tx_clk                           | IBUF             | INPUT     | LVCMOS33             |       |          |      |              |          | 0 / 0    |
| e_tx_d(0)                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| e_tx_d(1)                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| e_tx_d(2)                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| e_tx_d(3)                          | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| e_tx_en                            | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
| e_tx_er                            | IOB              | OUTPUT    | LVCMOS33             |       | 8        | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WHCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_WLCMPCE_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL16.
U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL16
.U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL16
.U_GAND_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET
U_ila_pro_0/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I
_SRL16.U_GANDX_SRL16_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
