$date
	Thu Aug 18 01:44:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_ $end
$var wire 1 ! f $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module a1 $end
$var wire 1 ! f $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
1"
x!
$end
#10
1!
0$
#20
0!
1$
#30
