C:\tools\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis   -part M2GL025  -package VF256  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 0 -RWCheckOnRam 0 -summaryfile C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\synlog\report\eSRAM_eNVM_access_top_fpga_mapper.xml  -top_level_module  eSRAM_eNVM_access_top  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.edn   -freq 100.000   C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\synwork\eSRAM_eNVM_access_top_prem.srd  -sap  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.sap  -otap  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.tap  -omap  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.map  -devicelib  C:\tools\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v  -sap  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.sap  -ologparam  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\syntmp\eSRAM_eNVM_access_top.plg  -osyn  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srm  -prjdir  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\  -prjname  eSRAM_eNVM_access_top_syn  -log  C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\synlog\eSRAM_eNVM_access_top_fpga_mapper.srr 
rc:1 success:1
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\scratchproject.prs|o|1476509102|4750
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.edn|o|1476512693|1130970
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\synwork\eSRAM_eNVM_access_top_prem.srd|i|1476512690|235013
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.sap|o|1476512690|43311
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.tap|o|0|0
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.map|o|1476512694|28
C:\tools\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v|i|1449250530|16387
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.sap|o|1476512690|43311
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\syntmp\eSRAM_eNVM_access_top.plg|o|1476512694|2296
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srm|o|1476512693|18167
C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\synlog\eSRAM_eNVM_access_top_fpga_mapper.srr|o|1476512694|44533
C:\tools\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_generic.exe|i|1449767944|15814144
C:\tools\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe|i|1449769556|27632640
