============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:42:43 pm
  Module:                 carry_select_adder_8888_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[16]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1870            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                     Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  B[16]                                                  -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g5452/X                                                -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  9.1    78   345     345    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g54/Y                         -       A->Y  R     sky130_fd_sc_hd__clkinv_1      2 11.2    72    89     434    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g52__7482/Y                   -       B->Y  F     sky130_fd_sc_hd__nand2_2       2 13.1    64    80     515    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g81__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.6    54    69     584    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g79__6161/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_4      2 10.4    46    58     641    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g84__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.6    76    76     717    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g82__7410/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_4      2 10.4    46    62     779    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g87__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    59     838    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g85__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62     899    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g81__1705/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    62     961    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g79__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62    1022    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g81__5115/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    62    1084    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g79__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    53    62    1146    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g81__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    62    1208    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g79__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    55    1263    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g81__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.6    76    75    1338    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g79__6417/Y -       B->Y  F     sky130_fd_sc_hd__nand2b_4      1  9.5    45    60    1398    (-,-) 
  g8163__8229/Y                                          -       B->Y  R     sky130_fd_sc_hd__nand3b_4      2 23.9   106   107    1505    (-,-) 
  g8148__4319_dup/Y                                      -       A->Y  F     sky130_fd_sc_hd__nand2_8       5 31.7    64    79    1584    (-,-) 
  g8238/Y                                                -       A->Y  R     sky130_fd_sc_hd__clkinv_8      9 47.5    62    78    1663    (-,-) 
  g8125__2802/Y                                          -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    51    62    1725    (-,-) 
  g8115__5477/Y                                          -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   144    1870    (-,-) 
  Cout                                                   -       -     R     (port)                         -    -     -     0    1870    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------

