Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -timing -detail -ol high -xe n -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jun 27 20:06:08 2012

Mapping design into LUTs...
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_n connected to top level port
   adc0outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangei_p connected to top level port
   adc0outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_n connected to top level port
   adc0outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc0outofrangeq_p connected to top level port
   adc0outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal adc1outofrangei_n connected to top level port
   adc1outofrangei_n has been removed.
WARNING:MapLib:701 - Signal adc1outofrangei_p connected to top level port
   adc1outofrangei_p has been removed.
WARNING:MapLib:701 - Signal adc1outofrangeq_n connected to top level port
   adc1outofrangeq_n has been removed.
WARNING:MapLib:701 - Signal adc1outofrangeq_p connected to top level port
   adc1outofrangeq_p has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:701 - Signal qdr0_cq connected to top level port qdr0_cq has been
   removed.
WARNING:MapLib:701 - Signal qdr0_cq_n connected to top level port qdr0_cq_n has
   been removed.
WARNING:MapLib:701 - Signal qdr0_qvld connected to top level port qdr0_qvld has
   been removed.
WARNING:MapLib:701 - Signal qdr1_cq connected to top level port qdr1_cq has been
   removed.
WARNING:MapLib:701 - Signal qdr1_cq_n connected to top level port qdr1_cq_n has
   been removed.
WARNING:MapLib:701 - Signal qdr1_qvld connected to top level port qdr1_qvld has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_n connected to top level port sys_clk_n has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_p connected to top level port sys_clk_p has
   been removed.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "sys_clk_n" have been optimized out
   of the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_n" has been discarded
   because the group "sys_clk_n" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_lsb_ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_msb_ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_1
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_1
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_gpu_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_gpu_10gbetxsn
   ap_bram_oob_ramblk/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_loopback_cnts_data_lsb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_loopback_cnts_data_lsb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_loopback_cnts_data_lsb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_loopback_cnts_data_lsb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_loopback_cnts_data_msb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_loopback_cnts_data_msb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_loopback_cnts_data_msb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_loopback_cnts_data_msb_ramblk/roachf_1024_bao_loopback_cnts_d
   ata_msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_oob_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gberxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gberxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   berxsnap_bram_oob_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_lsb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_msb_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_10gbetxsnap_bram_oob_ramblk/roachf_1024_bao_switch_10g
   betxsnap_bram_oob_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_cnts_data_lsb_ramblk/roachf_1024_bao_switch_cnts_data_
   lsb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_cnts_data_lsb_ramblk/roachf_1024_bao_switch_cnts_data_
   lsb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_cnts_data_lsb_ramblk/roachf_1024_bao_switch_cnts_data_
   lsb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_cnts_data_lsb_ramblk/roachf_1024_bao_switch_cnts_data_
   lsb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_cnts_data_msb_ramblk/roachf_1024_bao_switch_cnts_data_
   msb_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_cnts_data_msb_ramblk/roachf_1024_bao_switch_cnts_data_
   msb_ramblk/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_cnts_data_msb_ramblk/roachf_1024_bao_switch_cnts_data_
   msb_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_cnts_data_msb_ramblk/roachf_1024_bao_switch_cnts_data_
   msb_ramblk/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/rx_cpu_en
   abled.cpu_rx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_rx_inst/use_bram.
   rx_packet_fifo_bram_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_g
   enerator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGC
   LKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/arp_cache
   _inst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/TRUE_D
   P.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/rx_cpu_en
   abled.cpu_tx_buffer/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_n
   oinit.ram/TRUE_DP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   roachf_1024_bao_switch_gbe3/roachf_1024_bao_switch_gbe3/tge_tx_inst/tx_packet
   _fifo_inst/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid
   .cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
WARNING:Pack:2573 - The F7 multiplexer symbol
   "roachf_1024_bao_delay_values/roachf_1024_bao_delay_values/a_match10_f7" and
   its I0 input driver "epb_opb_bridge_inst/epb_opb_bridge_inst/M_ABus<5>1" were
   implemented suboptimally in the same slice component. The function generator
   could not be placed directly driving the F7 multiplexer. The design will
   exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "epb_opb_bridge_inst/epb_opb_bridge_inst/M_ABus<5>1" failed to merge with F7
   multiplexer
   "roachf_1024_bao_gpu_gbe2/roachf_1024_bao_gpu_gbe2/opb_attach_inst/opb_trans1
   3_f7".  There are more than two MUXF7 wide function muxes.  The design will
   exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 mins 57 secs 
Total CPU  time at the beginning of Placer: 5 mins 55 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e4d76731) REAL time: 6 mins 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e4d76731) REAL time: 6 mins 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2e997911) REAL time: 6 mins 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2e997911) REAL time: 6 mins 22 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2e997911) REAL time: 8 mins 14 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2e997911) REAL time: 8 mins 18 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:c4ea296c) REAL time: 8 mins 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:c4ea296c) REAL time: 8 mins 33 secs 

........................................
.......
......................................................
Phase 9.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_mult_2_b" LOC = "BUFGCTRL_X0Y23" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_mult_2_t" LOC = "BUFGCTRL_X0Y2" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK180_CLKBUF" LOC = "BUFGCTRL_X0Y30" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK270_CLKBUF" LOC = "BUFGCTRL_X0Y29" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLK_CLKBUF" LOC = "BUFGCTRL_X0Y26" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK90_CLKBUF" LOC = "BUFGCTRL_X0Y28" ;
INST "infrastructure_inst/infrastructure_inst/bufg_inst" LOC = "BUFGCTRL_X0Y24" ;
INST "infrastructure_inst/infrastructure_inst/bufg_epb" LOC = "BUFGCTRL_X0Y1" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_ret_bufg_b" LOC = "BUFGCTRL_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_ret_bufg_t" LOC = "BUFGCTRL_X0Y31" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLK90_CLKBUF" LOC = "BUFGCTRL_X0Y25" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_b" LOC = "BUFGCTRL_X0Y22" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/bufg_mgt_t" LOC = "BUFGCTRL_X0Y3" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLK_CLKBUF" LOC = "BUFGCTRL_X0Y27" ;
INST "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/CLKSHIFT_DCM" LOC = "DCM_ADV_X0Y11" ;
INST "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/CLKSHIFT_DCM" LOC = "DCM_ADV_X0Y10" ;
INST "infrastructure_inst/infrastructure_inst/dcm_epb_inst" LOC = "DCM_ADV_X0Y0" ;
INST "epb_clk_in" LOC = "AH18" ;
INST "adc0clk_p" LOC = "H19" ;
INST "adc1clk_p" LOC = "K17" ;
INST "dly_clk_p" LOC = "J16" ;
INST "mgt_ref_clk_bottom_n" LOC = "IPAD_X1Y22" ;
INST "mgt_ref_clk_bottom_p" LOC = "IPAD_X1Y23" ;
INST "mgt_rx_bottom_0_n<0>" LOC = "IPAD_X1Y6" ;
INST "mgt_rx_bottom_0_n<1>" LOC = "IPAD_X1Y8" ;
INST "mgt_rx_bottom_0_n<2>" LOC = "IPAD_X1Y0" ;
INST "mgt_rx_bottom_0_n<3>" LOC = "IPAD_X1Y2" ;
INST "mgt_rx_bottom_0_p<0>" LOC = "IPAD_X1Y7" ;
INST "mgt_rx_bottom_0_p<1>" LOC = "IPAD_X1Y9" ;
INST "mgt_rx_bottom_0_p<2>" LOC = "IPAD_X1Y1" ;
INST "mgt_rx_bottom_0_p<3>" LOC = "IPAD_X1Y3" ;
INST "mgt_rx_bottom_1_n<0>" LOC = "IPAD_X1Y18" ;
INST "mgt_rx_bottom_1_n<1>" LOC = "IPAD_X1Y20" ;
INST "mgt_rx_bottom_1_n<2>" LOC = "IPAD_X1Y12" ;
INST "mgt_rx_bottom_1_n<3>" LOC = "IPAD_X1Y14" ;
INST "mgt_rx_bottom_1_p<0>" LOC = "IPAD_X1Y19" ;
INST "mgt_rx_bottom_1_p<1>" LOC = "IPAD_X1Y21" ;
INST "mgt_rx_bottom_1_p<2>" LOC = "IPAD_X1Y13" ;
INST "mgt_rx_bottom_1_p<3>" LOC = "IPAD_X1Y15" ;
INST "mgt_rx_top_0_n<0>" LOC = "IPAD_X1Y36" ;
INST "mgt_rx_top_0_n<1>" LOC = "IPAD_X1Y38" ;
INST "mgt_rx_top_0_n<2>" LOC = "IPAD_X1Y30" ;
INST "mgt_rx_top_0_n<3>" LOC = "IPAD_X1Y32" ;
INST "mgt_rx_top_0_p<0>" LOC = "IPAD_X1Y37" ;
INST "mgt_rx_top_0_p<1>" LOC = "IPAD_X1Y39" ;
INST "mgt_rx_top_0_p<2>" LOC = "IPAD_X1Y31" ;
INST "mgt_rx_top_0_p<3>" LOC = "IPAD_X1Y33" ;
INST "mgt_rx_top_1_n<0>" LOC = "IPAD_X1Y48" ;
INST "mgt_rx_top_1_n<1>" LOC = "IPAD_X1Y50" ;
INST "mgt_rx_top_1_n<2>" LOC = "IPAD_X1Y42" ;
INST "mgt_rx_top_1_n<3>" LOC = "IPAD_X1Y44" ;
INST "mgt_rx_top_1_p<0>" LOC = "IPAD_X1Y49" ;
INST "mgt_rx_top_1_p<1>" LOC = "IPAD_X1Y51" ;
INST "mgt_rx_top_1_p<2>" LOC = "IPAD_X1Y43" ;
INST "mgt_rx_top_1_p<3>" LOC = "IPAD_X1Y45" ;
INST "mgt_ref_clk_top_n" LOC = "IPAD_X1Y52" ;
INST "mgt_ref_clk_top_p" LOC = "IPAD_X1Y53" ;
INST "mgt_tx_top_0_n<0>" LOC = "OPAD_X0Y20" ;
INST "mgt_tx_top_0_n<1>" LOC = "OPAD_X0Y22" ;
INST "mgt_tx_top_0_n<2>" LOC = "OPAD_X0Y16" ;
INST "mgt_tx_top_0_n<3>" LOC = "OPAD_X0Y18" ;
INST "mgt_tx_top_0_p<0>" LOC = "OPAD_X0Y21" ;
INST "mgt_tx_top_0_p<1>" LOC = "OPAD_X0Y23" ;
INST "mgt_tx_top_0_p<2>" LOC = "OPAD_X0Y17" ;
INST "mgt_tx_top_0_p<3>" LOC = "OPAD_X0Y19" ;
INST "mgt_tx_top_1_n<0>" LOC = "OPAD_X0Y28" ;
INST "mgt_tx_top_1_n<1>" LOC = "OPAD_X0Y30" ;
INST "mgt_tx_top_1_n<2>" LOC = "OPAD_X0Y24" ;
INST "mgt_tx_top_1_n<3>" LOC = "OPAD_X0Y26" ;
INST "mgt_tx_top_1_p<0>" LOC = "OPAD_X0Y29" ;
INST "mgt_tx_top_1_p<1>" LOC = "OPAD_X0Y31" ;
INST "mgt_tx_top_1_p<2>" LOC = "OPAD_X0Y25" ;
INST "mgt_tx_top_1_p<3>" LOC = "OPAD_X0Y27" ;
INST "mgt_tx_bottom_0_n<0>" LOC = "OPAD_X0Y4" ;
INST "mgt_tx_bottom_0_n<1>" LOC = "OPAD_X0Y6" ;
INST "mgt_tx_bottom_0_n<2>" LOC = "OPAD_X0Y0" ;
INST "mgt_tx_bottom_0_n<3>" LOC = "OPAD_X0Y2" ;
INST "mgt_tx_bottom_0_p<0>" LOC = "OPAD_X0Y5" ;
INST "mgt_tx_bottom_0_p<1>" LOC = "OPAD_X0Y7" ;
INST "mgt_tx_bottom_0_p<2>" LOC = "OPAD_X0Y1" ;
INST "mgt_tx_bottom_0_p<3>" LOC = "OPAD_X0Y3" ;
INST "mgt_tx_bottom_1_n<0>" LOC = "OPAD_X0Y12" ;
INST "mgt_tx_bottom_1_n<1>" LOC = "OPAD_X0Y14" ;
INST "mgt_tx_bottom_1_n<2>" LOC = "OPAD_X0Y8" ;
INST "mgt_tx_bottom_1_n<3>" LOC = "OPAD_X0Y10" ;
INST "mgt_tx_bottom_1_p<0>" LOC = "OPAD_X0Y13" ;
INST "mgt_tx_bottom_1_p<1>" LOC = "OPAD_X0Y15" ;
INST "mgt_tx_bottom_1_p<2>" LOC = "OPAD_X0Y9" ;
INST "mgt_tx_bottom_1_p<3>" LOC = "OPAD_X0Y11" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/PLL_BASE_inst_b" LOC = "PLL_ADV_X0Y5" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/PLL_BASE_inst_t" LOC = "PLL_ADV_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y0" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y5" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_2/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y4" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y3" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_1/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y2" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y7" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_3/transceiver_1/gtp_dual_i" LOC = "GTP_DUAL_X0Y6" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/transceiver_bank_0/transceiver_0/gtp_dual_i" LOC = "GTP_DUAL_X0Y1" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/ibufds_refclk_top" LOC = "BUFDS_X0Y7" ;
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/ibufds_refclk_bottom" LOC = "BUFDS_X0Y3" ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b driven by BUFGCTRL_X0Y23
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t driven by BUFGCTRL_X0Y2
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk180 driven by BUFGCTRL_X0Y30
NET "adc0_clk180" TNM_NET = "TN_adc0_clk180" ;
TIMEGRP "TN_adc0_clk180" AREA_GROUP = "CLKAG_adc0_clk180" ;
AREA_GROUP "CLKAG_adc0_clk180" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk270 driven by BUFGCTRL_X0Y29
NET "adc0_clk270" TNM_NET = "TN_adc0_clk270" ;
TIMEGRP "TN_adc0_clk270" AREA_GROUP = "CLKAG_adc0_clk270" ;
AREA_GROUP "CLKAG_adc0_clk270" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc1_clk driven by BUFGCTRL_X0Y26
NET "adc1_clk" TNM_NET = "TN_adc1_clk" ;
TIMEGRP "TN_adc1_clk" AREA_GROUP = "CLKAG_adc1_clk" ;
AREA_GROUP "CLKAG_adc1_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk90 driven by BUFGCTRL_X0Y28
NET "adc0_clk90" TNM_NET = "TN_adc0_clk90" ;
TIMEGRP "TN_adc0_clk90" AREA_GROUP = "CLKAG_adc0_clk90" ;
AREA_GROUP "CLKAG_adc0_clk90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# infrastructure_inst/dly_clk driven by BUFGCTRL_X0Y24
NET "infrastructure_inst/dly_clk" TNM_NET = "TN_infrastructure_inst/dly_clk" ;
TIMEGRP "TN_infrastructure_inst/dly_clk" AREA_GROUP = "CLKAG_infrastructure_inst/dly_clk" ;
AREA_GROUP "CLKAG_infrastructure_inst/dly_clk" RANGE =   CLOCKREGION_X1Y4, CLOCKREGION_X1Y5, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_psclk driven by BUFGCTRL_X0Y1
NET "adc0_psclk" TNM_NET = "TN_adc0_psclk" ;
TIMEGRP "TN_adc0_psclk" AREA_GROUP = "CLKAG_adc0_psclk" ;
AREA_GROUP "CLKAG_adc0_psclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg driven by BUFGCTRL_X0Y0
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y5, CLOCKREGION_X0Y6 ;

# xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg driven by BUFGCTRL_X0Y31
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" TNM_NET = "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3 ;

# roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out driven by BUFGCTRL_X0Y25
NET "roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" TNM_NET = "TN_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" ;
TIMEGRP "TN_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" AREA_GROUP = "CLKAG_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" ;
AREA_GROUP "CLKAG_roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# xaui_infrastructure_inst/mgt_clk_0 driven by BUFGCTRL_X0Y22
NET "xaui_infrastructure_inst/mgt_clk_0" TNM_NET = "TN_xaui_infrastructure_inst/mgt_clk_0" ;
TIMEGRP "TN_xaui_infrastructure_inst/mgt_clk_0" AREA_GROUP = "CLKAG_xaui_infrastructure_inst/mgt_clk_0" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/mgt_clk_0" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3 ;

# mgt_clk_1 driven by BUFGCTRL_X0Y3
NET "mgt_clk_1" TNM_NET = "TN_mgt_clk_1" ;
TIMEGRP "TN_mgt_clk_1" AREA_GROUP = "CLKAG_mgt_clk_1" ;
AREA_GROUP "CLKAG_mgt_clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# adc0_clk driven by BUFGCTRL_X0Y27
NET "adc0_clk" TNM_NET = "TN_adc0_clk" ;
TIMEGRP "TN_adc0_clk" AREA_GROUP = "CLKAG_adc0_clk" ;
AREA_GROUP "CLKAG_adc0_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 14

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     20 |      0 |      0 |      0 |      0 |      3 |     17 |      0 |      0 |      0 |      0 |      0 |   2722 |   3344 |adc0_clk
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     96 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |adc1_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    230 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      3 |     17 |      0 |      0 |      0 |      0 |      0 |   2726 |   3672 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     11 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |   1486 |   2276 |adc0_clk
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    823 |adc0_psclk
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    232 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      2 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |   1524 |   3331 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      2 |      0 |     40 |     40 |     48 |      0 |      0 |      0 |      1 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      0 |      0 |      0 |     36 |      0 |      0 |      0 |      0 |      0 |   2586 |   3230 |adc0_clk
      6 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    330 |adc0_psclk
      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     23 |mgt_clk_1
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_t_ret_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      1 |      1 |      0 |     14 |      0 |     36 |      0 |      0 |      0 |      0 |      0 |   2592 |   3583 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |   1472 |   2262 |adc0_clk
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    714 |adc0_psclk
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    311 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     34 |      0 |      0 |      2 |      0 |      0 |      9 |      0 |      0 |      0 |      0 |      0 |   1530 |   3287 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      1 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      0 |      0 |   2746 |   3361 |adc0_clk
      0 |      0 |      0 |      0 |     16 |      9 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    215 |adc0_psclk
      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |     37 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |     24 |      9 |     40 |      0 |      0 |      0 |      0 |      0 |   2755 |   3614 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      1 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |   1155 |   2050 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    355 |adc0_psclk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    267 |    806 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      2 |      0 |      0 |     14 |      0 |      0 |      0 |      0 |      0 |   1438 |   3211 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |     16 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |      0 |      0 |     42 |      0 |      0 |      0 |      0 |      0 |   2710 |   3437 |adc0_clk
      0 |      0 |      0 |      0 |     18 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |adc0_psclk
      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    138 |     43 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mgt_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     27 |      0 |      0 |      0 |     29 |      8 |     42 |      0 |      0 |      0 |      0 |      0 |   2848 |   3610 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |   1780 |   2528 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     83 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    130 |    711 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/mgt_clk_0
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_b
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      2 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |   1912 |   3322 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |     16 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |      9 |      0 |     39 |      0 |      0 |      0 |      0 |      0 |   3056 |   3467 |adc0_clk
      0 |      0 |      0 |      0 |     13 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     72 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     22 |      2 |     39 |      0 |      0 |      0 |      0 |      0 |   3058 |   3573 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |     32 |      1 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      0 |      0 |      2 |     17 |      0 |      0 |      0 |      0 |      0 |   1728 |   2505 |adc0_clk
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     54 |adc0_psclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     16 |    487 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     18 |      0 |      0 |      2 |      0 |     32 |     17 |      0 |      0 |      0 |      0 |      0 |   1750 |   3062 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      1 |      0 |     60 |     60 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     10 |      0 |     35 |      0 |      0 |      0 |      0 |      0 |   2926 |   3483 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |     25 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |mgt_clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |roachf_1024_bao_ADC_s_adc1/ctrl_clk90_out
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      0 |      0 |      0 |     10 |      0 |     35 |      0 |      0 |      0 |      0 |      0 |   2930 |   3536 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      1 |     40 |     40 |     32 |      1 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |   1780 |   2616 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |     26 |adc0_psclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    414 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     23 |      0 |      0 |      2 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |   1788 |   3092 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      2 |      0 |     40 |     40 |     48 |      0 |      0 |      0 |      1 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      1 |      0 |      0 |     14 |      0 |     45 |      0 |      0 |      0 |      0 |      0 |   2753 |   3636 |adc0_clk
      0 |      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |adc0_psclk
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |mgt_clk_1
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/refclk_b_ret_bufg
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     32 |      4 |      1 |      0 |     14 |      0 |     45 |      0 |      0 |      0 |      0 |      0 |   2753 |   3646 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 7/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |     18 |      1 |     15 |      0 |      0 |      0 |      0 |      0 |   1610 |   2608 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    114 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |adc1_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |infrastructure_inst/dly_clk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    250 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      2 |     18 |      7 |     15 |      0 |      0 |      0 |      1 |      0 |   1612 |   2977 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     80 |     80 |     48 |      0 |      0 |      0 |      2 |      0 |   3360 |   3840 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |     18 |      3 |     33 |      0 |      0 |      0 |      0 |      0 |   2328 |   3435 |adc0_clk
      0 |      0 |      0 |      0 |      0 |     16 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     15 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    116 |adc0_psclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |infrastructure_inst/dly_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |mgt_clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     25 |      0 |      0 |      0 |     18 |     39 |     33 |      0 |      0 |      0 |      1 |      0 |   2328 |   3575 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      1 |     40 |     40 |     32 |      0 |      0 |      0 |      1 |      0 |   2720 |   3520 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |   1342 |   2467 |adc0_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |adc0_clk180
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |adc0_clk270
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     96 |adc0_psclk
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    131 |mgt_clk_1
      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |xaui_infrastructure_inst/xaui_infrastructure_inst/mgt_clk_mult_2_t
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      2 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |   1342 |   2727 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 9.30  Global Clock Region Assignment (Checksum:c4ea296c) REAL time: 26 mins 50 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:c4ea296c) REAL time: 26 mins 51 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c4ea296c) REAL time: 26 mins 53 secs 

Phase 12.8  Global Placement
...................................
..........................................................................................................................
..............................................................................
Phase 12.8  Global Placement (Checksum:f55cee9f) REAL time: 40 mins 3 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:f55cee9f) REAL time: 40 mins 3 secs 

Phase 14.8  Global Placement
..
.............................................................................................................
Phase 14.8  Global Placement (Checksum:4f6cca13) REAL time: 51 mins 33 secs 

Phase 15.9  Local Placement Optimization
ERROR:Place:543 - This design does not fit into the number of slices available in this device due to the complexity of
   the design and/or constraints.

   Unplaced instances by type:

     FF    100 (0.6%)
     LUTM    100 (16.2%)

   Please evaluate the following:

   - If there are user-defined constraints or area groups:
     Please look at the "User-defined constraints" section below to determine
     what constraints might be impacting the fitting of this design.
     Evaluate if they can be moved, removed or resized to allow for fitting.
     Verify that they do not overlap or conflict with clock region restrictions.
     See the clock region reports in the MAP log file (*map) for more details
     on clock region usage.

   - If there is difficulty in placing LUTs:
     Try using the MAP LUT Combining Option (map lc area|auto|off).

   - If there is difficulty in placing FFs:
     Evaluate the number and configuration of the control sets in your design.

   The following instances are the last set of instances that failed to place:

   0. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_30_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_30_BRB2
   1. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_15_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_15_BRB2
   2. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_23_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_23_BRB2
   3. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_31_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_31_BRB2
   4. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_15_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_15_BRB2
   5. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_23_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_23_BRB2
   6. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_31_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_31_BRB2
   7. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_15_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_15_BRB2
   8. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_23_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_23_BRB2
   9. Placer RPM (size: 3)
      LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_31_BRB2
      FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_31_BRB2
   10. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_15_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_15_BRB2
   11. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_23_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_23_BRB2
   12. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_31_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_31_BRB2
   13. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_16_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_16_BRB2
   14. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_24_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_24_BRB2
   15. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_32_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_32_BRB2
   16. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_16_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_16_BRB2
   17. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_24_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_24_BRB2
   18. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_32_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_32_BRB2
   19. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_16_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_16_BRB2
   20. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_24_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_24_BRB2
   21. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_32_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_32_BRB2
   22. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_16_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_16_BRB2
   23. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_24_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_24_BRB2
   24. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_32_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_32_BRB2
   25. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_17_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_17_BRB2
   26. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_25_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_25_BRB2
   27. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_33_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_33_BRB2
   28. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_17_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_17_BRB2
   29. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_25_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_25_BRB2
   30. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_33_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_33_BRB2
   31. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_17_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_17_BRB2
   32. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_25_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_25_BRB2
   33. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_33_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_33_BRB2
   34. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_17_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_17_BRB2
   35. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_25_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_25_BRB2
   36. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_33_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_33_BRB2
   37. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_18_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_18_BRB2
   38. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_26_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_26_BRB2
   39. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_34_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_34_BRB2
   40. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_18_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_18_BRB2
   41. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_26_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_26_BRB2
   42. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_34_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_34_BRB2
   43. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_18_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_18_BRB2
   44. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_26_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_26_BRB2
   45. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_34_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_34_BRB2
   46. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_18_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_18_BRB2
   47. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_26_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_26_BRB2
   48. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_34_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_34_BRB2
   49. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_19_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_19_BRB2
   50. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_27_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_27_BRB2
   51. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_35_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_35_BRB2
   52. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_19_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_19_BRB2
   53. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_27_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_27_BRB2
   54. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_35_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_35_BRB2
   55. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_19_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_19_BRB2
   56. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_27_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_27_BRB2
   57. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_35_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_35_BRB2
   58. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_19_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_19_BRB2
   59. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_27_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_27_BRB2
   60. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_35_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_35_BRB2
   61. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_28_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_28_BRB2
   62. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_28_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_28_BRB2
   63. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_28_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_28_BRB2
   64. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_28_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_28_BRB2
   65. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_29_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch3/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_29_BRB2
   66. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_29_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch2/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_29_BRB2
   67. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_29_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch1/fft_w
   ideband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_29_BRB2
   68. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/Mshreg_pipe_16_22_0_29_BRB2
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fft2_2048ch/fft_wi
   deband_real_a6af8e8813/fft_biplex_real_4x0_d3a7903aa1/bi_real_unscr_4x_187eac0f05/mux1/pipe_16_22_0_29_BRB2
   69. Placer RPM (size: 3)
       LUTM roachf_1024_bao_ip_base/roachf_1024_bao_ip_base/Mshreg_register_readyRR
       FF roachf_1024_bao_ip_base/roachf_1024_bao_ip_base/register_readyRR
   70. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   71. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   72. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   73. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   74. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   75. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   76. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   77. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir3/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   78. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   79. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   80. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   81. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   82. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   83. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   84. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   85. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir2/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   86. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   87. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   88. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   89. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   90. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   91. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   92. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom3/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   93. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir1/pfb_fir_real_
   aa6b975fdf/pol1_in1_first_tap_10d51430b4/pfb_coeff_gen_e515210970/rom1/latency_test.reg/partial_one.last_srl17e/reg_a
   rray[16].fde_used.u2
   94. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
   95. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in4_first_tap_3b6be8bfd7/pfb_coeff_gen_0656d44fd1/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
   96. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
   97. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in3_first_tap_37584fa2d3/pfb_coeff_gen_fd7b1ea43c/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
   98. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom3/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
   99. Placer RPM (size: 3)
       LUTM
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].srl16_used.u1
       FF
   roachf_1024_bao_XSG_core_config/roachf_1024_bao_XSG_core_config/roachf_1024_bao_x0/pfbs_5b3a77ef5c/fir/pfb_fir_real_a
   a6b975fdf/pol1_in2_first_tap_fe710c8572/pfb_coeff_gen_9b5460c6ae/rom1/latency_test.reg/partial_one.last_srl17e/reg_ar
   ray[16].fde_used.u2
ERROR:Place:120 - There were not enough sites to place all selected components.
   Some of these failures can be circumvented by using an alternate algorithm (though it may take longer run time). If
   you would like to enable this algorithm please set the environment variable XIL_PAR_ENABLE_LEGALIZER to 1 and try
   again 


Phase 15.9  Local Placement Optimization (Checksum:8d1f658e) REAL time: 54 mins 42 secs 

Total REAL time to Placer completion: 54 mins 44 secs 
Total CPU  time to Placer completion: 54 mins 40 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :  89
