{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling /workspace/Main.sc"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Checking https://repo1.maven.org/maven2/edu/berkeley/cs/chisel3_2.12/maven-metadata.xml\n",
      "Checked https://repo1.maven.org/maven2/edu/berkeley/cs/chisel3_2.12/maven-metadata.xml\n",
      "Checking https://repo1.maven.org/maven2/edu/berkeley/cs/chisel-iotesters_2.12/maven-metadata.xml\n",
      "Checked https://repo1.maven.org/maven2/edu/berkeley/cs/chisel-iotesters_2.12/maven-metadata.xml\n",
      "Checking https://repo1.maven.org/maven2/edu/berkeley/cs/chiseltest_2.12/maven-metadata.xml\n",
      "Checked https://repo1.maven.org/maven2/edu/berkeley/cs/chiseltest_2.12/maven-metadata.xml\n",
      "Checking https://repo1.maven.org/maven2/edu/berkeley/cs/dsptools_2.12/maven-metadata.xml\n",
      "Checked https://repo1.maven.org/maven2/edu/berkeley/cs/dsptools_2.12/maven-metadata.xml\n",
      "Checking https://repo1.maven.org/maven2/edu/berkeley/cs/firrtl-diagrammer_2.12/maven-metadata.xml\n",
      "Checked https://repo1.maven.org/maven2/edu/berkeley/cs/firrtl-diagrammer_2.12/maven-metadata.xml\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling /workspace/Main.sc #2"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"/chisel-bootcamp/source/load-ivy.sc\"\u001b[39m"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = \"/chisel-bootcamp\" + \"/source/load-ivy.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.tester._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.tester.RawTester.test\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.PriorityEncoder\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.experimental.ChiselEnum\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.experimental.loadMemoryFromFileInline\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.math\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.io.Source\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.tester._\n",
    "import chisel3.tester.RawTester.test\n",
    "\n",
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    "import chisel3.util.PriorityEncoder\n",
    "import chisel3.experimental.ChiselEnum\n",
    "import chisel3.util.experimental.loadMemoryFromFileInline\n",
    "\n",
    "import scala.math\n",
    "import scala.io.Source"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## Header"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36minput_t\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36moutput_t\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class input_t extends Bundle {\n",
    "    val empty = UInt(32.W)\n",
    "    val data = UInt(256.W)\n",
    "}\n",
    "class output_t extends Bundle {\n",
    "    val empty = UInt(12.W)\n",
    "    val data = UInt(96.W)\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## Gorilla"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.collection.mutable.ArrayBuffer\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.collection.mutable.HashMap\u001b[39m"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "import scala.collection.mutable.ArrayBuffer\n",
    "import scala.collection.mutable.HashMap"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mobject\u001b[39m \u001b[36mcompilerControl\u001b[39m"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "object compilerControl {\n",
    "  val pcEnable = true\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.collection.mutable.HashMap\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.collection.mutable.ArrayBuffer\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.collection.immutable.ListMap\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDynamicBundle\u001b[39m\n",
       "defined \u001b[32mobject\u001b[39m \u001b[36mDynamicBundle\u001b[39m\n",
       "defined \u001b[32mobject\u001b[39m \u001b[36mgArbiterCtrl\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgioArbiter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgioDistributor\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRREncode\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRRArbiter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRRDistributor\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgTaggedRRArbiter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgTaggedDistributor\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgFIFOIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgFIFOIOND\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgInOutBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRWInOutBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgOffBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgOffBundleND\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgInOutOffBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRWInOutOffBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgMemBundle\u001b[39m\n",
       "defined \u001b[32mtrait\u001b[39m \u001b[36minclude\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgComponentBase\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mPcBundle\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgComponentLeaf\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRWComponentLeaf\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRWComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgComponentGenBase\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgComponentGen\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgRWComponentGen\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgChainedComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgOffloadedComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgOffloadedRWComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mdistributorComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRRDistributorComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mdistributorEngine\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36maggregatorComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRRAggregatorComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36maggregatorEngine\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mpDistributor\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mgReplicatedComponent\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mPcElement\u001b[39m\n",
       "defined \u001b[32mobject\u001b[39m \u001b[36mPcounters\u001b[39m\n",
       "defined \u001b[32mtrait\u001b[39m \u001b[36mTagTrait\u001b[39m\n",
       "defined \u001b[32mtrait\u001b[39m \u001b[36mMemTrait\u001b[39m\n",
       "defined \u001b[32mtrait\u001b[39m \u001b[36mGorillaUtil\u001b[39m"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "import scala.collection.mutable.HashMap\n",
    "import scala.collection.mutable.ArrayBuffer\n",
    "import scala.collection.immutable.ListMap\n",
    "import scala.util._\n",
    "\n",
    "class DynamicBundle extends Bundle {\n",
    "  private var _data = ArrayBuffer[(String, Data)]()\n",
    "\n",
    "  private def modifyField(obj: AnyRef, name: String, value: Any) {\n",
    "    def impl(clazz: Class[_] ) {\n",
    "      Try(clazz.getDeclaredField(name)).toOption match {\n",
    "        case Some(field) =>\n",
    "          field.setAccessible(true)\n",
    "          clazz.getMethod(name).invoke(obj) // force init\n",
    "          field.set(obj, value)\n",
    "        case None =>\n",
    "          if (clazz.getSuperclass != null) {\n",
    "            impl(clazz.getSuperclass)\n",
    "          }\n",
    "      }\n",
    "    }\n",
    "    impl(obj.getClass)\n",
    "  }\n",
    "\n",
    "  override def cloneType = DynamicBundle(_data).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "object DynamicBundle {\n",
    "  def apply(data: ArrayBuffer[(String, Data)] = ArrayBuffer()): DynamicBundle = {\n",
    "    val dynamicBundle = new DynamicBundle\n",
    "    dynamicBundle._data = data\n",
    "    val new_elements = dynamicBundle.elements ++ data.foldLeft(ListMap[String, Data]())((a, b) => a + (b._1 -> b._2))\n",
    "    dynamicBundle.modifyField(dynamicBundle, \"elements\", new_elements)\n",
    "    dynamicBundle\n",
    "  }\n",
    "}\n",
    "\n",
    "object gArbiterCtrl {\n",
    "  def apply(request: Seq[Bool]): Seq[Bool] = request.length match {\n",
    "    case 0 => Seq()\n",
    "    case 1 => Seq(true.B)\n",
    "    case _ => true.B +: request.tail.init.scanLeft(request.head)(_ || _).map(!_)\n",
    "  }\n",
    "}\n",
    "\n",
    "class gioArbiter[T <: Data](n: Int, data: => T) extends Bundle {\n",
    "  val out = new gFIFOIO(data)\n",
    "  val in = Flipped(Vec(n, new gFIFOIO(data)))\n",
    "  val chosen = Output(UInt((log2Up(n)).W))\n",
    "}\n",
    "\n",
    "class gioDistributor[T <: Data](n: Int, data: => T) extends Bundle {\n",
    "  val out = Vec(n, new gFIFOIO(data))\n",
    "  val in = Flipped(new gFIFOIO(data))\n",
    "  val chosen = Output(UInt((log2Up(n)).W))\n",
    "}\n",
    "\n",
    "class RREncode(n: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val valid = Input(Vec(n, Bool()))\n",
    "    val chosen = Output(UInt((log2Up(n+1)).W))\n",
    "    val ready = Input(Bool())\n",
    "  })\n",
    "\n",
    "  val last_grant = RegInit((0).U((log2Up(n)).W))\n",
    "  val g = gArbiterCtrl((0 until n).map(i => io.valid(i) && (i).U > last_grant) ++ io.valid)\n",
    "  val grant = (0 until n).map(i => g(i) && (i).U > last_grant || g(i+n))\n",
    "\n",
    "  var choose = (n).U\n",
    "  for (i <- n-1 to 0 by -1)\n",
    "    choose = Mux(io.valid(i), (i).U, choose)\n",
    "  for (i <- n-1 to 1 by -1)\n",
    "    choose = Mux(io.valid(i) && (i).U > last_grant, (i).U, choose)\n",
    "  val outValid = io.valid.foldLeft(false.B)( _ || _)\n",
    "  when (outValid && io.ready) {\n",
    "    last_grant := choose\n",
    "  }\n",
    "  io.chosen := choose\n",
    "}\n",
    "\n",
    "class gRRArbiter[T <: Data](n: Int, data: => T) extends Module with TagTrait {\n",
    "  val io = IO(new gioArbiter(n, data))\n",
    "\n",
    "  val last_grant = RegInit((0).U((log2Up(n)).W))\n",
    "  val g = gArbiterCtrl((0 until n).map(i => io.in(i).valid && (i).U > last_grant) ++ io.in.map(_.valid))\n",
    "  val grant = (0 until n).map(i => g(i) && (i).U > last_grant || g(i+n))\n",
    "  (0 until n).map(i => io.in(i).ready := grant(i) && io.out.ready)\n",
    "\n",
    "  var choose = (n-1).U\n",
    "  for (i <- n-2 to 0 by -1)\n",
    "    choose = Mux(io.in(i).valid, (i).U, choose)\n",
    "  for (i <- n-1 to 1 by -1)\n",
    "    choose = Mux(io.in(i).valid && (i).U > last_grant, (i).U, choose)\n",
    "  when (io.out.valid && io.out.ready) {\n",
    "    last_grant := choose\n",
    "  }\n",
    "\n",
    "  val dvec = Vec(n, data)\n",
    "  val tvec = Vec(n, UInt((TAGWIDTH).W))\n",
    "  (0 until n).map(i => dvec(i) := io.in(i).bits )\n",
    "  (0 until n).map(i => tvec(i) := io.in(i).tag )\n",
    "\n",
    "  io.out.valid := io.in.map(_.valid).foldLeft(false.B)( _ || _)\n",
    "  io.out.bits := dvec(choose)\n",
    "  io.out.tag := tvec(choose)\n",
    "  io.chosen := choose\n",
    "}\n",
    "\n",
    "class gRRDistributor[T <: Data](n: Int, data: => T) extends Module {\n",
    "  val io = IO(new gioDistributor(n, data))\n",
    "\n",
    "  val last_grant = RegInit((0).U((log2Up(n)).W))\n",
    "  val g = gArbiterCtrl((0 until n).map(i => io.out(i).ready && (i).U > last_grant) ++ io.out.map(_.ready))\n",
    "  val grant = (0 until n).map(i => g(i) && (i).U > last_grant || g(i+n))\n",
    "  (0 until n).map(i => io.out(i).valid := grant(i) && io.in.valid)\n",
    "  //name_it()\n",
    "  var choose = (n-1).U\n",
    "  for (i <- n-2 to 0 by -1)\n",
    "    choose = Mux(io.out(i).ready, (i).U, choose)\n",
    "  for (i <- n-1 to 1 by -1)\n",
    "    choose = Mux(io.out(i).ready && (i).U > last_grant, (i).U, choose)\n",
    "  when (io.in.valid && io.in.ready) {\n",
    "    last_grant := choose\n",
    "  }\n",
    "\n",
    "  (0 until n).map(i => io.out(i).bits := io.in.bits)\n",
    "  (0 until n).map(i => io.out(i).tag := io.in.tag)\n",
    "  io.in.ready := io.out.map(_.ready).foldLeft(false.B)( _ || _)\n",
    "  io.chosen := choose\n",
    "}\n",
    "\n",
    "class gTaggedRRArbiter[T <: Data](n: Int, data: => T) extends Module with TagTrait {\n",
    "  val io = IO(new gioArbiter(n, data))\n",
    "\n",
    "  val last_grant = RegInit((0).U((log2Up(n)).W))\n",
    "  val g = gArbiterCtrl((0 until n).map(i => io.in(i).valid && (i).U > last_grant) ++ io.in.map(_.valid))\n",
    "  val grant = (0 until n).map(i => g(i) && (i).U > last_grant || g(i+n))\n",
    "  (0 until n).map(i => io.in(i).ready := grant(i) && io.out.ready)\n",
    "\n",
    "  var choose = (n-1).U\n",
    "  for (i <- n-2 to 0 by -1)\n",
    "    choose = Mux(io.in(i).valid, (i).U, choose)\n",
    "  for (i <- n-1 to 1 by -1)\n",
    "    choose = Mux(io.in(i).valid && (i).U > last_grant, (i).U, choose)\n",
    "  when (io.out.valid && io.out.ready) {\n",
    "    last_grant := choose\n",
    "  }\n",
    "\n",
    "  val dvec = Vec(n, data)\n",
    "  val tvec = Vec(n, UInt((TAGWIDTH).W))\n",
    "  (0 until n).map(i => dvec(i) := io.in(i).bits )\n",
    "  (0 until n).map(i => tvec(i) := io.in(i).tag )\n",
    "\n",
    "  io.out.valid := io.in.map(_.valid).foldLeft(false.B)( _ || _)\n",
    "  io.out.bits := dvec(choose)\n",
    "  io.out.tag := (choose << (TAGWIDTH).U) | tagLower(tvec(choose))\n",
    "  io.chosen := choose\n",
    "}\n",
    "\n",
    "class gTaggedDistributor[T <: Data](n: Int, data: => T) extends Module with TagTrait {\n",
    "  val io = IO(new gioDistributor(n, data))\n",
    "\n",
    "  (0 until n).map(i => io.out(i).bits := io.in.bits)\n",
    "  (0 until n).map(i => io.out(i).tag := tagLower(io.in.tag))\n",
    "  (0 until n).map(i => io.out(i).valid := io.in.valid && ((i).U((TAGWIDTH).W) === tagUpper(io.in.tag)))\n",
    "  io.in.ready := io.in.valid && io.out(tagUpper(io.in.tag)).ready\n",
    "  io.chosen := tagUpper(io.in.tag)\n",
    "}\n",
    "\n",
    "class gFIFOIO[T <: Data](data: => T) extends Bundle with TagTrait {\n",
    "  val ready = Input(Bool())\n",
    "  val valid = Output(Bool())\n",
    "  val last = Output(Bool())\n",
    "  val bits = Output(data)\n",
    "  val tag = Output(UInt((TAGWIDTH*2).W))\n",
    "\n",
    "  def fire(dummy: Int = 0) = ready && valid\n",
    "\n",
    "  override def cloneType = (new gFIFOIO(data)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gFIFOIOND[T <: Data](data: => T) extends Bundle with TagTrait {\n",
    "  val ready = Wire(Bool())\n",
    "  val valid = Wire(Bool())\n",
    "  val bits = Wire(data)\n",
    "  val tag = Wire(UInt((TAGWIDTH*2).W))\n",
    "\n",
    "  def fire(dummy: Int = 0) = ready && valid\n",
    "\n",
    "  override def cloneType = (new gFIFOIOND(data)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gInOutBundle[inT <: Data, outT <: Data](\n",
    "  inData: => inT, outData: => outT\n",
    ") extends Bundle {\n",
    "  val in = Flipped(new gFIFOIO(inData))\n",
    "  val out = new gFIFOIO(outData)\n",
    "  val pcIn = Flipped(Valid(new PcBundle))\n",
    "  val pcOut = Valid(new PcBundle)\n",
    "\n",
    "  override def cloneType = (new gInOutBundle(inData, outData)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gRWInOutBundle[inReadT <: Data, inWriteT <: Data, outReadT <: Data, outWriteT <: Data](\n",
    "  inReadData: => inReadT, inWriteData: => inWriteT, outReadData: => outReadT, outWriteData: => outWriteT\n",
    ") extends Bundle {\n",
    "  val read = new Bundle {\n",
    "    val in = Flipped(new gFIFOIO(inReadData))\n",
    "    val out = new gFIFOIO(outReadData)\n",
    "  }\n",
    "  val write = new Bundle {\n",
    "    val in = Flipped(new gFIFOIO(inWriteData))\n",
    "    val out = new gFIFOIO(outWriteData)\n",
    "  }\n",
    "  val pcIn = Flipped(Valid(new PcBundle))\n",
    "  val pcOut = Valid(new PcBundle)\n",
    "\n",
    "  override def cloneType = (new gRWInOutBundle(inReadData, inWriteData, outReadData, outWriteData)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gOffBundle[inT <: Data, outT <: Data](reqData: => inT, repData: => outT) extends Bundle {\n",
    "  val req = new gFIFOIO(reqData)\n",
    "  val rep = Flipped(new gFIFOIO(repData))\n",
    "\n",
    "  override def cloneType = (new gOffBundle(reqData, repData)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gOffBundleND[inT <: Data, outT <: Data](reqData: => inT, repData: => outT) extends Bundle {\n",
    "  val req = new gFIFOIOND(reqData)\n",
    "  val rep = new gFIFOIOND(repData)\n",
    "\n",
    "  override def cloneType = (new gOffBundleND(reqData, repData)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gInOutOffBundle[inT <: Data, outT <: Data](\n",
    "  inData: => inT, outData: => outT,\n",
    "  offBundle: => DynamicBundle = DynamicBundle()\n",
    ")\n",
    "  extends gInOutBundle(inData, outData)\n",
    "{\n",
    "  val off = offBundle\n",
    "  val mem = new gMemBundle\n",
    "\n",
    "  override def cloneType = (new gInOutOffBundle(inData, outData, offBundle)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gRWInOutOffBundle[inReadT <: Data, inWriteT <: Data, outReadT <: Data, outWriteT <: Data](\n",
    "  inReadData: => inReadT, inWriteData: => inWriteT, outReadData: => outReadT, outWriteData: => outWriteT,\n",
    "  offBundle: => DynamicBundle = DynamicBundle()\n",
    ")\n",
    "  extends gRWInOutBundle(inReadData, inWriteData, outReadData, outWriteData)\n",
    "{\n",
    "  val off = offBundle\n",
    "\n",
    "  override def cloneType = (new gRWInOutOffBundle(inReadData, inWriteData, outReadData, outWriteData, offBundle)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class gMemBundle extends Bundle with MemTrait {\n",
    "  val mem_addr      = Output(UInt(ADDR_WIDTH.W))\n",
    "  val read          = Output(Bool())\n",
    "  val write         = Output(Bool())\n",
    "  val writedata     = Output(UInt(DATA_WIDTH.W))\n",
    "  val byteenable    = Output(UInt((DATA_WIDTH/8).W))\n",
    "  val waitrequest   = Input(Bool())\n",
    "  val readdatavalid = Input(Bool())\n",
    "  val readdata      = Input(UInt(DATA_WIDTH.W))\n",
    "}\n",
    "\n",
    "trait include extends GorillaUtil {\n",
    "  val dummy = 0\n",
    "}\n",
    "\n",
    "abstract class gComponentBase()\n",
    "//abstract class gComponentBase[inT <: Data, outT <: Data](inData: => inT, outData: => outT)\n",
    "  extends Module with include\n",
    "{\n",
    "  //val io = IO(new gInOutBundle(inData, outData))\n",
    "\n",
    "  def cloneType: this.type\n",
    "  //override def cloneType = (new gComponentBase(inData, outData)).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "class PcBundle extends Bundle {\n",
    "  val request = Output(Bool())\n",
    "  val moduleId = Output(UInt((16).W))\n",
    "  val portId = Output(UInt((8).W))\n",
    "  val pcValue = Output(UInt((Pcounters.PCWIDTH).W))\n",
    "  val pcType = Output(UInt((4).W))\n",
    "}\n",
    "\n",
    "class gComponentLeaf[inT <: Data, outT <: Data](\n",
    "  inData: => inT, outData: => outT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)], extCompName: String = \"\"\n",
    ") extends gComponent(inData, outData, offloadData, extCompName)\n",
    "{\n",
    "  override def cloneType = (new gComponentLeaf(inData, outData, offloadData, extCompName)).asInstanceOf[this.type]\n",
    "\n",
    "  if (compilerControl.pcEnable) {\n",
    "    val pcOutValid = RegInit(false.B)\n",
    "    val pcOutRequest = RegInit(true.B)\n",
    "    val pcOutModuleId = RegInit((0).U((16).W))\n",
    "    val pcOutPortId = RegInit((0).U((8).W))\n",
    "    val pcOutPcValue = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "    val pcOutPcType = RegInit((0).U((4).W))\n",
    "    when (io.pcIn.valid && io.pcIn.bits.moduleId === (moduleId).U((16).W) && io.pcIn.bits.request) {\n",
    "      pcOutValid := true.B\n",
    "      pcOutPcValue := pcMuxed\n",
    "      pcOutRequest := false.B\n",
    "      pcOutPcType := io.pcIn.bits.pcType\n",
    "      pcOutModuleId := io.pcIn.bits.moduleId\n",
    "      pcOutPortId := io.pcIn.bits.portId\n",
    "    }\n",
    "    .otherwise {\n",
    "      pcOutValid := io.pcIn.valid\n",
    "      pcOutPcValue := io.pcIn.bits.pcValue\n",
    "      pcOutRequest := io.pcIn.bits.request\n",
    "      pcOutPcType := io.pcIn.bits.pcType\n",
    "      pcOutModuleId := io.pcIn.bits.moduleId\n",
    "      pcOutPortId := io.pcIn.bits.portId\n",
    "    }\n",
    "    io.pcOut.valid := pcOutValid\n",
    "    io.pcOut.bits.request := pcOutRequest\n",
    "    io.pcOut.bits.moduleId := pcOutModuleId\n",
    "    io.pcOut.bits.portId := pcOutPortId\n",
    "    io.pcOut.bits.pcValue := pcOutPcValue //mypcMuxed //inPCBackPressure //pcOutPcValue\n",
    "    io.pcOut.bits.pcType := pcOutPcType\n",
    "  }\n",
    "}\n",
    "\n",
    "class gRWComponentLeaf[inReadT <: Data, inWriteT <: Data, outReadT <: Data, outWriteT <: Data](\n",
    "  inReadData: => inReadT, inWriteData: => inWriteT, outReadData: => outReadT, outWriteData: => outWriteT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)], extCompName: String = \"\"\n",
    ") extends gRWComponent(inReadData, inWriteData, outReadData, outWriteData, offloadData, extCompName)\n",
    "{\n",
    "  override def cloneType = (new gRWComponentLeaf(inReadData, inWriteData, outReadData, outWriteData, offloadData, extCompName)).asInstanceOf[this.type]\n",
    "\n",
    "  if (compilerControl.pcEnable) {\n",
    "    val pcOutValid = RegInit(false.B)\n",
    "    val pcOutRequest = RegInit(true.B)\n",
    "    val pcOutModuleId = RegInit((0).U((16).W))\n",
    "    val pcOutPortId = RegInit((0).U((8).W))\n",
    "    val pcOutPcValue = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "    val pcOutPcType = RegInit((0).U((4).W))\n",
    "    when (io.pcIn.valid && io.pcIn.bits.moduleId === (moduleId).U((16).W) && io.pcIn.bits.request) {\n",
    "      pcOutValid := true.B\n",
    "      pcOutPcValue := pcMuxed\n",
    "      pcOutRequest := false.B\n",
    "      pcOutPcType := io.pcIn.bits.pcType\n",
    "      pcOutModuleId := io.pcIn.bits.moduleId\n",
    "      pcOutPortId := io.pcIn.bits.portId\n",
    "    }\n",
    "    .otherwise {\n",
    "      pcOutValid := io.pcIn.valid\n",
    "      pcOutPcValue := io.pcIn.bits.pcValue\n",
    "      pcOutRequest := io.pcIn.bits.request\n",
    "      pcOutPcType := io.pcIn.bits.pcType\n",
    "      pcOutModuleId := io.pcIn.bits.moduleId\n",
    "      pcOutPortId := io.pcIn.bits.portId\n",
    "    }\n",
    "    io.pcOut.valid := pcOutValid\n",
    "    io.pcOut.bits.request := pcOutRequest\n",
    "    io.pcOut.bits.moduleId := pcOutModuleId\n",
    "    io.pcOut.bits.portId := pcOutPortId\n",
    "    io.pcOut.bits.pcValue := pcOutPcValue\n",
    "    io.pcOut.bits.pcType := pcOutPcType\n",
    "  }\n",
    "}\n",
    "\n",
    "class gComponent[inT <: Data, outT <: Data](\n",
    "  inData: => inT, outData: => outT, offloadData: ArrayBuffer[(String, Data, Data)], extCompName: String = \"\"\n",
    ") extends gComponentBase()\n",
    "{\n",
    "  override def cloneType = (new gComponent(inData, outData, offloadData, extCompName)).asInstanceOf[this.type]\n",
    "\n",
    "  val offBundle = DynamicBundle(offloadData.map((d) => (d._1, { val dBundle = new gOffBundle(d._2, d._3); dBundle.suggestName(d._1); dBundle})))\n",
    "  //offBundle.suggestName(\"off\")\n",
    "  val io = IO(new gInOutOffBundle(inData, outData, offBundle))\n",
    "\n",
    "  //name_it()\n",
    "  if (extCompName != \"\") {\n",
    "    suggestName(extCompName + \"__class__\" + this.getClass.getSimpleName)\n",
    "  }\n",
    "  println(\"In module \" + toNamed + \", num of offload ports \" + offloadData.size)\n",
    "\n",
    "  //val nullOff = Wire(new Bundle{ val nullOff = new gOffBundle(UInt(32.W), UInt(32.W)) })\n",
    "  //val nullOffOff = Wire(new gOffBundle(UInt(32.W), UInt(32.W)))\n",
    "  //def ioOff = io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def ioOff = io.elements(\"off\").asInstanceOf[Bundle]\n",
    "\n",
    "  val moduleId = Pcounters.registerModule(toNamed.toString)\n",
    "  var pcMuxed = (0).U((Pcounters.PCWIDTH).W)\n",
    "  val offloadRateArray =\n",
    "    if (offloadData.size == 0)\n",
    "      RegInit(VecInit(Seq.fill(1)((0).U((Pcounters.PCWIDTH).W))))\n",
    "    else\n",
    "      RegInit(VecInit(Seq.fill(offloadData.size)((0).U((Pcounters.PCWIDTH).W))))\n",
    "  val pcPaused = RegInit(false.B)\n",
    "  val engineUtilization = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "  val inTokens = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "  val outTokens = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "\n",
    "  if (compilerControl.pcEnable) {\n",
    "    //offloadData.foreach(x => println(\"Port name is \" + x._1))\n",
    "    val offPCBackPressure =\n",
    "      if (offloadData.size == 0)\n",
    "        RegInit(VecInit(Seq.fill(1)((0).U((Pcounters.PCWIDTH).W))))\n",
    "      else\n",
    "        RegInit(VecInit(Seq.fill(offloadData.size)((0).U((Pcounters.PCWIDTH).W))))\n",
    "\n",
    "    //println(\"Module name is \" + toNamed.toString)\n",
    "    var portId = 1 //leave zero for broadcast\n",
    "    val inPCBackPressure = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "    val outPCBackPressure = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "\n",
    "    val IsPcReset = io.pcIn.valid && io.pcIn.bits.request && io.pcIn.bits.pcType === Pcounters.pcReset\n",
    "    when (IsPcReset) {\n",
    "      pcPaused := false.B\n",
    "    }\n",
    "    when (io.pcIn.valid && io.pcIn.bits.request && io.pcIn.bits.pcType === Pcounters.pcPause) {\n",
    "      pcPaused := !pcPaused\n",
    "    }\n",
    "    //Input back pressure pc\n",
    "    Pcounters.registerPC(\"in\", Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "    when (IsPcReset) {\n",
    "      inPCBackPressure := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.in.valid && !io.in.ready && !pcPaused) {\n",
    "      inPCBackPressure := inPCBackPressure + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcMuxed = Mux(io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) &&\n",
    "    io.pcIn.bits.pcType === Pcounters.backPressure, inPCBackPressure, pcMuxed)\n",
    "\n",
    "    //Output back pressure pc\n",
    "    portId = portId + 1\n",
    "    Pcounters.registerPC(\"out\", Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "    when (IsPcReset) {\n",
    "      engineUtilization := (0).U((Pcounters.PCWIDTH).W)\n",
    "      outPCBackPressure := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.out.valid && !io.out.ready && !pcPaused) {\n",
    "      outPCBackPressure := outPCBackPressure + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    when (IsPcReset) {\n",
    "      inTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.in.valid && io.in.ready && !pcPaused) {\n",
    "      inTokens := inTokens + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    when (IsPcReset) {\n",
    "      outTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.out.valid && io.out.ready && !pcPaused) {\n",
    "      outTokens := outTokens + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcMuxed = Mux(io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) &&\n",
    "    io.pcIn.bits.pcType === Pcounters.backPressure, outPCBackPressure, pcMuxed)\n",
    "    portId = portId + 1\n",
    "\n",
    "    //Offload backpressure/rate pcs\n",
    "    for ((n, i) <- ioOff.elements) {\n",
    "      Pcounters.registerPC(n, Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "      when (IsPcReset) {\n",
    "        offloadRateArray(portId-3) := (0).U((Pcounters.PCWIDTH).W)\n",
    "        offPCBackPressure(portId-3) := (0).U((Pcounters.PCWIDTH).W)\n",
    "      }\n",
    "      .elsewhen (\n",
    "        i.asInstanceOf[gOffBundle[Data, Data]].req.valid &&\n",
    "        !i.asInstanceOf[gOffBundle[Data, Data]].req.ready && !pcPaused)\n",
    "      {\n",
    "        offPCBackPressure(portId-3) := offPCBackPressure(portId-3) + (1).U((Pcounters.PCWIDTH).W)\n",
    "      }\n",
    "      //Mux the pcounter based on the index\n",
    "      pcMuxed = Mux(\n",
    "        io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) && io.pcIn.bits.pcType === Pcounters.backPressure,\n",
    "        offPCBackPressure(portId-3),\n",
    "        pcMuxed\n",
    "      )\n",
    "      portId = portId + 1\n",
    "    }\n",
    "    Pcounters.registerPC(\"offloadRate\", Pcounters.offloadRate, moduleId.asInstanceOf[Int], 0)\n",
    "    val offloadRate = offloadRateArray.reduceLeft((x,y) => Mux(x>y, x, y))\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.offloadRate, offloadRate, pcMuxed)\n",
    "    Pcounters.registerPC(\"engineUtilization\", Pcounters.engineUtilization, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.engineUtilization, engineUtilization, pcMuxed)\n",
    "    Pcounters.registerPC(\"inTokens\", Pcounters.inTokens, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.inTokens, inTokens, pcMuxed)\n",
    "    Pcounters.registerPC(\"outTokens\", Pcounters.outTokens, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.outTokens, outTokens, pcMuxed)\n",
    "  }\n",
    "  else {\n",
    "    for (i <- 0 until offloadData.size) {\n",
    "      offloadRateArray(i) := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcPaused := false.B\n",
    "    engineUtilization := (0).U((Pcounters.PCWIDTH).W)\n",
    "    inTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    outTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "  }\n",
    "}\n",
    "\n",
    "class gRWComponent[inReadT <: Data, inWriteT <: Data, outReadT <: Data, outWriteT <: Data](\n",
    "  inReadData: => inReadT, inWriteData: => inWriteT, outReadData: => outReadT, outWriteData: => outWriteT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)], extCompName: String = \"\"\n",
    ") extends gComponentBase()\n",
    "{\n",
    "  override def cloneType = (new gRWComponent(inReadData, inWriteData, outReadData, outWriteData, offloadData, extCompName)).asInstanceOf[this.type]\n",
    "\n",
    "  val offBundle = DynamicBundle(offloadData.map((d) => (d._1, { val dBundle = new gOffBundle(d._2, d._3); dBundle.suggestName(d._1); dBundle})))\n",
    "  val io = IO(new gRWInOutOffBundle(inReadData, inWriteData, outReadData, outWriteData, offBundle))\n",
    "\n",
    "  if (extCompName != \"\") {\n",
    "    suggestName(extCompName + \"__class__\" + this.getClass.getSimpleName)\n",
    "  }\n",
    "  println(\"In module \" + toNamed + \", num of offload ports \" + offloadData.size)\n",
    "\n",
    "  def ioOff = io.elements(\"off\").asInstanceOf[Bundle]\n",
    "\n",
    "  val moduleId = Pcounters.registerModule(toNamed.toString)\n",
    "  var pcMuxed = (0).U((Pcounters.PCWIDTH).W)\n",
    "  val offloadRateArray =\n",
    "    if (offloadData.size == 0)\n",
    "      RegInit(VecInit(Seq.fill(1)((0).U((Pcounters.PCWIDTH).W))))\n",
    "    else\n",
    "      RegInit(VecInit(Seq.fill(offloadData.size)((0).U((Pcounters.PCWIDTH).W))))\n",
    "  val pcPaused = RegInit(false.B)\n",
    "  val engineUtilization = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "  val inTokens = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "  val outTokens = RegInit(0.U((Pcounters.PCWIDTH).W))\n",
    "\n",
    "  if (compilerControl.pcEnable) {\n",
    "    val offPCBackPressure =\n",
    "      if (offloadData.size == 0)\n",
    "        RegInit(VecInit(Seq.fill(1)((0).U((Pcounters.PCWIDTH).W))))\n",
    "      else\n",
    "        RegInit(VecInit(Seq.fill(offloadData.size)((0).U((Pcounters.PCWIDTH).W))))\n",
    "\n",
    "    var portId = 1 //leave zero for broadcast\n",
    "    val inPCBackPressure = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "    val outPCBackPressure = RegInit((0).U((Pcounters.PCWIDTH).W))\n",
    "\n",
    "    val IsPcReset = io.pcIn.valid && io.pcIn.bits.request && io.pcIn.bits.pcType === Pcounters.pcReset\n",
    "    when (IsPcReset) {\n",
    "      pcPaused := false.B\n",
    "    }\n",
    "    when (io.pcIn.valid && io.pcIn.bits.request && io.pcIn.bits.pcType === Pcounters.pcPause) {\n",
    "      pcPaused := !pcPaused\n",
    "    }\n",
    "    //Input back pressure pc\n",
    "    Pcounters.registerPC(\"in\", Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "    when (IsPcReset) {\n",
    "      inPCBackPressure := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.read.in.valid && !io.read.in.ready && io.write.in.valid && !io.write.in.ready && !pcPaused) {\n",
    "      inPCBackPressure := inPCBackPressure + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcMuxed = Mux(io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) &&\n",
    "    io.pcIn.bits.pcType === Pcounters.backPressure, inPCBackPressure, pcMuxed)\n",
    "\n",
    "    //Output back pressure pc\n",
    "    portId = portId + 1\n",
    "    Pcounters.registerPC(\"out\", Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "    when (IsPcReset) {\n",
    "      engineUtilization := (0).U((Pcounters.PCWIDTH).W)\n",
    "      outPCBackPressure := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.read.out.valid && !io.read.out.ready && io.write.out.valid && !io.write.out.ready && !pcPaused) {\n",
    "      outPCBackPressure := outPCBackPressure + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    when (IsPcReset) {\n",
    "      inTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.read.in.valid && io.read.in.ready && io.write.in.valid && io.write.in.ready && !pcPaused) {\n",
    "      inTokens := inTokens + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    when (IsPcReset) {\n",
    "      outTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    .elsewhen (io.read.out.valid && io.read.out.ready && io.write.out.valid && io.write.out.ready && !pcPaused) {\n",
    "      outTokens := outTokens + (1).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcMuxed = Mux(io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) &&\n",
    "    io.pcIn.bits.pcType === Pcounters.backPressure, outPCBackPressure, pcMuxed)\n",
    "    portId = portId + 1\n",
    "\n",
    "    //Offload backpressure/rate pcs\n",
    "    for ((n, i) <- ioOff.elements) {\n",
    "      Pcounters.registerPC(n, Pcounters.backPressure, moduleId.asInstanceOf[Int], portId)\n",
    "      when (IsPcReset) {\n",
    "        offloadRateArray(portId-3) := (0).U((Pcounters.PCWIDTH).W)\n",
    "        offPCBackPressure(portId-3) := (0).U((Pcounters.PCWIDTH).W)\n",
    "      }\n",
    "      .elsewhen (\n",
    "        i.asInstanceOf[gOffBundle[Data, Data]].req.valid &&\n",
    "        !i.asInstanceOf[gOffBundle[Data, Data]].req.ready && !pcPaused)\n",
    "      {\n",
    "        offPCBackPressure(portId-3) := offPCBackPressure(portId-3) + (1).U((Pcounters.PCWIDTH).W)\n",
    "      }\n",
    "      //Mux the pcounter based on the index\n",
    "      pcMuxed = Mux(\n",
    "        io.pcIn.bits.portId === (portId).U((Pcounters.PCWIDTH).W) && io.pcIn.bits.pcType === Pcounters.backPressure,\n",
    "        offPCBackPressure(portId-3),\n",
    "        pcMuxed\n",
    "      )\n",
    "      portId = portId + 1\n",
    "    }\n",
    "    Pcounters.registerPC(\"offloadRate\", Pcounters.offloadRate, moduleId.asInstanceOf[Int], 0)\n",
    "    val offloadRate = offloadRateArray.reduceLeft((x,y) => Mux(x>y, x, y))\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.offloadRate, offloadRate, pcMuxed)\n",
    "    Pcounters.registerPC(\"engineUtilization\", Pcounters.engineUtilization, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.engineUtilization, engineUtilization, pcMuxed)\n",
    "    Pcounters.registerPC(\"inTokens\", Pcounters.inTokens, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.inTokens, inTokens, pcMuxed)\n",
    "    Pcounters.registerPC(\"outTokens\", Pcounters.outTokens, moduleId.asInstanceOf[Int], 0)\n",
    "    pcMuxed = Mux(io.pcIn.bits.pcType === Pcounters.outTokens, outTokens, pcMuxed)\n",
    "  }\n",
    "  else {\n",
    "    for (i <- 0 until offloadData.size) {\n",
    "      offloadRateArray(i) := (0).U((Pcounters.PCWIDTH).W)\n",
    "    }\n",
    "    pcPaused := false.B\n",
    "    engineUtilization := (0).U((Pcounters.PCWIDTH).W)\n",
    "    inTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "    outTokens := (0).U((Pcounters.PCWIDTH).W)\n",
    "  }\n",
    "}\n",
    "\n",
    "abstract class gComponentGenBase(\n",
    "  _offloadData: ArrayBuffer[(String, Data, Data)], _extCompName: String = \"\"\n",
    ")\n",
    "{\n",
    "  val offloadData = _offloadData\n",
    "  val extCompName = _extCompName\n",
    "}\n",
    "\n",
    "class gComponentGen[inT <: Data, outT <: Data](\n",
    "  comp: => gComponent[inT, outT],\n",
    "  _inData: => inT, _outData: => outT,\n",
    "  _offloadData: ArrayBuffer[(String, Data, Data)], _extCompName: String = \"\"\n",
    ")\n",
    "  extends gComponentGenBase(_offloadData, _extCompName)\n",
    "{\n",
    "  val inData = _inData\n",
    "  val outData = _outData\n",
    "\n",
    "  def apply(): gComponent[inT, outT] = comp\n",
    "}\n",
    "\n",
    "class gRWComponentGen[inReadT <: Data, inWriteT <: Data, outReadT <: Data, outWriteT <: Data](\n",
    "  comp: => gRWComponent[inReadT, inWriteT, outReadT, outWriteT],\n",
    "  _inReadData: => inReadT, _inWriteData: => inWriteT, _outReadData: => outReadT, _outWriteData: => outWriteT,\n",
    "  _offloadData: ArrayBuffer[(String, Data, Data)], _extCompName: String = \"\"\n",
    ")\n",
    "  extends gComponentGenBase(_offloadData, _extCompName)\n",
    "{\n",
    "  val inReadData = _inReadData\n",
    "  val inWriteData = _inWriteData\n",
    "  val outReadData = _outReadData\n",
    "  val outWriteData = _outWriteData\n",
    "\n",
    "  def apply(): gRWComponent[inReadT, inWriteT, outReadT, outWriteT] = comp\n",
    "}\n",
    "\n",
    "//class gComponentMD[inT <: Data, outT <: Data](inData: => inT, outData: => outT, offloadData: ArrayBuffer[(String, Data, Data)]) {\n",
    "//  val inDataGen = inData\n",
    "//  val outDataGen = outData\n",
    "//  val offloadDataGen = offloadData\n",
    "//\n",
    "//  override def clone = { new gComponentMD(inData, outData, offloadData).asInstanceOf[this.type] }\n",
    "//}\n",
    "\n",
    "class gChainedComponent[inT <: Data, connT <: Data, outT <: Data](\n",
    "  inDataSrc: => inT, outDataSrc: => connT, inDataSink: => connT, outDataSink: => outT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)],\n",
    "  srcCompGen: gComponentGen[inT, connT], sinkCompGen: gComponentGen[connT, outT],\n",
    "  extCompName: String\n",
    ") extends gComponent(inDataSrc, outDataSink, offloadData, extCompName) with include\n",
    "{\n",
    "  val srcComp = Module(srcCompGen())\n",
    "  val sinkComp = Module(sinkCompGen())\n",
    "\n",
    "  //if (srcComp.parent != this) {\n",
    "  //  srcComp.parent.children -= srcComp\n",
    "  //  srcComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(srcComp))\n",
    "  //  this.children += srcComp\n",
    "  //if (sinkComp.parent != this) {\n",
    "  //  sinkComp.parent.children -= sinkComp\n",
    "  //  sinkComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(sinkComp))\n",
    "  //  this.children += sinkComp\n",
    "\n",
    "  //println(\"In gChained\")\n",
    "  //printChildren(this)\n",
    "\n",
    "  io.in <> srcComp.io.in\n",
    "  io.out <> sinkComp.io.out\n",
    "  srcComp.io.out <> sinkComp.io.in\n",
    "  //Connect the offload interfaces of offloaded component to the enclosing\n",
    "  //component's offload interfaces\n",
    "  //def sourceOff = srcComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def sourceOff = srcComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  //def sinkOff = sinkComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def sinkOff = sinkComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  val cOffElements = sinkOff.elements.filter((t) => {\n",
    "    sourceOff.elements.exists((t1) => {t._1 == t1._1})\n",
    "  })\n",
    "  val cOffData = offloadData.filter((t) => {\n",
    "    sinkOff.elements.exists((t1) => {t._1 == t1._1}) &&\n",
    "    sourceOff.elements.exists((t2) => {t._1 == t2._1})\n",
    "  })\n",
    "  for ((n, i) <- ioOff.elements) {\n",
    "    for ((n1, i1) <- sinkOff.elements) {\n",
    "      if (n == n1 && !sourceOff.elements.exists((t) => {t._1 == n1})) {\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "  for ((n, i) <- ioOff.elements) {\n",
    "    for ((n1, i1) <- sourceOff.elements) {\n",
    "      if (n == n1 && !sinkOff.elements.exists((t) => {t._1 == n1})) {\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val reqArbs = cOffData.map(i => new gTaggedRRArbiter(2, i._2))\n",
    "  val repDists = cOffData.map(i => new gTaggedDistributor(2, i._3))\n",
    "  var i = 0\n",
    "\n",
    "  for ((name1, reqInterface, replyInterface) <- cOffData) {\n",
    "    for ((name, interface) <- ioOff.elements) {\n",
    "      if (name1 == name) {\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].req <> reqArbs(i).io.out\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].rep <> repDists(i).io.in\n",
    "      }\n",
    "    }\n",
    "    for ((name, interface) <- sourceOff.elements) {\n",
    "      if (name1 == name) {\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].req <> reqArbs(i).io.in(0)\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].rep <> repDists(i).io.out(0)\n",
    "      }\n",
    "    }\n",
    "    for ((name, interface) <- sinkOff.elements) {\n",
    "      if (name1 == name) {\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].req <> reqArbs(i).io.in(1)\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].rep <> repDists(i).io.out(1)\n",
    "      }\n",
    "    }\n",
    "    i = i + 1\n",
    "  }\n",
    "\n",
    "  //attach the performance counter interfaces\n",
    "  io.pcIn <> srcComp.io.pcIn\n",
    "  io.pcOut <> sinkComp.io.pcOut\n",
    "  srcComp.io.pcOut <> sinkComp.io.pcIn\n",
    "}\n",
    "\n",
    "class gOffloadedComponent[\n",
    "  inT <: Data, outT <: Data,\n",
    "  inOffT <: Data, outOffT <: Data\n",
    "](\n",
    "  inData: => inT, outData: => outT,\n",
    "  inOffData: => inOffT, outOffData: => outOffT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)],\n",
    "  mainCompGen: gComponentGen[inT, outT], offCompGen: gComponentGen[inOffT, outOffT],\n",
    "  offPort: String, extCompName: String\n",
    ") extends gComponent(inData, outData, offloadData, extCompName) with include\n",
    "{\n",
    "  //println(\"This is gOffloadedComponent, offPort is \" , offPort)\n",
    "\n",
    "  val mainComp = Module(mainCompGen())\n",
    "  val offComp = Module(offCompGen())\n",
    "\n",
    "  //if (mainComp.parent != this) {\n",
    "  //  mainComp.parent.children -= mainComp\n",
    "  //  mainComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(mainComp))\n",
    "  //  this.children += mainComp\n",
    "  //if (offComp.parent != this) {\n",
    "  //  offComp.parent.children -= offComp\n",
    "  //  offComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(offComp))\n",
    "  //  this.children += offComp\n",
    "\n",
    "  //println(\"In gOffloaded\")\n",
    "  //printChildren(this)\n",
    "\n",
    "  //val (left, right) = offloadDataMain.span( _._1 == offPort)\n",
    "  //if (left.isEmpty) println(\"Gorilla++ Error: no offloaded port \" + offPort + \" in module\")\n",
    "  //val restOfOffloadedDataMain = { if (left.isEmpty) right else left.init ++ right}\n",
    "  //val offoff = Bundle((mergeOffloads(restOfOffloadedDataMain, offloadDataOff).map((t) => (t._1, t._2()))))\n",
    "  //offoff.name = \"off\"\n",
    "  //io += offoff\n",
    "\n",
    "  io.in <> mainComp.io.in\n",
    "  io.out <> mainComp.io.out\n",
    "\n",
    "  //def mainOff = mainComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def mainOff = mainComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  //def offOff = offComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def offOff = offComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  //Connect main component offload interface with argument port name to in/out of the offload component\n",
    "  //Connect the rest of main component offload interfaces to the enclosing component's offload interfaces\n",
    "  for ((n, i) <- mainOff.elements) {\n",
    "    //println(\"offload name is \" + n)\n",
    "    if (n == offPort && i.isInstanceOf[gOffBundle[inOffT, outOffT]]) {\n",
    "      i.asInstanceOf[gOffBundle[inOffT, outOffT]].req <> offComp.io.in\n",
    "      i.asInstanceOf[gOffBundle[inOffT, outOffT]].rep <> offComp.io.out\n",
    "    }\n",
    "    else {\n",
    "      for ((n1, i1) <- ioOff.elements) {\n",
    "        if (n == n1) {\n",
    "          i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "          i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "  //Connect the offload interfaces of offloaded compoenent to the enclosing component's offload interfaces\n",
    "  for ((n, i) <- offOff.elements) {\n",
    "    for ((n1, i1) <- ioOff.elements) {\n",
    "      if (n == n1) {\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "        i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "  //attache the performance counter interfaces\n",
    "  io.pcIn <> mainComp.io.pcIn\n",
    "  io.pcOut <> offComp.io.pcOut\n",
    "  mainComp.io.pcOut <> offComp.io.pcIn\n",
    "}\n",
    "\n",
    "class gOffloadedRWComponent[\n",
    "  inT <: Data, outT <: Data,\n",
    "  inReadOffT <: Data, inWriteOffT <: Data, outReadOffT <: Data, outWriteOffT <: Data\n",
    "](\n",
    "  inData: => inT, outData: => outT,\n",
    "  inReadOffData: => inReadOffT, inWriteOffData: => inWriteOffT, outReadOffData: => outReadOffT, outWriteOffData: => outWriteOffT,\n",
    "  offloadData: ArrayBuffer[(String, Data, Data)],\n",
    "  mainCompGen: gComponentGen[inT, outT], offCompGen: gRWComponentGen[inReadOffT, inWriteOffT, outReadOffT, outWriteOffT],\n",
    "  offPort: String, extCompName: String\n",
    ") extends gComponent(inData, outData, offloadData, extCompName) with include\n",
    "{\n",
    "  val mainComp = Module(mainCompGen())\n",
    "  val offComp = Module(offCompGen())\n",
    "\n",
    "  //if (mainComp.parent != this) {\n",
    "  //  mainComp.parent.children -= mainComp\n",
    "  //  mainComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(mainComp))\n",
    "  //  this.children += mainComp\n",
    "  //if (offComp.parent != this) {\n",
    "  //  offComp.parent.children -= offComp\n",
    "  //  offComp.parent = this\n",
    "  //}\n",
    "  //if (!this.children.contains(offComp))\n",
    "  //  this.children += offComp\n",
    "\n",
    "  io.in <> mainComp.io.in\n",
    "  io.out <> mainComp.io.out\n",
    "\n",
    "  //def mainOff = mainComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def mainOff = mainComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  //def offOff = offComp.io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def offOff = offComp.io.elements(\"off\").asInstanceOf[Bundle]\n",
    "  //Connect main component offload interface with argument port name to in/out of the offload component\n",
    "  //Connect the rest of main component offload interfaces to the enclosing component's offload interfaces\n",
    "  for ((n, i) <- mainOff.elements) {\n",
    "    //println(\"offload name is \" + n)\n",
    "    if (n == (offPort + \"Read\") && i.isInstanceOf[gOffBundle[inReadOffT, outReadOffT]]) {\n",
    "      i.asInstanceOf[gOffBundle[inReadOffT, outReadOffT]].req <> offComp.io.read.in\n",
    "      i.asInstanceOf[gOffBundle[inReadOffT, outReadOffT]].rep <> offComp.io.read.out\n",
    "    }\n",
    "    else if (n == (offPort + \"Write\") && i.isInstanceOf[gOffBundle[inWriteOffT, outWriteOffT]]) {\n",
    "      i.asInstanceOf[gOffBundle[inWriteOffT, outWriteOffT]].req <> offComp.io.write.in\n",
    "      i.asInstanceOf[gOffBundle[inWriteOffT, outWriteOffT]].rep <> offComp.io.write.out\n",
    "    }\n",
    "    else {\n",
    "      for ((n1, i1) <- ioOff.elements) {\n",
    "        if (n == n1) {\n",
    "          i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "          i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "  //We dont Connect the offload interfaces of offloaded compoenent to the enclosing\n",
    "  //component's offload interfaces\n",
    "  //rwSpMem does not have offload ports.\n",
    "  //for ((n, i) <- offOff.elements) {\n",
    "  //  for ((n1, i1) <- ioOff.elements) {\n",
    "  //    if (n == n1) {\n",
    "  //      i1.asInstanceOf[gOffBundle[Data, Data]].req <> i.asInstanceOf[gOffBundle[Data, Data]].req\n",
    "  //      i1.asInstanceOf[gOffBundle[Data, Data]].rep <> i.asInstanceOf[gOffBundle[Data, Data]].rep\n",
    "  //    }\n",
    "  //  }\n",
    "  //}\n",
    "  //attach the performance counter interfaces. We keep the spMems out of rings\n",
    "  //Cause they are gComponnet and do not have PCs. TODO: change this\n",
    "  io.pcIn <> mainComp.io.pcIn\n",
    "  mainComp.io.pcOut <> offComp.io.pcIn\n",
    "  io.pcOut <> mainComp.io.pcOut\n",
    "}\n",
    "\n",
    "class distributorComponent[T <: Data](n: Int, data: => T) extends Module {\n",
    "  val io = IO(new gioDistributor(n, data))\n",
    "}\n",
    "\n",
    "class RRDistributorComponent[T <: Data](n: Int, data: => T) extends distributorComponent(n, data) {\n",
    "  val rrDist = new gRRDistributor(n, data)\n",
    "  //name_it()\n",
    "  io <> rrDist.io\n",
    "}\n",
    "\n",
    "class distributorEngine[T <: Data](n: Int, data: => T) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val out = new gFIFOIO(data)\n",
    "    val in = Flipped(new gFIFOIO(data))\n",
    "    val outIndex = Output(UInt((log2Up(n)).W))\n",
    "  })\n",
    "}\n",
    "\n",
    "class aggregatorComponent[T <: Data](n: Int, data: => T) extends Module {\n",
    "  val io = IO(new gioArbiter(n, data))\n",
    "}\n",
    "\n",
    "class RRAggregatorComponent[T <: Data](n: Int, data: => T) extends aggregatorComponent(n, data) {\n",
    "  val rrArb = new gRRArbiter(n, data)\n",
    "  //rrArb.name_it()\n",
    "  //name_it()\n",
    "  io <> rrArb.io\n",
    "}\n",
    "\n",
    "class aggregatorEngine[T <: Data](n: Int, data: => T) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val out = Flipped(new gFIFOIO(data))\n",
    "    val in = new gFIFOIO(data)\n",
    "    val inIndex = Output(UInt((log2Up(n)).W))\n",
    "  })\n",
    "}\n",
    "\n",
    "class pDistributor[T <: Data](n: Int, data: => T,\n",
    "  distributorEngineGen: (Int, => T) => distributorEngine[T]\n",
    ") extends distributorComponent[T](n, data) with include\n",
    "{\n",
    "  val distEngine = distributorEngineGen(n, data)\n",
    "  val readies = Vec(n, Bool())\n",
    "\n",
    "  io.in <> distEngine.io.in\n",
    "  val broadcast =\n",
    "    distEngine.io.outIndex === broadcastDistribute && io.out.map(x => x.ready).reduce(_&&_) && distEngine.io.out.valid\n",
    "\n",
    "  for (i <- 0 to n) {\n",
    "    io.out(i).valid := Mux(broadcast, true.B, (i).U === distEngine.io.outIndex && distEngine.io.out.valid)\n",
    "    io.out(i).bits <> io.in.bits\n",
    "    readies(i) := io.out(i).ready && (i).U === distEngine.io.outIndex\n",
    "  }\n",
    "  distEngine.io.out.ready := broadcast || readies.reduce(_&&_)\n",
    "  io.in.ready := distEngine.io.in.ready\n",
    "}\n",
    "\n",
    "//class pAggregrator[T <: Data](n: Int, data: => T,\n",
    "//  aggregatorEngineGen: (Int, => T) => aggregatorEngine[T]\n",
    "//) extends aggregatorComponent(n, data) with include\n",
    "//{\n",
    "//  val aggEngine = aggregatorEngineGen(n, data)\n",
    "//  val rrArb = new gRRArbiter(n, data) //TODO: if aggregator wants an specific input RR should be off\n",
    "//  io.in <> rrArb.io.in\n",
    "//  rrArb.io.out <> aggEngine.io.in\n",
    "//  io.out <> aggEngine.io.out\n",
    "//}\n",
    "\n",
    "//class gReplicatedComponentDistAgg[inT <: Data, outT <: Data](\n",
    "//  inData: => inT, outData: => outT, offloadData: ArrayBuffer[(String, Data, Data)],\n",
    "//  compGen: gComponentGen[inT, outT], n: Int,\n",
    "//  distributorGen: (Int, => inT) => distributorComponent[inT],\n",
    "//  aggregatorGen: (Int, => outT) => aggregatorComponent[outT]\n",
    "//) extends gComponent(inData, outData, offloadData) with include\n",
    "//{}\n",
    "\n",
    "class gReplicatedComponent[inT <: Data, outT <: Data](\n",
    "  inData: => inT, outData: => outT, offloadData: ArrayBuffer[(String, Data, Data)],\n",
    "  compGen: gComponentGen[inT, outT], n: Int, extCompName: String\n",
    ") extends gComponent(inData, outData, offloadData, extCompName) with include\n",
    "{\n",
    "  val components = Range(0, n).map(i => Module(compGen()))\n",
    "  //components.foreach(i => {\n",
    "  //  if (i.parent != this) {\n",
    "  //    i.parent.children -= i\n",
    "  //    i.parent = this\n",
    "  //  }\n",
    "  //  if (!this.children.contains(i))\n",
    "  //    this.children += i\n",
    "  //})\n",
    "\n",
    "  //val inputDist = distributorGen(n, inData)\n",
    "  val inputDist = (new RRDistributorComponent(n, inData))\n",
    "  val outputArb = (new RRAggregatorComponent(n, outData))\n",
    "  //outputArb.name_it()\n",
    "  //val outputArb = aggregatorGen(n, outData)\n",
    "  val reqArbs = offloadData.map(i => new gTaggedRRArbiter(n, i._2))\n",
    "  //val reqArbs = offloadData.map(i => new gRRArbiter(n, i._2))\n",
    "  val repDists = offloadData.map(i => new gTaggedDistributor(n, i._3))\n",
    "  //val repDists = offloadData.map(i => new gRRDistributor(n, i._3))\n",
    "  //val repDists = offloadData.map(i => (new gRRDistributor(n)) {i._3()})\n",
    "  //reqArbs.foreach(i => i.name_it())\n",
    "\n",
    "  //println(\"In gReplicated\")\n",
    "  //printChildren(this)\n",
    "\n",
    "  //offloadData.map(i => Range(0, n-1).map(reqArbs(i).in(j) := components(j)\n",
    "  io.in <> inputDist.io.in\n",
    "  Range(0, n).foreach(i => inputDist.io.out(i) <> components(i).io.in)\n",
    "  io.out <> outputArb.io.out\n",
    "  Range(0, n).foreach(i => outputArb.io.in(i) <> components(i).io.out)\n",
    "\n",
    "  var i = 0\n",
    "  //def cOff = io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "  def cOff = io.elements(\"off\").asInstanceOf[Bundle]\n",
    "\n",
    "  for ((name, interface) <- cOff.elements) {\n",
    "    interface.asInstanceOf[gOffBundle[Data, Data]].req <> reqArbs(i).io.out\n",
    "    interface.asInstanceOf[gOffBundle[Data, Data]].rep <> repDists(i).io.in\n",
    "    i = i + 1\n",
    "  }\n",
    "\n",
    "  for (j <- 0 until n) {\n",
    "    i = 0\n",
    "    //def cOff = components(j).io.elements.getOrElse(\"off\", nullOff).asInstanceOf[Bundle]\n",
    "    def cOff = components(j).io.elements(\"off\").asInstanceOf[Bundle]\n",
    "    //Chain the performance counter interfaces\n",
    "    if (j > 0) {\n",
    "      //def pcIn = components(j).io.elements.getOrElse(\"pcIn\", nullOff).asInstanceOf[Bundle]\n",
    "      def pcIn = components(j).io.elements(\"pcIn\").asInstanceOf[Bundle]\n",
    "      //def pcOutPrevious = components(j-1).io.elements.getOrElse(\"pcOut\", nullOff).asInstanceOf[Bundle]\n",
    "      def pcOutPrevious = components(j-1).io.elements(\"pcOut\").asInstanceOf[Bundle]\n",
    "      pcIn <> pcOutPrevious\n",
    "    }\n",
    "    for ((name, interface) <- cOff.elements) {\n",
    "      //if (interface.isInstanceOf[gOffBundle[Data, Data]]) {\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].req <> reqArbs(i).io.in(j)\n",
    "        interface.asInstanceOf[gOffBundle[Data, Data]].rep <> repDists(i).io.out(j)\n",
    "      //}\n",
    "      i = i + 1\n",
    "    }\n",
    "  }\n",
    "\n",
    "  //Attached the first component pc input to the main pc input\n",
    "  //def pcIn0 = components(0).io.elements.getOrElse(\"pcIn\", nullOff).asInstanceOf[Bundle]\n",
    "  def pcIn0 = components(0).io.elements(\"pcIn\").asInstanceOf[Bundle]\n",
    "  io.pcIn <> pcIn0\n",
    "  //Attached the last component pc out to the main pc output\n",
    "  //def pcOutN = components(n-1).io.elements.getOrElse(\"pcOut\", nullOff).asInstanceOf[Bundle]\n",
    "  def pcOutN = components(n-1).io.elements(\"pcOut\").asInstanceOf[Bundle]\n",
    "  io.pcOut <> pcOutN\n",
    "}\n",
    "\n",
    "class PcElement(myName: String, myPCType: UInt, myModuleId: Int, myPortId: Int) {\n",
    "  val name = myName\n",
    "  val pcType = myPCType\n",
    "  val moduleId = myModuleId\n",
    "  val portId = myPortId\n",
    "  var pcValue = 0\n",
    "}\n",
    "\n",
    "object Pcounters {\n",
    "  val PCWIDTH = 20\n",
    "  val nopc::backPressure::offloadRate::engineUtilization::pcReset::pcPause::inTokens::outTokens::Nil = Enum(8)\n",
    "  var moduleId = 1 //leave zero for broadcast\n",
    "  var elements = new ArrayBuffer[PcElement]()\n",
    "  var moduleIDs = new HashMap[String, Int]()\n",
    "  def numOfOffloadPorts(moduleName: String) = {\n",
    "    elements.count(e => e.moduleId == moduleIDs.getOrElse(moduleName, 0) && e.pcType == backPressure)-2\n",
    "  }\n",
    "  def registerPC(name: String, pcType: UInt, moduleId: Int, portId: Int) {\n",
    "    elements += new PcElement(name, pcType, moduleId, portId)\n",
    "    //println(\"PCREPORT: PC is registered name: \" + name + \" type \" + pcType.litValue().intValue() + \" moduleId \" + moduleId + \" portId \" + portId)\n",
    "  }\n",
    "  def registerModule(name: String) = {\n",
    "    //println(\"PCREPORT: module \" + name + \" registered for pc moduleId is \" + moduleId)\n",
    "    moduleIDs += (name -> moduleId)\n",
    "    moduleId = moduleId + 1\n",
    "    moduleId - 1\n",
    "  }\n",
    "}\n",
    "\n",
    "trait TagTrait {\n",
    "  val TAGWIDTH = 5\n",
    "  def tagUpper(x: UInt) = ((x >> (TAGWIDTH).U) & (((1).U << (TAGWIDTH).U) - (1).U))\n",
    "  def tagLower(x: UInt) = (x & (((1).U << (TAGWIDTH).U) - (1).U))\n",
    "}\n",
    "\n",
    "trait MemTrait {\n",
    "  val ADDR_WIDTH = 32\n",
    "  val DATA_WIDTH = 512\n",
    "}\n",
    "\n",
    "trait GorillaUtil extends TagTrait {\n",
    "  //def updateElementsCache(bundle: Bundle, field: Data, fieldName: String): Unit = {\n",
    "  //  if (bundle.elementsCache != null) {\n",
    "  //  var i = bundle.elementsCache.findIndexOf(x => x._1 == fieldName)\n",
    "  //    if (i == -1) {\n",
    "  //      println(\"Gorilla++Error: bundle does not have field \" + fieldName)\n",
    "  //    }\n",
    "  //    bundle.elementsCache.update(i, (fieldName, field))\n",
    "  //  }\n",
    "  //}\n",
    "\n",
    "  def mergeOffloads(offloadData1: ArrayBuffer[(String, Data, Data)], offloadData2: ArrayBuffer[(String, Data, Data)]) = {\n",
    "    val offNames1 = offloadData1.map((t) => t._1).toSet\n",
    "    val offNames2 = offloadData2.map((t) => t._1).toSet\n",
    "    val offloadData1Minus2 = offloadData1.filter((t) => {\n",
    "      !offNames2.contains(t._1)\n",
    "    })\n",
    "    offloadData1Minus2 ++ offloadData2\n",
    "  }\n",
    "\n",
    "  def Chain(\n",
    "    extCompName: String,\n",
    "    aGen: gComponentGen[Data, Data],\n",
    "    bGen: gComponentGen[Data, Data]\n",
    "  ): gComponentGen[Data, Data] =\n",
    "  {\n",
    "    val newExtCompName = extCompName + \"__type__chained__\"\n",
    "    val inData = aGen.inData\n",
    "    val outData = bGen.outData\n",
    "    val offloadData = mergeOffloads(aGen.offloadData, bGen.offloadData)\n",
    "\n",
    "    new gComponentGen(\n",
    "      new gChainedComponent(aGen.inData, aGen.outData, bGen.inData, bGen.outData, offloadData, aGen, bGen, newExtCompName),\n",
    "      inData, outData, offloadData, newExtCompName\n",
    "    )\n",
    "  }\n",
    "  def Chain(\n",
    "    extCompName: String,\n",
    "    aGen: gComponentGen[Data, Data],\n",
    "    bGen: gComponentGen[Data, Data],\n",
    "    cGen: gComponentGen[Data, Data]\n",
    "  ): gComponentGen[Data, Data] =\n",
    "  {\n",
    "    Chain(extCompName + \"__\" + \"Chained__2\", Chain(extCompName + \"__\" + \"Chained_1\", aGen, bGen), cGen)\n",
    "  }\n",
    "  def Chain(\n",
    "    extCompName: String, compGens: gComponentGen[Data, Data]*\n",
    "  ): gComponentGen[Data, Data] =\n",
    "  {\n",
    "    var i = 0\n",
    "    compGens.reduceLeft {(a, b) => { i += 1; Chain(extCompName + \"__\" + \"Chained__\" + i, a, b)} }\n",
    "  }\n",
    "\n",
    "  def Offload[\n",
    "    inT <: Data, outT <: Data,\n",
    "    inOffT<: Data, outOffT<: Data\n",
    "  ](\n",
    "    extCompName: String,\n",
    "    mainGen: gComponentGen[inT, outT],\n",
    "    offGen: gComponentGen[inOffT, outOffT],\n",
    "    offPort: String\n",
    "  ): gComponentGen[inT, outT] =\n",
    "  {\n",
    "    val (left, right) = mainGen.offloadData.partition(_._1 != offPort)\n",
    "\n",
    "    //println(\"Offload called for port \" + offPort)\n",
    "    //println(\"main offlaod ports are\")\n",
    "    //mainGen.offloadData.foreach(x => println(x._1))\n",
    "    //println(\"left offlaod ports are\")\n",
    "    //left.foreach(x => println(x._1))\n",
    "    //println(\"right offlaod ports are\")\n",
    "    //right.foreach(x => println(x._1))\n",
    "\n",
    "    val restOfOffloadedDataMain = {if (right.isEmpty) left else left ++ right.tail}\n",
    "\n",
    "    //println(\"in Offload main offPorts is \")\n",
    "    //mainGen.offloadData.foreach(x => println(x._1))\n",
    "    //println(\"in Offload offload offPorts is \")\n",
    "    //offGen.offloadData.foreach(x => println(x._1))\n",
    "\n",
    "    val offOff = mergeOffloads(restOfOffloadedDataMain, offGen.offloadData)\n",
    "    //println(\"merged offlaod ports are\")\n",
    "    //offOff.foreach(x => println(x._1))\n",
    "\n",
    "    val newExtCompName = extCompName + \"__type__offloaded__\" + offPort\n",
    "\n",
    "    new gComponentGen(\n",
    "      new gOffloadedComponent(\n",
    "        mainGen.inData, mainGen.outData,\n",
    "        offGen.inData, offGen.outData,\n",
    "        offOff,\n",
    "        mainGen, offGen,\n",
    "        offPort, newExtCompName\n",
    "      ),\n",
    "      mainGen.inData, mainGen.outData, offOff, newExtCompName\n",
    "    )\n",
    "  }\n",
    "  def Offload[\n",
    "    inT <: Data, outT <: Data,\n",
    "    inReadOffT <: Data, inWriteOffT <: Data, outReadOffT <: Data, outWriteOffT <: Data\n",
    "  ](\n",
    "    extCompName: String,\n",
    "    mainGen: gComponentGen[inT, outT],\n",
    "    offGen: gRWComponentGen[inReadOffT, inWriteOffT, outReadOffT, outWriteOffT],\n",
    "    offPort: String\n",
    "  ): gComponentGen[inT, outT] =\n",
    "  {\n",
    "    val (leftRead, rightRead) = mainGen.offloadData.partition(_._1 == offPort + \"Read\")\n",
    "    val (leftWrite, rightWrite) = rightRead.partition(_._1 == offPort + \"Write\")\n",
    "    val offOff = rightWrite\n",
    "\n",
    "    val newExtCompName = extCompName + \"__type__offloaded__\" + offPort\n",
    "\n",
    "    new gComponentGen(\n",
    "      new gOffloadedRWComponent(\n",
    "        mainGen.inData, mainGen.outData,\n",
    "        offGen.inReadData, offGen.inWriteData, offGen.outReadData, offGen.outWriteData,\n",
    "        offOff,\n",
    "        mainGen, offGen,\n",
    "        offPort, newExtCompName\n",
    "      ),\n",
    "      mainGen.inData, mainGen.outData, offOff, newExtCompName\n",
    "    )\n",
    "  }\n",
    "  //def Offload[\n",
    "  //  inT <: Data, outT <: Data,\n",
    "  //  inOffT <: Data, outOffT <: Data\n",
    "  //](\n",
    "  //  extCompName: String,\n",
    "  //  mainGen: gComponentGen[inT, outT],\n",
    "  //  offGens: (gComponentGen[inOffT, outOffT], String)*\n",
    "  //): gComponentGen[inT, outT] =\n",
    "  //{\n",
    "  //  offGens.foldLeft(mainGen) { (x, y) => Offload(extCompName + \"__type__offloaded__\" + y._2, x, y._1, y._2) }\n",
    "  //}\n",
    "  //def Offload[inT <: Data, outT <: Data, offCompGenT <: gComponentGenBase](\n",
    "  //  extCompName: String,\n",
    "  //  mainGen: gComponentGen[inT, outT],\n",
    "  //  offGens: ArrayBuffer[(offCompGenT, String)]\n",
    "  //): off[inT, outT] =\n",
    "  //{\n",
    "  //  offGens.foldLeft(mainGen) { (x, y) => Offload(extCompName + \"__type__offloaded__\" + y._2, x, y._1, y._2) }\n",
    "  //}\n",
    "  def Offload[\n",
    "    inT <: Data, outT <: Data,\n",
    "    inOffT <: Data, outOffT <: Data\n",
    "  ](\n",
    "    extCompName: String,\n",
    "    mainGen: gComponentGen[inT, outT],\n",
    "    offGens: ArrayBuffer[(gComponentGen[inOffT, outOffT], String)]\n",
    "  ): gComponentGen[inT, outT] =\n",
    "  {\n",
    "    offGens.foldLeft(mainGen) { (x, y) => Offload(extCompName + \"__type__offloaded__\" + y._2, x, y._1, y._2) }\n",
    "  }\n",
    "  def Offload[\n",
    "    inT <: Data, outT <: Data,\n",
    "    inReadOffT <: Data, inWriteOffT <: Data, outReadOffT <: Data, outWriteOffT <: Data\n",
    "  ](\n",
    "    extCompName: String,\n",
    "    mainGen: gComponentGen[inT, outT],\n",
    "    offGens: ArrayBuffer[(gRWComponentGen[inReadOffT, inWriteOffT, outReadOffT, outWriteOffT], String)],\n",
    "    dummy: String = \"rw\"  // FIXME: hack so function signature is different from the other Offload array buffer after type erasure\n",
    "  ): gComponentGen[inT, outT] =\n",
    "  {\n",
    "    //offGens.foldLeft(mainGen) { (x, y) => Offload(extCompName + \"__type__offloaded__\" + y._2, x, y._1, y._2) }\n",
    "    val test = offGens.foldLeft(mainGen) { (x, y) => Offload(extCompName + \"__type__offloaded__\" + y._2, x, y._1, y._2) }\n",
    "    println(test)\n",
    "    return test\n",
    "  }\n",
    "\n",
    "  def Replicate[inT <: Data, outT <: Data, OffT <: Data](\n",
    "    extCompName: String,\n",
    "    compGen: gComponentGen[inT, outT],\n",
    "    n: Int\n",
    "  ): gComponentGen[inT, outT] =\n",
    "  {\n",
    "    val newExtCompName = extCompName + \"__type__replicated__\"\n",
    "\n",
    "    new gComponentGen(\n",
    "      new gReplicatedComponent(\n",
    "        compGen.inData, compGen.outData, compGen.offloadData, compGen, n, newExtCompName\n",
    "      ),\n",
    "      compGen.inData, compGen.outData, compGen.offloadData, newExtCompName\n",
    "    )\n",
    "  }\n",
    "\n",
    "  val broadcastDistribute = (255).U\n",
    "\n",
    "  //def printChildren(p: Module) {\n",
    "  //  p.children.foreach(c => {\n",
    "  //    println(\"Design hierarchy --- parent \" + p.name + \" child \" + c.name)\n",
    "  //    printChildren(c)\n",
    "  //  })\n",
    "  //}\n",
    "\n",
    "  //def printPC(p: Module) {\n",
    "  //  if (compilerControl.pcEnable) {\n",
    "  //    p.children.foreach(c => {\n",
    "  //      if (p.isInstanceOf[gComponent[Data, Data]]) {\n",
    "  //        println(\"Backpressure in module \" + p.name + \" is \" + p.asInstanceOf[gComponent[Data, Data]].inPCBackPressure.litValue().intValue())\n",
    "  //      }\n",
    "  //      printPC(c)\n",
    "  //    })\n",
    "  //  }\n",
    "  //}\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## ALU block"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mALU\u001b[39m"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class ALU(reg_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val rs1       = Input(UInt(reg_width.W))\n",
    "    val rs2       = Input(UInt(32.W))\n",
    "    val addEn     = Input(Bool())\n",
    "    val subEn     = Input(Bool())\n",
    "    val sltEn     = Input(Bool())\n",
    "    val sltuEn    = Input(Bool())\n",
    "    val andEn     = Input(Bool())\n",
    "    val orEn      = Input(Bool())\n",
    "    val xorEn     = Input(Bool())\n",
    "    val sllEn     = Input(Bool())\n",
    "    val srEn      = Input(Bool())\n",
    "    val srMode    = Input(Bool())\n",
    "    val luiEn     = Input(Bool())\n",
    "    val catEn     = Input(Bool())\n",
    "    val immSel    = Input(Bool())\n",
    "    val imm       = Input(SInt(32.W))\n",
    "    val dout      = Output(UInt(reg_width.W))\n",
    "  })\n",
    "\n",
    "  val opA = Reg(SInt(32.W))\n",
    "  val opB = Reg(SInt(32.W))\n",
    "  val res = Wire(SInt(32.W))\n",
    "  val rs1_r = Reg(UInt(reg_width.W))\n",
    "  val addEn_r   = RegInit(false.B)\n",
    "  val subEn_r   = RegInit(false.B)\n",
    "  val sltEn_r   = RegInit(false.B)\n",
    "  val sltuEn_r  = RegInit(false.B)\n",
    "  val andEn_r   = RegInit(false.B)\n",
    "  val orEn_r    = RegInit(false.B)\n",
    "  val xorEn_r   = RegInit(false.B)\n",
    "  val sllEn_r   = RegInit(false.B)\n",
    "  val srEn_r    = RegInit(false.B)\n",
    "  val srMode_r  = RegInit(false.B)\n",
    "  val luiEn_r   = RegInit(false.B)\n",
    "  val catEn_r   = RegInit(false.B)\n",
    "\n",
    "  opA := io.rs1(31, 0).asSInt\n",
    "  opB := Mux(io.immSel, io.imm, io.rs2(31, 0).asSInt)\n",
    "  rs1_r := io.rs1\n",
    "  addEn_r  := io.addEn\n",
    "  subEn_r  := io.subEn\n",
    "  sltEn_r  := io.sltEn\n",
    "  sltuEn_r := io.sltuEn\n",
    "  andEn_r  := io.andEn\n",
    "  orEn_r   := io.orEn\n",
    "  xorEn_r  := io.xorEn\n",
    "  sllEn_r  := io.sllEn\n",
    "  srEn_r   := io.srEn\n",
    "  srMode_r := io.srMode\n",
    "  luiEn_r  := io.luiEn\n",
    "  res := DontCare\n",
    "\n",
    "  when (addEn_r) {\n",
    "    res := opA + opB\n",
    "  } .elsewhen (subEn_r) {\n",
    "    res := opA - opB\n",
    "  } .elsewhen (sltEn_r) {\n",
    "    when (opA < opB) {\n",
    "      res := 1.S\n",
    "    } .otherwise {\n",
    "      res := 0.S\n",
    "    }\n",
    "  } .elsewhen(sltuEn_r) {\n",
    "    val opA_u = opA.asUInt\n",
    "    val opB_u = opB.asUInt\n",
    "    when (opA_u < opB_u) {\n",
    "      res := 1.S\n",
    "    } .otherwise {\n",
    "      res := 0.S\n",
    "    }\n",
    "  } .elsewhen (andEn_r) {\n",
    "    res := opA & opB\n",
    "  } .elsewhen (orEn_r) {\n",
    "    res := opA | opB\n",
    "  } .elsewhen (xorEn_r) {\n",
    "    res := opA ^ opB\n",
    "  } .elsewhen (sllEn_r) {\n",
    "    val shamt = opB(4, 0).asUInt\n",
    "    res := opA << shamt\n",
    "  } .elsewhen (sllEn_r) {\n",
    "    val shamt = opB(4, 0).asUInt\n",
    "    when (srMode_r) {\n",
    "      res := opA >> shamt\n",
    "    } .otherwise {\n",
    "      val opA_u = opA.asUInt\n",
    "      res := (opA_u >> shamt).asSInt\n",
    "    }\n",
    "  } .elsewhen (luiEn_r) {\n",
    "    res := opB\n",
    "  } .elsewhen (catEn_r) {\n",
    "    val opA_u = opA(8, 0).asUInt\n",
    "    val opB_u = opB(8, 0).asUInt\n",
    "    res := Cat(0.U(14.W), opB_u, opA_u).asSInt\n",
    "  }\n",
    "\n",
    "  io.dout := Cat(rs1_r(reg_width-1, 32), res.asUInt)\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## LSU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mscala.math._\n",
       "\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mloadStoreUnit\u001b[39m"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// lsu.scala\n",
    "// IMPLEMENTS THE LOAD STORE UNIT. \n",
    "// Supports 32-bit loads, and object loads\n",
    "// \n",
    "// Wraps a scratchpad. The scratchpad is implemented as SRAM blocks. \n",
    "\n",
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    "import scala.math._\n",
    "\n",
    "\n",
    "class loadStoreUnit(tag_width: Int, reg_width: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends Module {\n",
    "  val io = IO(new Bundle{\n",
    "    val in_valid      = Input(Bool())\n",
    "    val in_tag        = Input(UInt(tag_width.W))\n",
    "    val in_opcode     = Input(UInt(opcode_width.W))\n",
    "    val in_imm        = Input(UInt(12.W))\n",
    "    val in_bits       = Input(Vec(2, UInt(reg_width.W)))\n",
    "    val in_ready      = Output(Bool())\n",
    "    val out_valid     = Output(Bool())\n",
    "    val out_tag       = Output(UInt(tag_width.W))\n",
    "    val out_flag      = Output(UInt(ip_width.W))\n",
    "    val out_bits      = Output(UInt(reg_width.W))\n",
    "    val out_ready     = Input(Bool())\n",
    "\n",
    "    val mem           = new gMemBundle\n",
    "\n",
    "  })\n",
    "\n",
    "  val MEM_WIDTH = 256\n",
    "  val NUM_BLOCKS = MEM_WIDTH >> 5\n",
    "  val RATIO = (math.floor(reg_width / MEM_WIDTH)).toInt\n",
    "  println(\"LSU inited with params: \")\n",
    "  println(\" NUM_BLOCKS: \" + NUM_BLOCKS)\n",
    "  println(\" RATIO: \" + RATIO)\n",
    "  assert(RATIO * MEM_WIDTH == reg_width, \"Register file width must be multiple of MEM_WIDTH\")\n",
    " \n",
    "  val MEM_SIZE = 512\n",
    "  val ADDR_WIDTH_B = log2Up(MEM_SIZE) + log2Up(MEM_WIDTH) - 3\n",
    "  val ADDR_WIDTH_W = ADDR_WIDTH_B + 2\n",
    "\n",
    "  val mem = Seq.fill(NUM_BLOCKS)(SyncReadMem(MEM_SIZE, UInt(MEM_WIDTH.W)))\n",
    "  val mem_addr = RegInit(0.U(ADDR_WIDTH_B.W))\n",
    "  val mem_index = Wire(UInt(log2Up(MEM_SIZE).W))\n",
    "  val mem_offset = Wire(UInt(log2Up(MEM_WIDTH).W))\n",
    "  val mem_wr = RegInit(false.B)\n",
    "  val valid_r = RegInit(false.B)\n",
    "  val tag_r = Reg(UInt(tag_width.W))\n",
    "  val base_addr = Wire(SInt(32.W))\n",
    "  val disp = Wire(SInt(32.W))\n",
    "  val wr_data_obj = Reg(Vec(RATIO, UInt(MEM_WIDTH.W)))\n",
    "  val wr_data = Reg(Vec(NUM_BLOCKS, UInt(32.W)))\n",
    "  val readmeta = RegInit(false.B)\n",
    "  val isObj = RegInit(false.B)\n",
    "\n",
    "  io.mem.mem_addr   := DontCare\n",
    "  io.mem.read       := false.B\n",
    "  io.mem.write      := false.B\n",
    "  io.mem.writedata  := DontCare\n",
    "  io.mem.byteenable := DontCare\n",
    "\n",
    "  io.out_flag := 0.U\n",
    "  base_addr := io.in_bits(0)(31, 0).asSInt\n",
    "  disp := io.in_imm.asSInt\n",
    "\n",
    "  // Calculate address\n",
    "  val mem_state = RegInit(0.U(1.W))\n",
    "  val counter = RegInit(0.U(log2Up(RATIO).W))\n",
    "  io.in_ready := false.B\n",
    "  when (mem_state === 0.U) {\n",
    "    io.in_ready := io.out_ready\n",
    "    when (io.out_ready) {\n",
    "      valid_r := io.in_valid\n",
    "    }\n",
    "    when (io.in_valid && io.out_ready) {\n",
    "      when (io.in_opcode(2, 0) === 1.U) {\n",
    "        (0 until NUM_BLOCKS).map(i => wr_data(i) := io.in_bits(1)(i*32+31, i*32))\n",
    "        isObj := true.B\n",
    "        when (counter < (RATIO-1).U) {\n",
    "          counter := counter + 1.U\n",
    "          mem_state := 1.U\n",
    "        }\n",
    "      } .otherwise {\n",
    "        (0 until NUM_BLOCKS).map(i => wr_data(i) := io.in_bits(1)(31, 0))\n",
    "        isObj := false.B\n",
    "      }\n",
    "      tag_r := io.in_tag\n",
    "      mem_wr := io.in_opcode(4)\n",
    "      (0 until RATIO).map(i => wr_data_obj(i) := io.in_bits(1)(i*MEM_WIDTH+MEM_WIDTH-1, i*MEM_WIDTH))\n",
    "      val addr = base_addr + disp\n",
    "      mem_addr := addr.asUInt\n",
    "      when (addr === -1.S) {\n",
    "        readmeta := true.B\n",
    "      } .otherwise {\n",
    "        readmeta := false.B\n",
    "      }\n",
    "    }\n",
    "  } .otherwise {\n",
    "    // multicycle load/store object\n",
    "    when (io.out_ready) {\n",
    "      mem_addr := mem_addr + (MEM_WIDTH >> 3).U\n",
    "      for (i <- 0 until NUM_BLOCKS) {\n",
    "        val cases = (0 until RATIO).map(x => (x.U === counter) -> wr_data_obj(x)(i*32+31, i*32))\n",
    "        wr_data(i) := MuxCase(DontCare, cases)\n",
    "      }\n",
    "      //(0 until NUM_BLOCKS).map(i => wr_data(i) := wr_data_obj(counter*MEM_WIDTH+i*32+31, counter*MEM_WIDTH+i*32))\n",
    "      when (counter < (RATIO-1).U) {\n",
    "        counter := counter + 1.U\n",
    "      } .otherwise {\n",
    "        counter := 0.U\n",
    "        mem_state := 0.U\n",
    "      }\n",
    "    }\n",
    "\n",
    "  }\n",
    "  mem_offset := mem_addr(log2Up(MEM_WIDTH)-4, 2)\n",
    "  mem_index := mem_addr(ADDR_WIDTH_B-1, log2Up(MEM_WIDTH)-3)\n",
    "\n",
    "  // Mem read/write\n",
    "  val rd_data = Wire(Vec(NUM_BLOCKS, UInt(32.W)))\n",
    "  val counter_r = Reg(UInt(log2Up(RATIO).W))\n",
    "  val valid_r2 = RegInit(false.B)\n",
    "  val isObj_r = RegInit(false.B)\n",
    "  val tag_r2 = Reg(UInt(tag_width.W))\n",
    "  val readmeta_r = RegInit(false.B)\n",
    "  val mem_offset_r = Reg(UInt(log2Up(MEM_WIDTH).W))\n",
    "  rd_data := DontCare\n",
    "  io.out_bits := DontCare\n",
    "  when (io.out_ready) {\n",
    "    valid_r2 := false.B\n",
    "    counter_r := counter\n",
    "    isObj_r := isObj\n",
    "    mem_offset_r := mem_offset\n",
    "    tag_r2 := tag_r\n",
    "    readmeta_r := readmeta\n",
    "    when (valid_r) {\n",
    "      for (i <- 0 until NUM_BLOCKS) {\n",
    "        val rdwrPort = mem(i)(mem_index)\n",
    "        when (mem_wr) {\n",
    "          when (mem_offset === i.U) {\n",
    "            rdwrPort := wr_data(i)\n",
    "          }\n",
    "        } .otherwise {\n",
    "          when (io.out_ready) {\n",
    "            rd_data(i) := rdwrPort\n",
    "          }\n",
    "        }\n",
    "      }\n",
    "      valid_r2 := true.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  // Extract word\n",
    "  val valid_out = RegInit(false.B)\n",
    "  val rd_data_obj = Reg(Vec(RATIO, UInt(MEM_WIDTH.W)))\n",
    "  val tag_out = Reg(UInt(tag_width.W))\n",
    "  val readmeta_out = RegInit(false.B)\n",
    "  when (io.out_ready) {\n",
    "    valid_out := false.B\n",
    "    readmeta_out := readmeta_r\n",
    "    when (valid_r2) {\n",
    "      tag_out := tag_r\n",
    "      when (isObj_r) {\n",
    "        rd_data_obj(counter_r) := rd_data.asUInt\n",
    "        when (counter_r === (RATIO-1).U) {\n",
    "          valid_out := true.B\n",
    "        }\n",
    "      } .otherwise {\n",
    "        rd_data_obj(0) := rd_data(mem_offset_r)\n",
    "        valid_out := true.B\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  when (readmeta_out) {\n",
    "    io.out_bits := tag_out\n",
    "  } .otherwise {\n",
    "    io.out_bits := rd_data_obj.asUInt\n",
    "  }\n",
    "\n",
    "  io.out_valid := valid_out\n",
    "  io.out_tag := tag_out\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## alu_bfu0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36malu_bfu0\u001b[39m"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class alu_bfu0(tag_width: Int, reg_width: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val in_valid      = Input(Bool())\n",
    "    val in_alu_bfu    = Input(Bool())\n",
    "    val in_tag        = Input(UInt(tag_width.W))\n",
    "    val in_opcode     = Input(UInt(opcode_width.W))\n",
    "    val in_ready      = Output(Bool())\n",
    "    val in_rs1        = Input(UInt(reg_width.W))\n",
    "    val in_rs2        = Input(UInt(32.W))\n",
    "    val in_addEn      = Input(Bool())\n",
    "    val in_subEn      = Input(Bool())\n",
    "    val in_sltEn      = Input(Bool())\n",
    "    val in_sltuEn     = Input(Bool())\n",
    "    val in_andEn      = Input(Bool())\n",
    "    val in_orEn       = Input(Bool())\n",
    "    val in_xorEn      = Input(Bool())\n",
    "    val in_sllEn      = Input(Bool())\n",
    "    val in_srEn       = Input(Bool())\n",
    "    val in_srMode     = Input(Bool())\n",
    "    val in_luiEn      = Input(Bool())\n",
    "    val in_catEn      = Input(Bool())\n",
    "    val in_immSel     = Input(Bool())\n",
    "    val in_imm        = Input(SInt(32.W))\n",
    "    val out_valid     = Output(Bool())\n",
    "    val out_tag       = Output(UInt(tag_width.W))\n",
    "    val out_flag      = Output(UInt(32.W))\n",
    "    val out_bits      = Output(UInt(reg_width.W))\n",
    "    val out_ready     = Input(Bool())\n",
    "\n",
    "    val mem           = new gMemBundle\n",
    "  })\n",
    "\n",
    "  val aluInst = Module(new ALU(reg_width))\n",
    "  val bfuInst = Module(new loadStoreUnit(tag_width, reg_width, opcode_width, num_threads, ip_width))\n",
    "  val alu_valid_d0 = RegInit(false.B)\n",
    "  val tag_r = RegNext(io.in_tag)\n",
    "  \n",
    "  // in_alu_bfu: 0: select alu; 1: select bfu\n",
    "  alu_valid_d0      := io.in_valid && (!io.in_alu_bfu)\n",
    "  aluInst.io.rs1    := io.in_rs1   \n",
    "  aluInst.io.rs2    := io.in_rs2   \n",
    "  aluInst.io.addEn  := io.in_addEn \n",
    "  aluInst.io.subEn  := io.in_subEn \n",
    "  aluInst.io.sltEn  := io.in_sltEn \n",
    "  aluInst.io.sltuEn := io.in_sltuEn\n",
    "  aluInst.io.andEn  := io.in_andEn \n",
    "  aluInst.io.orEn   := io.in_orEn  \n",
    "  aluInst.io.xorEn  := io.in_xorEn \n",
    "  aluInst.io.sllEn  := io.in_sllEn \n",
    "  aluInst.io.srEn   := io.in_srEn  \n",
    "  aluInst.io.srMode := io.in_srMode\n",
    "  aluInst.io.luiEn  := io.in_luiEn \n",
    "  aluInst.io.catEn  := io.in_catEn \n",
    "  aluInst.io.immSel := io.in_immSel\n",
    "  aluInst.io.imm    := io.in_imm   \n",
    "\n",
    "  bfuInst.io.in_valid   := io.in_valid && io.in_alu_bfu\n",
    "  bfuInst.io.in_tag     := io.in_tag\n",
    "  bfuInst.io.in_opcode  := io.in_opcode\n",
    "  bfuInst.io.in_imm     := io.in_imm.asUInt\n",
    "  bfuInst.io.in_bits(0) := io.in_rs1\n",
    "  bfuInst.io.in_bits(1) := io.in_rs2\n",
    "\n",
    "  io.mem.mem_addr   := bfuInst.io.mem.mem_addr\n",
    "  io.mem.read       := bfuInst.io.mem.read\n",
    "  io.mem.write      := bfuInst.io.mem.write\n",
    "  io.mem.writedata  := bfuInst.io.mem.writedata\n",
    "  io.mem.byteenable := bfuInst.io.mem.byteenable\n",
    "  bfuInst.io.mem.waitrequest    := io.mem.waitrequest\n",
    "  bfuInst.io.mem.readdatavalid  := io.mem.readdatavalid\n",
    "  bfuInst.io.mem.readdata       := io.mem.readdata\n",
    "\n",
    "  when (io.in_alu_bfu) {\n",
    "    io.in_ready := bfuInst.io.in_ready\n",
    "  } .otherwise {\n",
    "    io.in_ready := true.B\n",
    "  }\n",
    "\n",
    "  when (alu_valid_d0) {\n",
    "    io.out_valid := true.B\n",
    "    io.out_tag := tag_r\n",
    "    io.out_flag := aluInst.io.dout\n",
    "    io.out_bits := aluInst.io.dout\n",
    "    bfuInst.io.out_ready := false.B\n",
    "  } .otherwise {\n",
    "    io.out_valid := bfuInst.io.out_valid\n",
    "    io.out_tag := bfuInst.io.out_tag\n",
    "    io.out_flag := (bfuInst.io.out_flag << 2)\n",
    "    io.out_bits := bfuInst.io.out_bits\n",
    "    bfuInst.io.out_ready := true.B\n",
    "  }\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## alu_bfu1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36malu_bfu1\u001b[39m"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class alu_bfu1(tag_width: Int, reg_width: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val in_valid      = Input(Bool())\n",
    "    val in_alu_bfu    = Input(Bool())\n",
    "    val in_tag        = Input(UInt(tag_width.W))\n",
    "    val in_opcode     = Input(UInt(opcode_width.W))\n",
    "    val in_ready      = Output(Bool())\n",
    "    val in_rs1        = Input(UInt(reg_width.W))\n",
    "    val in_rs2        = Input(UInt(32.W))\n",
    "    val in_addEn      = Input(Bool())\n",
    "    val in_subEn      = Input(Bool())\n",
    "    val in_sltEn      = Input(Bool())\n",
    "    val in_sltuEn     = Input(Bool())\n",
    "    val in_andEn      = Input(Bool())\n",
    "    val in_orEn       = Input(Bool())\n",
    "    val in_xorEn      = Input(Bool())\n",
    "    val in_sllEn      = Input(Bool())\n",
    "    val in_srEn       = Input(Bool())\n",
    "    val in_srMode     = Input(Bool())\n",
    "    val in_luiEn      = Input(Bool())\n",
    "    val in_catEn      = Input(Bool())\n",
    "    val in_immSel     = Input(Bool())\n",
    "    val in_imm        = Input(SInt(32.W))\n",
    "    val out_valid     = Output(Bool())\n",
    "    val out_tag       = Output(UInt(tag_width.W))\n",
    "    val out_flag      = Output(UInt(32.W))\n",
    "    val out_bits      = Output(UInt(reg_width.W))\n",
    "    val out_ready     = Input(Bool())\n",
    "\n",
    "    val mem           = new gMemBundle\n",
    "  })\n",
    "\n",
    "  val aluInst = Module(new ALU(reg_width))\n",
    "  val alu_valid_d0 = RegInit(false.B)\n",
    "  val tag_r = RegNext(io.in_tag)\n",
    "  \n",
    "  // in_alu_bfu: 0: select alu; 1: select bfu\n",
    "  alu_valid_d0      := io.in_valid && (!io.in_alu_bfu)\n",
    "  aluInst.io.rs1    := io.in_rs1   \n",
    "  aluInst.io.rs2    := io.in_rs2   \n",
    "  aluInst.io.addEn  := io.in_addEn \n",
    "  aluInst.io.subEn  := io.in_subEn \n",
    "  aluInst.io.sltEn  := io.in_sltEn \n",
    "  aluInst.io.sltuEn := io.in_sltuEn\n",
    "  aluInst.io.andEn  := io.in_andEn \n",
    "  aluInst.io.orEn   := io.in_orEn  \n",
    "  aluInst.io.xorEn  := io.in_xorEn \n",
    "  aluInst.io.sllEn  := io.in_sllEn \n",
    "  aluInst.io.srEn   := io.in_srEn  \n",
    "  aluInst.io.srMode := io.in_srMode\n",
    "  aluInst.io.luiEn  := io.in_luiEn \n",
    "  aluInst.io.catEn  := io.in_catEn \n",
    "  aluInst.io.immSel := io.in_immSel\n",
    "  aluInst.io.imm    := io.in_imm   \n",
    "\n",
    "  io.mem.mem_addr   := DontCare\n",
    "  io.mem.read       := false.B\n",
    "  io.mem.write      := false.B\n",
    "  io.mem.writedata  := DontCare\n",
    "  io.mem.byteenable := 0.U\n",
    "\n",
    "  io.in_ready := true.B\n",
    "\n",
    "  io.out_valid := alu_valid_d0\n",
    "  io.out_tag := tag_r\n",
    "  io.out_flag := aluInst.io.dout\n",
    "  io.out_bits := aluInst.io.dout\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mALU\u001b[39m"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ALU(reg_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val rs1       = Input(UInt(reg_width.W))\n",
    "    val rs2       = Input(UInt(32.W))\n",
    "    val addEn     = Input(Bool())\n",
    "    val subEn     = Input(Bool())\n",
    "    val sltEn     = Input(Bool())\n",
    "    val sltuEn    = Input(Bool())\n",
    "    val andEn     = Input(Bool())\n",
    "    val orEn      = Input(Bool())\n",
    "    val xorEn     = Input(Bool())\n",
    "    val sllEn     = Input(Bool())\n",
    "    val srEn      = Input(Bool())\n",
    "    val srMode    = Input(Bool())\n",
    "    val luiEn     = Input(Bool())\n",
    "    val catEn     = Input(Bool())\n",
    "    val immSel    = Input(Bool())\n",
    "    val imm       = Input(SInt(32.W))\n",
    "    val dout      = Output(UInt(reg_width.W))\n",
    "  })\n",
    "\n",
    "  val opA = Reg(SInt(32.W))\n",
    "  val opB = Reg(SInt(32.W))\n",
    "  val res = Wire(SInt(32.W))\n",
    "  val rs1_r = Reg(UInt(reg_width.W))\n",
    "  val addEn_r   = RegInit(false.B)\n",
    "  val subEn_r   = RegInit(false.B)\n",
    "  val sltEn_r   = RegInit(false.B)\n",
    "  val sltuEn_r  = RegInit(false.B)\n",
    "  val andEn_r   = RegInit(false.B)\n",
    "  val orEn_r    = RegInit(false.B)\n",
    "  val xorEn_r   = RegInit(false.B)\n",
    "  val sllEn_r   = RegInit(false.B)\n",
    "  val srEn_r    = RegInit(false.B)\n",
    "  val srMode_r  = RegInit(false.B)\n",
    "  val luiEn_r   = RegInit(false.B)\n",
    "  val catEn_r   = RegInit(false.B)\n",
    "\n",
    "  opA := io.rs1(31, 0).asSInt\n",
    "  opB := Mux(io.immSel, io.imm, io.rs2(31, 0).asSInt)\n",
    "  rs1_r := io.rs1\n",
    "  addEn_r  := io.addEn\n",
    "  subEn_r  := io.subEn\n",
    "  sltEn_r  := io.sltEn\n",
    "  sltuEn_r := io.sltuEn\n",
    "  andEn_r  := io.andEn\n",
    "  orEn_r   := io.orEn\n",
    "  xorEn_r  := io.xorEn\n",
    "  sllEn_r  := io.sllEn\n",
    "  srEn_r   := io.srEn\n",
    "  srMode_r := io.srMode\n",
    "  luiEn_r  := io.luiEn\n",
    "  res := DontCare\n",
    "\n",
    "  when (addEn_r) {\n",
    "    res := opA + opB\n",
    "  } .elsewhen (subEn_r) {\n",
    "    res := opA - opB\n",
    "  } .elsewhen (sltEn_r) {\n",
    "    when (opA < opB) {\n",
    "      res := 1.S\n",
    "    } .otherwise {\n",
    "      res := 0.S\n",
    "    }\n",
    "  } .elsewhen(sltuEn_r) {\n",
    "    val opA_u = opA.asUInt\n",
    "    val opB_u = opB.asUInt\n",
    "    when (opA_u < opB_u) {\n",
    "      res := 1.S\n",
    "    } .otherwise {\n",
    "      res := 0.S\n",
    "    }\n",
    "  } .elsewhen (andEn_r) {\n",
    "    res := opA & opB\n",
    "  } .elsewhen (orEn_r) {\n",
    "    res := opA | opB\n",
    "  } .elsewhen (xorEn_r) {\n",
    "    res := opA ^ opB\n",
    "  } .elsewhen (sllEn_r) {\n",
    "    val shamt = opB(4, 0).asUInt\n",
    "    res := opA << shamt\n",
    "  } .elsewhen (sllEn_r) {\n",
    "    val shamt = opB(4, 0).asUInt\n",
    "    when (srMode_r) {\n",
    "      res := opA >> shamt\n",
    "    } .otherwise {\n",
    "      val opA_u = opA.asUInt\n",
    "      res := (opA_u >> shamt).asSInt\n",
    "    }\n",
    "  } .elsewhen (luiEn_r) {\n",
    "    res := opB\n",
    "  } .elsewhen (catEn_r) {\n",
    "    val opA_u = opA(8, 0).asUInt\n",
    "    val opB_u = opB(8, 0).asUInt\n",
    "    res := Cat(0.U(14.W), opB_u, opA_u).asSInt\n",
    "  }\n",
    "\n",
    "  io.dout := Cat(rs1_r(reg_width-1, 32), res.asUInt)\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## shifter and inputUnit_core"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mpkt_buf_t\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mBFU_regfile_req_t\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mBFU_regfile_rsp_t\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mFetch\u001b[39m"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class pkt_buf_t(num_threads: Int) extends Bundle {\n",
    "  val data = UInt(512.W)\n",
    "  val tag = UInt(log2Up(num_threads).W)\n",
    "  val empty = UInt(7.W)\n",
    "  val last = Bool()\n",
    "\n",
    "  override def cloneType = (new pkt_buf_t(num_threads).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "// BFU regfile dump interface\n",
    "class BFU_regfile_req_t(num_threads_lg: Int, num_regs_lg: Int) extends Bundle {\n",
    "  val tag = UInt(num_threads_lg.W)\n",
    "  val rdAddr1 = UInt(num_regs_lg.W)\n",
    "  val rdAddr2 = UInt(num_regs_lg.W)\n",
    "\n",
    "  override def cloneType = (new BFU_regfile_req_t(num_threads_lg, num_regs_lg).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "class BFU_regfile_rsp_t(reg_width: Int) extends Bundle {\n",
    "  val rdData1 = UInt(reg_width.W)\n",
    "  val rdData2 = UInt(reg_width.W)\n",
    "\n",
    "  override def cloneType = (new BFU_regfile_rsp_t(reg_width).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "class Fetch(num: Int, ipWidth: Int, instrWidth: Int, inst_ram_size: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val ip         = Input(UInt(ipWidth.W))\n",
    "    val instr      = Output(UInt(instrWidth.W))\n",
    "  })\n",
    "\n",
    "  // FIXME: implement i$\n",
    "\n",
    "  println(\"fetch params: \")\n",
    "  println(\" INSTR WIDTH: \" + instrWidth)\n",
    "  println(\" NUM_ISNTRS:  \" + inst_ram_size)\n",
    "\n",
    "  val mem = SyncReadMem(inst_ram_size, UInt(instrWidth.W))\n",
    "  loadMemoryFromFileInline(mem, \"./primate_pgm.bin\")\n",
    "\n",
    "  io.instr := mem(io.ip)\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mShifter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36minputUnit_core\u001b[39m"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class Shifter(num_bytes: Int) extends Module {\n",
    "  val io = IO(new Bundle{\n",
    "    val fifo_valid       = Input(Bool())\n",
    "    val fifo_in          = Input(Vec(num_bytes, UInt(8.W)))\n",
    "    val fifo_in_last     = Input(Bool())\n",
    "    val fifo_in_empty    = Input(UInt(log2Up(num_bytes).W))\n",
    "    val shift_read_width = Input(UInt((log2Up(num_bytes)+1).W))\n",
    "    val in_valid         = Input(Bool())\n",
    "    val shift_en         = Input(Bool())\n",
    "    val read_en          = Input(Bool())\n",
    "    val clear            = Input(Bool())\n",
    "    val in_ready         = Output(Bool())\n",
    "    val fifo_ready       = Output(Bool())\n",
    "    val out_valid        = Output(Bool())\n",
    "    val out_data         = Output(UInt((num_bytes*8).W))\n",
    "    val buf_data         = Output(UInt((num_bytes*8).W))\n",
    "    val buf_length       = Output(UInt((log2Up(num_bytes)+1).W))\n",
    "    val buf_last         = Output(Bool())\n",
    "  })\n",
    "\n",
    "  val buf_r = Reg(Vec(num_bytes, UInt(8.W)))\n",
    "  val fifo_in_r = Reg(Vec(num_bytes, UInt(8.W)))\n",
    "  val out_buf = Reg(Vec(num_bytes, UInt(8.W)))\n",
    "  val length_buf = RegInit(0.U((log2Up(num_bytes)+1).W))\n",
    "  val empty_fifo = RegInit(0.U((log2Up(num_bytes)+1).W))\n",
    "  val valid_r = RegInit(false.B)\n",
    "  val buf_out = Wire(Vec(num_bytes, UInt(8.W)))\n",
    "  val shift = Wire(UInt((log2Up(num_bytes)+1).W))\n",
    "  val remain_r = Reg(UInt((log2Up(num_bytes)+1).W))\n",
    "  val fifo_shift_r = Reg(SInt((log2Up(num_bytes)+1).W))\n",
    "  val shift_r = RegInit(0.U((log2Up(num_bytes)+1).W))\n",
    "  val isLast = RegInit(false.B)\n",
    "\n",
    "  shift_r := shift\n",
    "  remain_r := length_buf - shift\n",
    "  fifo_in_r := io.fifo_in\n",
    "  fifo_shift_r := length_buf.asSInt - shift.asSInt - empty_fifo.asSInt\n",
    "  for (i <- 0 until num_bytes) {\n",
    "    when (i.U < remain_r) {\n",
    "      buf_out(i) := buf_r(i.U + shift_r)\n",
    "    } .otherwise {\n",
    "      buf_out(i) := fifo_in_r((i.S - fifo_shift_r).asUInt)\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val shift_state = RegInit(0.U(1.W))\n",
    "\n",
    "  io.fifo_ready := false.B\n",
    "  io.out_valid := false.B\n",
    "  valid_r := false.B\n",
    "  shift := 0.U\n",
    "  io.in_ready := false.B\n",
    "  when (shift_state === 0.U) {\n",
    "    when (io.in_valid && (io.shift_read_width <= length_buf)) {\n",
    "      io.in_ready := true.B\n",
    "      valid_r := true.B\n",
    "      out_buf := buf_r\n",
    "      when (io.shift_en) {\n",
    "        shift_state := 1.U\n",
    "        shift := io.shift_read_width\n",
    "        when (io.fifo_valid) {\n",
    "          when (length_buf - io.shift_read_width <= empty_fifo + io.fifo_in_empty) {\n",
    "            length_buf := length_buf - io.shift_read_width + 32.U - empty_fifo - io.fifo_in_empty\n",
    "            empty_fifo := 0.U\n",
    "            isLast := io.fifo_in_last\n",
    "            io.fifo_ready := true.B\n",
    "          } .otherwise {\n",
    "            length_buf := 32.U\n",
    "            empty_fifo := empty_fifo + (32.U - length_buf + io.shift_read_width)\n",
    "          }\n",
    "        } .otherwise {\n",
    "          length_buf := length_buf - io.shift_read_width\n",
    "        }\n",
    "      }\n",
    "    } .elsewhen(!io.clear) {\n",
    "      shift := 0.U\n",
    "      valid_r := false.B\n",
    "      io.in_ready := false.B\n",
    "      when (io.fifo_valid) {\n",
    "        when (length_buf =/= 32.U) {\n",
    "          shift_state := 1.U\n",
    "        }\n",
    "        when (length_buf <= empty_fifo + io.fifo_in_empty) {\n",
    "          length_buf := length_buf + 32.U - empty_fifo - io.fifo_in_empty\n",
    "          empty_fifo := 0.U\n",
    "          isLast := io.fifo_in_last\n",
    "          io.fifo_ready := true.B\n",
    "        } .otherwise {\n",
    "          length_buf := 32.U\n",
    "          empty_fifo := empty_fifo + (32.U - length_buf)\n",
    "        }\n",
    "      }\n",
    "    } .otherwise {\n",
    "      isLast := false.B\n",
    "      length_buf := 0.U\n",
    "      empty_fifo := 0.U\n",
    "    }\n",
    "  } .otherwise {\n",
    "    buf_r := buf_out\n",
    "    shift_state := 0.U\n",
    "  }\n",
    "\n",
    "  io.out_valid := valid_r\n",
    "  io.out_data := out_buf.asUInt\n",
    "  io.buf_data := buf_r.asUInt\n",
    "  io.buf_length := length_buf - empty_fifo\n",
    "  io.buf_last := isLast\n",
    "\n",
    "}\n",
    "\n",
    "class inputUnit_core(reg_width: Int, num_regs_lg: Int, opcode_width: Int, num_threads: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val in_valid     = Input(Bool())\n",
    "    val in_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val in_data      = Input(UInt(512.W))\n",
    "    val in_empty     = Input(UInt(6.W))\n",
    "    val in_last      = Input(Bool())\n",
    "    val in_ready     = Output(Bool())\n",
    "\n",
    "    val out_ready    = Input(Bool())\n",
    "    val out_valid    = Output(Bool())\n",
    "    val out_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "    val out_wen      = Output(Bool())\n",
    "    val out_addr     = Output(UInt(num_regs_lg.W))\n",
    "    val out_data     = Output(UInt(reg_width.W))\n",
    "\n",
    "    val ar_valid     = Input(Bool())\n",
    "    val ar_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val ar_opcode    = Input(UInt(opcode_width.W))\n",
    "    val ar_rd        = Input(UInt(num_regs_lg.W))\n",
    "    val ar_bits      = Input(UInt(32.W))\n",
    "    val ar_imm       = Input(UInt(32.W))\n",
    "    val ar_ready     = Output(Bool())\n",
    "\n",
    "    // To output unit\n",
    "    val pkt_buf_data  = Output(new pkt_buf_t(num_threads))\n",
    "    val pkt_buf_valid = Output(Bool())\n",
    "    val pkt_buf_ready = Input(Bool())\n",
    "  })\n",
    "  // opcode(0) = 0: not write back, 1: write back\n",
    "  // opcode(1) = 0: not shift, 1: shift\n",
    "  // opcode(2) = 0: parse not done, 1: parse done\n",
    "  // opcode(3) = 0: select imm, 1: select reg\n",
    "\n",
    "  val parseFifo_t = new Bundle {\n",
    "    val bits = UInt(256.W)\n",
    "    val empty = UInt(6.W)\n",
    "    val last = Bool()\n",
    "  }\n",
    "\n",
    "  val parseFifo = Module(new Queue(parseFifo_t, 2))\n",
    "  val parseDone = RegInit(false.B)\n",
    "  val parseFifoEnqState = RegInit(0.U(1.W))\n",
    "  val shifter = Module(new Shifter(32))\n",
    "  val length_buf = RegInit(0.U(7.W))\n",
    "  val length_fifo = RegInit(0.U(7.W))\n",
    "  val isLast = RegInit(false.B)\n",
    "\n",
    "  io.in_ready := false.B\n",
    "  parseFifo.io.enq.valid := false.B\n",
    "  parseFifo.io.enq.bits := DontCare\n",
    "  when (!parseDone || (parseFifoEnqState === 1.U)) {\n",
    "    when (io.in_valid && parseFifo.io.enq.ready) {\n",
    "      when (parseFifoEnqState === 0.U) {\n",
    "        parseFifo.io.enq.valid := true.B\n",
    "        parseFifo.io.enq.bits.bits := io.in_data(255, 0)\n",
    "        when (io.in_empty >= 32.U) {\n",
    "          parseFifo.io.enq.bits.last := io.in_last\n",
    "          parseFifo.io.enq.bits.empty := io.in_empty - 32.U\n",
    "        } .otherwise {\n",
    "          parseFifo.io.enq.bits.last := false.B\n",
    "          parseFifo.io.enq.bits.empty := 0.U\n",
    "        }\n",
    "        parseFifoEnqState := 1.U\n",
    "      } .otherwise {\n",
    "        parseFifo.io.enq.bits.bits := io.in_data(511, 256)\n",
    "        parseFifo.io.enq.bits.empty := io.in_empty\n",
    "        when (io.in_empty < 32.U) {\n",
    "          parseFifo.io.enq.valid := true.B\n",
    "        }\n",
    "        parseFifo.io.enq.bits.last := io.in_last\n",
    "        io.in_ready := true.B\n",
    "        parseFifoEnqState := 0.U\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val seek_valid = RegInit(false.B)\n",
    "  val seekState = RegInit(0.U(3.W))\n",
    "  val tag = Reg(UInt(log2Up(num_threads).W))\n",
    "  val addr = Reg(UInt(num_regs_lg.W))\n",
    "  val headerLen = Reg(UInt(6.W))\n",
    "  val opcode = Reg(UInt(opcode_width.W))\n",
    "  val fillEn = Reg(Bool())\n",
    "  val pktFifo_in_r = Reg(UInt(256.W))\n",
    "  val pktFifo_empty_r = Reg(UInt(6.W))\n",
    "  val lastSeen = RegInit(false.B)\n",
    "\n",
    "  shifter.io.fifo_in := parseFifo.io.deq.bits.bits.asTypeOf(chiselTypeOf(shifter.io.fifo_in))\n",
    "  shifter.io.fifo_in_last := parseFifo.io.deq.bits.last\n",
    "  shifter.io.fifo_in_empty := parseFifo.io.deq.bits.empty\n",
    "  shifter.io.fifo_valid := parseFifo.io.deq.valid\n",
    "  parseFifo.io.deq.ready := shifter.io.fifo_ready\n",
    "  shifter.io.shift_read_width := 0.U\n",
    "  shifter.io.in_valid := false.B\n",
    "  shifter.io.shift_en := false.B\n",
    "  shifter.io.read_en := false.B\n",
    "  shifter.io.clear := false.B\n",
    "\n",
    "  io.out_valid := false.B\n",
    "  io.out_wen := false.B\n",
    "  io.out_tag := tag\n",
    "  io.out_addr := addr\n",
    "  io.out_data := shifter.io.out_data\n",
    "  io.ar_ready := false.B\n",
    "  io.pkt_buf_valid := false.B\n",
    "  io.pkt_buf_data := DontCare\n",
    "  when (seekState === 0.U) {\n",
    "    // IDLE\n",
    "    io.ar_ready := true.B\n",
    "    when (io.ar_valid) {\n",
    "      tag := io.ar_tag\n",
    "      addr := io.ar_rd\n",
    "      // val ar_src = Mux(io.ar_opcode(3).asBool, io.ar_bits, io.ar_imm)\n",
    "      val ar_src = io.ar_imm + io.ar_bits\n",
    "      headerLen := ar_src(5, 0)\n",
    "      opcode := io.ar_opcode\n",
    "      shifter.io.shift_read_width := ar_src(5, 0)\n",
    "      shifter.io.shift_en := io.ar_opcode(1).asBool\n",
    "      shifter.io.read_en := io.ar_opcode(0).asBool\n",
    "      when (io.ar_opcode(1, 0) =/= 0.U) {\n",
    "        shifter.io.in_valid := true.B\n",
    "        when (shifter.io.in_ready) {\n",
    "          seekState := 2.U\n",
    "        } .otherwise {\n",
    "          seekState := 1.U\n",
    "        }\n",
    "      } .elsewhen (io.ar_opcode(2) === 1.U) {\n",
    "        parseDone := true.B\n",
    "        seekState := 4.U\n",
    "      }\n",
    "    }\n",
    "  } .elsewhen (seekState === 1.U) {\n",
    "    // Resume\n",
    "    shifter.io.shift_read_width := headerLen\n",
    "    shifter.io.shift_en := opcode(1).asBool\n",
    "    shifter.io.read_en := opcode(0).asBool\n",
    "    shifter.io.in_valid := true.B\n",
    "    when (shifter.io.in_ready) {\n",
    "      seekState := 2.U\n",
    "    }\n",
    "  } .elsewhen (seekState === 2.U) {\n",
    "    // Output, shift\n",
    "    when (opcode(0) === 1.U) {\n",
    "      io.out_wen := true.B\n",
    "    }\n",
    "    when (opcode(0) === 0.U || io.out_ready) {\n",
    "      when (opcode(2) === 1.U) {\n",
    "        parseDone := true.B\n",
    "        seekState := 4.U\n",
    "      } .otherwise {\n",
    "        io.out_valid := true.B\n",
    "        seekState := 0.U\n",
    "      }\n",
    "    }\n",
    "  } .elsewhen (seekState === 4.U) {\n",
    "    // dump out the remaining data in the buffer\n",
    "    val pktFifo_in = Wire(new pkt_buf_t(num_threads))\n",
    "    pktFifo_in.data := shifter.io.buf_data\n",
    "    pktFifo_in.last := shifter.io.buf_last\n",
    "    pktFifo_in.tag := tag\n",
    "    pktFifo_in.empty := 64.U - shifter.io.buf_length\n",
    "    when (shifter.io.buf_length =/= 0.U) {\n",
    "      io.pkt_buf_valid := true.B\n",
    "    }\n",
    "    io.pkt_buf_data := pktFifo_in\n",
    "    when (io.pkt_buf_ready) {\n",
    "      shifter.io.clear := true.B\n",
    "      when (shifter.io.buf_last) {\n",
    "        io.out_valid := true.B\n",
    "        parseDone := false.B\n",
    "        seekState := 0.U\n",
    "      } .otherwise {\n",
    "        seekState := 5.U\n",
    "      }\n",
    "    }\n",
    "  } .elsewhen (seekState === 5.U) {\n",
    "    // drain parseFifo\n",
    "    shifter.io.clear := true.B\n",
    "    when (parseFifo.io.deq.valid) {\n",
    "      pktFifo_in_r := parseFifo.io.deq.bits.bits\n",
    "      pktFifo_empty_r := parseFifo.io.deq.bits.empty\n",
    "      parseFifo.io.deq.ready := true.B\n",
    "      seekState := 6.U\n",
    "      when (parseFifo.io.deq.bits.last) {\n",
    "        lastSeen := true.B\n",
    "      }\n",
    "    } .otherwise {\n",
    "      seekState := 7.U\n",
    "    }\n",
    "  } .elsewhen (seekState === 6.U) {\n",
    "    shifter.io.clear := true.B\n",
    "    when (lastSeen || (!parseFifo.io.deq.valid) || (pktFifo_empty_r =/= 0.U)) {\n",
    "      io.pkt_buf_data.data := pktFifo_in_r\n",
    "      io.pkt_buf_data.tag := tag\n",
    "      io.pkt_buf_data.last := lastSeen\n",
    "      io.pkt_buf_data.empty := 32.U + pktFifo_empty_r\n",
    "      io.pkt_buf_valid := true.B\n",
    "      when (io.pkt_buf_ready) {\n",
    "        when (lastSeen) {\n",
    "          io.out_valid := true.B\n",
    "          parseDone := false.B\n",
    "          lastSeen := false.B\n",
    "          seekState := 0.U\n",
    "        } .elsewhen (!parseFifo.io.deq.valid) {\n",
    "          seekState := 7.U\n",
    "        } .otherwise {\n",
    "          seekState := 5.U\n",
    "        }\n",
    "      }\n",
    "    } .elsewhen (parseFifo.io.deq.valid) {\n",
    "      io.pkt_buf_data.data := Cat(parseFifo.io.deq.bits.bits, pktFifo_in_r)\n",
    "      io.pkt_buf_data.tag := tag\n",
    "      io.pkt_buf_data.last := parseFifo.io.deq.bits.last\n",
    "      io.pkt_buf_data.empty := pktFifo_empty_r\n",
    "      io.pkt_buf_valid := true.B\n",
    "      when (io.pkt_buf_ready) {\n",
    "        parseFifo.io.deq.ready := true.B\n",
    "        when (parseFifo.io.deq.bits.last) {\n",
    "          io.out_valid := true.B\n",
    "          parseDone := false.B\n",
    "          seekState := 0.U\n",
    "        } .otherwise {\n",
    "          seekState := 5.U\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  } .elsewhen (seekState === 7.U) {\n",
    "    // drain remaining flits\n",
    "    shifter.io.clear := true.B\n",
    "    io.in_ready := io.pkt_buf_ready\n",
    "    when (io.in_valid) {\n",
    "      io.pkt_buf_data.data := io.in_data\n",
    "      io.pkt_buf_data.tag := tag\n",
    "      io.pkt_buf_data.last := io.in_last\n",
    "      io.pkt_buf_data.empty := io.in_empty\n",
    "      io.pkt_buf_valid := true.B\n",
    "      when (io.pkt_buf_ready) {\n",
    "        when (io.in_last) {\n",
    "          io.out_valid := true.B\n",
    "          parseDone := false.B\n",
    "          seekState := 0.U\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## inputUnit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36minputUnit\u001b[39m"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class inputUnit(reg_width: Int, num_regs_lg: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val in_valid     = Input(Bool())\n",
    "    val in_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val in_data      = Input(UInt(512.W))\n",
    "    val in_empty     = Input(UInt(6.W))\n",
    "    val in_last      = Input(Bool())\n",
    "    val in_ready     = Output(Bool())\n",
    "\n",
    "    val out_ready    = Input(Bool())\n",
    "    val out_valid    = Output(Bool())\n",
    "    val out_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "    val out_flag     = Output(UInt(ip_width.W))\n",
    "    val out_wen      = Output(Vec(2, Bool()))\n",
    "    val out_addr     = Output(Vec(2, UInt(num_regs_lg.W)))\n",
    "    val out_data     = Output(Vec(2, UInt(reg_width.W)))\n",
    "\n",
    "    val idle_threads = Input(Vec(num_threads, Bool()))\n",
    "    val new_thread   = Output(Bool())\n",
    "    val new_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "    val ar_valid     = Input(Bool())\n",
    "    val ar_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val ar_opcode    = Input(UInt(opcode_width.W))\n",
    "    val ar_rd        = Input(UInt(num_regs_lg.W))\n",
    "    val ar_bits      = Input(UInt(32.W))\n",
    "    val ar_imm       = Input(UInt(32.W))\n",
    "    val ar_ready     = Output(Bool())\n",
    "\n",
    "    // To output unit\n",
    "    val pkt_buf_data  = Output(new pkt_buf_t(num_threads))\n",
    "    val pkt_buf_valid = Output(Bool())\n",
    "    val pkt_buf_ready = Input(Bool())\n",
    "  })\n",
    "  // opcode(0) = 0: not write back, 1: write back\n",
    "  // opcode(1) = 0: not shift, 1: shift\n",
    "  // opcode(2) = 0: parse not done, 1: parse done\n",
    "  // opcode(3) = 0: select imm, 1: select reg\n",
    "\n",
    "  val PKT_BUF_DEPTH = 512\n",
    "  val pktFifo = Module(new Queue(new pkt_buf_t(num_threads), PKT_BUF_DEPTH))\n",
    "\n",
    "  val threadState = RegInit(0.U(1.W))\n",
    "  val sThreadEncoder = Module(new RREncode(num_threads))\n",
    "  val sThread = sThreadEncoder.io.chosen\n",
    "\n",
    "  sThreadEncoder.io.valid := io.idle_threads\n",
    "  sThreadEncoder.io.ready := sThread =/= (num_threads.U)\n",
    "  io.new_thread := false.B\n",
    "  io.new_tag := sThread\n",
    "  when (threadState === 0.U) {\n",
    "    when (io.in_valid && io.in_ready && (sThread =/= (num_threads.U))) {\n",
    "      io.new_thread := true.B\n",
    "      threadState := 1.U\n",
    "    }\n",
    "  } .otherwise {\n",
    "    when (io.ar_valid && (io.ar_opcode(2) === 1.U)) {\n",
    "      threadState := 0.U\n",
    "    }\n",
    "  }\n",
    "\n",
    "  val inputCore = Module(new inputUnit_core(reg_width, num_regs_lg, opcode_width, num_threads))\n",
    "  inputCore.io.in_valid := io.in_valid\n",
    "  inputCore.io.in_tag := io.in_tag\n",
    "  inputCore.io.in_data := io.in_data\n",
    "  inputCore.io.in_empty := io.in_empty\n",
    "  inputCore.io.in_last := io.in_last\n",
    "  io.in_ready := inputCore.io.in_ready\n",
    "  inputCore.io.ar_valid := io.ar_valid\n",
    "  inputCore.io.ar_tag := io.ar_tag\n",
    "  inputCore.io.ar_opcode := io.ar_opcode\n",
    "  inputCore.io.ar_rd := io.ar_rd\n",
    "  inputCore.io.ar_bits := io.ar_bits\n",
    "  inputCore.io.ar_imm := io.ar_imm\n",
    "  io.ar_ready := inputCore.io.ar_ready\n",
    "  inputCore.io.out_ready := io.out_ready\n",
    "  io.out_valid := inputCore.io.out_valid\n",
    "  io.out_tag   := inputCore.io.out_tag\n",
    "  io.out_wen(0)   := inputCore.io.out_wen\n",
    "  io.out_addr(0)  := inputCore.io.out_addr\n",
    "  io.out_data(0)  := inputCore.io.out_data\n",
    "  io.out_wen(1) := false.B\n",
    "  io.out_addr(1) := 0.U\n",
    "  io.out_data(1) := DontCare\n",
    "  io.out_flag := 0.U\n",
    "\n",
    "  pktFifo.io.enq.valid := inputCore.io.pkt_buf_valid\n",
    "  pktFifo.io.enq.bits := inputCore.io.pkt_buf_data\n",
    "  inputCore.io.pkt_buf_ready := pktFifo.io.enq.ready\n",
    "\n",
    "  io.pkt_buf_data := pktFifo.io.deq.bits\n",
    "  io.pkt_buf_valid := pktFifo.io.deq.valid\n",
    "  pktFifo.io.deq.ready := io.pkt_buf_ready\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## outputUnit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36moutputUnit\u001b[39m"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class outputUnit(reg_width: Int, num_regs_lg: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val out_ready    = Input(Bool())\n",
    "    val out_valid    = Output(Bool())\n",
    "    val out_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "    val out_data     = Output(UInt(512.W))\n",
    "    val out_empty    = Output(UInt(6.W))\n",
    "    val out_last     = Output(Bool())\n",
    "\n",
    "    val ar_valid     = Input(Bool())\n",
    "    val ar_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val ar_opcode    = Input(UInt(opcode_width.W))\n",
    "    val ar_rs        = Input(UInt(num_regs_lg.W))\n",
    "    val ar_bits      = Input(UInt(reg_width.W))\n",
    "    val ar_imm       = Input(UInt(32.W))\n",
    "    val ar_ready     = Output(Bool())\n",
    "\n",
    "    val r_valid      = Output(Bool())\n",
    "    val r_flag       = Output(UInt(ip_width.W))\n",
    "    val r_tag        = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "    // from input unit\n",
    "    val pkt_buf_data  = Input(new pkt_buf_t(num_threads))\n",
    "    val pkt_buf_valid = Input(Bool())\n",
    "    val pkt_buf_ready = Output(Bool())\n",
    "\n",
    "    // dump regfile interface\n",
    "    val rd_req_valid  = Output(Bool())\n",
    "    val rd_req_ready  = Input(Bool())\n",
    "    val rd_req        = Output(new BFU_regfile_req_t(log2Up(num_threads), num_regs_lg))\n",
    "    val rd_rsp_valid  = Input(Bool())\n",
    "    val rd_rsp_ready  = Output(Bool())\n",
    "    val rd_rsp        = Input(new BFU_regfile_rsp_t(reg_width))\n",
    "  })\n",
    "\n",
    "  io.ar_ready := io.out_ready\n",
    "  io.out_valid := io.ar_valid\n",
    "  io.out_tag := io.ar_tag\n",
    "  io.out_data := io.ar_bits\n",
    "  io.out_empty := 64.U - io.ar_imm\n",
    "  io.out_last := true.B\n",
    "\n",
    "  io.r_valid := RegNext(io.ar_valid & io.out_ready)\n",
    "  io.r_flag := DontCare\n",
    "  io.r_tag := RegNext(io.ar_tag)\n",
    "\n",
    "  io.pkt_buf_ready := true.B\n",
    "\n",
    "  io.rd_req_valid := false.B\n",
    "  io.rd_req := DontCare\n",
    "  io.rd_rsp_ready := true.B\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## inOutUnit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36minOutUnit\u001b[39m"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class inOutUnit(reg_width: Int, num_regs_lg: Int, opcode_width: Int, num_threads: Int, ip_width: Int) extends MultiIOModule {\n",
    "  val io = IO(new Bundle {\n",
    "    val in_valid     = Input(Bool())\n",
    "    val in_tag       = Input(UInt(log2Up(num_threads).W))  // io.rd_req_valid  ioUnit.io.rd_req  ioUnit.io.rd_req_ready \n",
    "    val in_data      = Input(UInt(512.W))\n",
    "    val in_empty     = Input(UInt(6.W))\n",
    "    val in_last      = Input(Bool())\n",
    "    val in_ready     = Output(Bool())\n",
    "\n",
    "    val out_ready    = Input(Bool())\n",
    "    val out_valid    = Output(Bool())\n",
    "    val out_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "    val out_data     = Output(UInt(512.W))\n",
    "    val out_empty    = Output(UInt(6.W))\n",
    "    val out_last     = Output(Bool())\n",
    "\n",
    "    val ar_valid     = Input(Bool())\n",
    "    val ar_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "    val ar_opcode    = Input(UInt(opcode_width.W))\n",
    "    val ar_rd        = Input(UInt(num_regs_lg.W))\n",
    "    val ar_bits      = Input(UInt(reg_width.W))\n",
    "    val ar_imm       = Input(UInt(32.W))\n",
    "    val ar_ready     = Output(Bool())\n",
    "\n",
    "    val w_ready      = Input(Bool())\n",
    "    val w_valid      = Output(Bool())\n",
    "    val w_tag        = Output(UInt(log2Up(num_threads).W))\n",
    "    val w_flag       = Output(UInt(ip_width.W))\n",
    "    val w_wen        = Output(Vec(2, Bool()))\n",
    "    val w_addr       = Output(Vec(2, UInt(num_regs_lg.W)))\n",
    "    val w_data       = Output(Vec(2, UInt(reg_width.W)))\n",
    "\n",
    "    val idle_threads = Input(Vec(num_threads, Bool()))\n",
    "    val new_thread   = Output(Bool())\n",
    "    val new_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "    val r_valid      = Output(Bool())\n",
    "    val r_flag       = Output(UInt(ip_width.W))\n",
    "    val r_tag        = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "    val rd_req_valid = Output(Bool())\n",
    "    val rd_req_ready = Input(Bool())\n",
    "    val rd_req       = Output(new BFU_regfile_req_t(log2Up(num_threads), num_regs_lg))\n",
    "    val rd_rsp_valid = Input(Bool())\n",
    "    val rd_rsp_ready = Output(Bool())\n",
    "    val rd_rsp       = Input(new BFU_regfile_rsp_t(reg_width))\n",
    "\n",
    "  })\n",
    "\n",
    "  val ar_ready_in = Wire(Bool())\n",
    "  val ar_ready_out = Wire(Bool())\n",
    "  val ar_valid_in = Wire(Bool())\n",
    "  val ar_valid_out = Wire(Bool())\n",
    "\n",
    "  io.ar_ready := Mux((io.ar_opcode(opcode_width-1) === 1.U), ar_ready_out, ar_ready_in)\n",
    "  ar_valid_in := Mux((io.ar_opcode(opcode_width-1) === 1.U), false.B, io.ar_valid)\n",
    "  ar_valid_out := Mux((io.ar_opcode(opcode_width-1) === 1.U), io.ar_valid, false.B)\n",
    "\n",
    "  //***************************************************************//\n",
    "  //***************    Input Unit     *****************************//\n",
    "  //***************************************************************//\n",
    "  val inputU = Module(new inputUnit(reg_width, num_regs_lg, opcode_width, num_threads, ip_width))\n",
    "\n",
    "  inputU.io.in_valid     := io.in_valid\n",
    "  inputU.io.in_tag       := io.in_tag\n",
    "  inputU.io.in_data      := io.in_data\n",
    "  inputU.io.in_empty     := io.in_empty\n",
    "  inputU.io.in_last      := io.in_last\n",
    "  io.in_ready            := inputU.io.in_ready\n",
    "  inputU.io.out_ready    := io.w_ready\n",
    "  io.w_valid             := inputU.io.out_valid\n",
    "  io.w_tag               := inputU.io.out_tag\n",
    "  io.w_flag              := inputU.io.out_flag\n",
    "  io.w_wen               := inputU.io.out_wen\n",
    "  io.w_addr              := inputU.io.out_addr\n",
    "  io.w_data              := inputU.io.out_data\n",
    "  inputU.io.idle_threads := io.idle_threads\n",
    "  io.new_thread          := inputU.io.new_thread\n",
    "  io.new_tag             := inputU.io.new_tag\n",
    "  inputU.io.ar_valid     := ar_valid_in\n",
    "  inputU.io.ar_tag       := io.ar_tag\n",
    "  inputU.io.ar_opcode    := io.ar_opcode\n",
    "  inputU.io.ar_rd        := io.ar_rd\n",
    "  inputU.io.ar_bits      := io.ar_bits\n",
    "  inputU.io.ar_imm       := io.ar_imm\n",
    "  ar_ready_in            := inputU.io.ar_ready\n",
    "\n",
    "  //***************************************************************//\n",
    "  //***************    Output Unit     ****************************//\n",
    "  //***************************************************************//\n",
    "\n",
    "  val outputU = Module(new outputUnit(reg_width, num_regs_lg, opcode_width, num_threads, ip_width))\n",
    "\n",
    "  outputU.io.out_ready    := io.out_ready\n",
    "  io.out_valid            := outputU.io.out_valid\n",
    "  io.out_tag              := outputU.io.out_tag\n",
    "  io.out_data             := outputU.io.out_data\n",
    "  io.out_empty            := outputU.io.out_empty\n",
    "  io.out_last             := outputU.io.out_last\n",
    "  outputU.io.ar_valid     := ar_valid_out\n",
    "  outputU.io.ar_tag       := io.ar_tag\n",
    "  outputU.io.ar_opcode    := io.ar_opcode\n",
    "  outputU.io.ar_rs        := io.ar_rd\n",
    "  outputU.io.ar_bits      := io.ar_bits\n",
    "  outputU.io.ar_imm       := io.ar_imm\n",
    "  ar_ready_out            := outputU.io.ar_ready\n",
    "  io.r_valid              := outputU.io.r_valid\n",
    "  io.r_flag               := outputU.io.r_flag\n",
    "  io.r_tag                := outputU.io.r_tag\n",
    "  io.rd_req_valid         := outputU.io.rd_req_valid\n",
    "  outputU.io.rd_req_ready := io.rd_req_ready\n",
    "  io.rd_req               := outputU.io.rd_req\n",
    "  outputU.io.rd_rsp_valid := io.rd_rsp_valid\n",
    "  io.rd_rsp_ready         := outputU.io.rd_rsp_ready\n",
    "  outputU.io.rd_rsp       := io.rd_rsp\n",
    "\n",
    "  //***************************************************************//\n",
    "  //*************  Input Unit <->  Output Unit ********************//\n",
    "  //***************************************************************//\n",
    "\n",
    "  outputU.io.pkt_buf_data := inputU.io.pkt_buf_data\n",
    "  outputU.io.pkt_buf_valid := inputU.io.pkt_buf_valid\n",
    "  inputU.io.pkt_buf_ready := outputU.io.pkt_buf_ready\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ram"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       " \n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mjava.io.File\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.{HasBlackBoxInline, HasBlackBoxPath, HasBlackBoxResource}\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.stage.ChiselGeneratorAnnotation\n",
       "\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mram_simple2port\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mram_qp\u001b[39m"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    " \n",
    "import java.io.File\n",
    "import chisel3._\n",
    "import chisel3.util.{HasBlackBoxInline, HasBlackBoxPath, HasBlackBoxResource}\n",
    "import chisel3.stage.ChiselGeneratorAnnotation\n",
    "\n",
    "\n",
    "class ram_simple2port(num: Int, width: Int) extends\n",
    "  BlackBox(Map(\"AWIDTH\" -> log2Up(num),\n",
    "               \"DWIDTH\" -> width,\n",
    "               \"DEPTH\"  -> num)) with HasBlackBoxPath {\n",
    "  val io = IO(new Bundle {\n",
    "    val clock     = Input(Clock())\n",
    "    val data      = Input(UInt(width.W))\n",
    "    val rdaddress = Input(UInt(log2Up(num).W))\n",
    "    val rden      = Input(Bool())\n",
    "    val wraddress = Input(UInt(log2Up(num).W))\n",
    "    val wren      = Input(Bool())\n",
    "    val q         = Output(UInt(width.W))\n",
    "  })\n",
    "\n",
    "  // addResource(\"/ram_simple2port_sim.v\")\n",
    "  addPath(new File(\"/chisel-bootcamp/workspace/build/hw-gen/ram_simple2port_sim.v\").getCanonicalPath)\n",
    "\n",
    "}\n",
    "\n",
    "class ram_qp(num: Int, width: Int) extends \n",
    "  BlackBox(Map(\"AWIDTH\" -> log2Up(num),\n",
    "               \"DWIDTH\" -> width,\n",
    "               \"DEPTH\"  -> num)) with HasBlackBoxPath {\n",
    "  val io = IO(new Bundle {\n",
    "    val read_address_a  = Input(UInt(log2Up(num).W))\n",
    "    val read_address_b  = Input(UInt(log2Up(num).W))\n",
    "    val q_a             = Output(UInt(width.W))\n",
    "    val q_b             = Output(UInt(width.W))\n",
    "\n",
    "    val wren_a          = Input(Bool())\n",
    "    val wren_b          = Input(Bool())\n",
    "    val write_address_a = Input(UInt(log2Up(num).W))\n",
    "    val write_address_b = Input(UInt(log2Up(num).W))\n",
    "    val data_a          = Input(UInt(width.W))\n",
    "    val data_b          = Input(UInt(width.W))\n",
    "\n",
    "    val clock           = Input(Clock())\n",
    "  })\n",
    "\n",
    "  // addResource(\"/ram_qp_sim.v\")\n",
    "  addPath(new File(\"/chisel-bootcamp/workspace/build/hw-gen/ram_qp_sim.v\").getCanonicalPath)\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## regfile regread"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.PriorityEncoder\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.experimental.ChiselEnum\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRegfile\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRegRead\u001b[39m"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    "import chisel3.util.PriorityEncoder\n",
    "import chisel3.experimental.ChiselEnum\n",
    "\n",
    "class Regfile(num: Int, width: Int, num_blocks: Int, block_widths: Array[Int]) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val rdAddr1 = Input(UInt(log2Up(num).W))\n",
    "    val rdAddr2 = Input(UInt(log2Up(num).W))\n",
    "    val rdData1 = Output(UInt(width.W))\n",
    "    val rdData2 = Output(UInt(width.W))\n",
    "\n",
    "    val wrEn1   = Input(Bool())\n",
    "    val wrEn2   = Input(Bool())\n",
    "    val wrBen1  = Input(UInt(num_blocks.W))\n",
    "    val wrBen2  = Input(UInt(num_blocks.W))\n",
    "    val wrAddr1 = Input(UInt(log2Up(num).W))\n",
    "    val wrAddr2 = Input(UInt(log2Up(num).W))\n",
    "    val wrData1 = Input(UInt(width.W))\n",
    "    val wrData2 = Input(UInt(width.W))\n",
    "  })\n",
    "\n",
    "  val mems = for (i <- 0 until num_blocks) yield {\n",
    "    val mem = Module(new ram_qp(num, block_widths(i)))\n",
    "    mem\n",
    "  }\n",
    "  val rdData1 = Wire(MixedVec((0 until num_blocks) map {i => UInt(block_widths(i).W)}))\n",
    "  val rdData2 = Wire(MixedVec((0 until num_blocks) map {i => UInt(block_widths(i).W)}))\n",
    "  var pos = 0\n",
    "  for (i <- 0 until num_blocks) {\n",
    "    mems(i).io.clock := clock\n",
    "    mems(i).io.read_address_a := io.rdAddr1\n",
    "    mems(i).io.read_address_b := io.rdAddr2\n",
    "    mems(i).io.write_address_a := io.wrAddr1\n",
    "    mems(i).io.write_address_b := io.wrAddr2\n",
    "    mems(i).io.wren_a := io.wrEn1 && io.wrBen1(i)\n",
    "    mems(i).io.wren_b := io.wrEn2 && io.wrBen2(i)\n",
    "    mems(i).io.data_a := io.wrData1(pos+block_widths(i)-1, pos)\n",
    "    mems(i).io.data_b := io.wrData2(pos+block_widths(i)-1, pos)\n",
    "    pos = pos + block_widths(i)\n",
    "    rdData1(i) := mems(i).io.q_a\n",
    "    rdData2(i) := mems(i).io.q_b\n",
    "  }\n",
    "\n",
    "  io.rdData1 := rdData1.asUInt\n",
    "  io.rdData2 := rdData2.asUInt\n",
    "\n",
    "}\n",
    "\n",
    "class RegRead(threadnum: Int, num_rd: Int, num_wr: Int, num_regs: Int, reg_w: Int, num_blocks: Int, block_widths: Array[Int]) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val rdEn        = Input(Bool())\n",
    "    val thread_rd   = Input(UInt(log2Up(threadnum).W))\n",
    "    val rdAddr1     = Input(Vec(num_rd, UInt(log2Up(num_regs).W)))\n",
    "    val rdAddr2     = Input(Vec(num_rd, UInt(log2Up(num_regs).W)))\n",
    "    val rdData1     = Output(Vec(num_rd, UInt(reg_w.W)))\n",
    "    val rdData2     = Output(Vec(num_rd, UInt(reg_w.W)))\n",
    "\n",
    "    val wrEn        = Input(Bool())\n",
    "    val wrEn1       = Input(Vec(num_wr, Bool()))\n",
    "    val wrEn2       = Input(Vec(num_wr, Bool()))\n",
    "    val thread_wr   = Input(UInt(log2Up(threadnum).W))\n",
    "    val wrBen1      = Input(Vec(num_wr, UInt(num_blocks.W)))\n",
    "    val wrBen2      = Input(Vec(num_wr, UInt(num_blocks.W)))\n",
    "    val wrAddr1     = Input(Vec(num_wr, UInt(log2Up(num_regs).W)))\n",
    "    val wrAddr2     = Input(Vec(num_wr, UInt(log2Up(num_regs).W)))\n",
    "    val wrData1     = Input(Vec(num_wr, UInt(reg_w.W)))\n",
    "    val wrData2     = Input(Vec(num_wr, UInt(reg_w.W)))\n",
    "  })\n",
    "\n",
    "  val num_regfile = scala.math.pow(2, log2Up(num_rd)).toInt\n",
    "  val regfile = Seq.fill(num_regfile)(Module(new Regfile(num_regs*threadnum/num_regfile, reg_w, num_blocks, block_widths)))\n",
    "\n",
    "  // Read logic\n",
    "  val thread_rd_vec = Reg(Vec(num_rd+1, UInt(log2Up(threadnum).W)))\n",
    "  if (num_rd > 1) {\n",
    "    val state_rd = RegInit(VecInit(Seq.fill(num_regfile)(0.U(log2Up(num_rd).W))))\n",
    "    val thread_rd = Reg(Vec(num_regfile, UInt(log2Up(threadnum/num_regfile).W)))\n",
    "    val rdAddr1 = Reg(Vec(num_regfile, Vec(num_rd, UInt(log2Up(num_regs).W))))\n",
    "    val rdAddr2 = Reg(Vec(num_regfile, Vec(num_rd, UInt(log2Up(num_regs).W))))\n",
    "    for (i <- 0 until num_regfile) {\n",
    "      when (state_rd(i) === 0.U) {\n",
    "        when (io.rdEn && (io.thread_rd(log2Up(num_regfile)-1, 0) === i.U)) {\n",
    "          regfile(i).io.rdAddr1 := Cat(io.thread_rd(log2Up(threadnum)-1, log2Up(num_regfile)), io.rdAddr1(state_rd(i)))\n",
    "          regfile(i).io.rdAddr2 := Cat(io.thread_rd(log2Up(threadnum)-1, log2Up(num_regfile)), io.rdAddr2(state_rd(i)))\n",
    "          rdAddr1(i) := io.rdAddr1\n",
    "          rdAddr2(i) := io.rdAddr2\n",
    "          thread_rd(i) := io.thread_rd(log2Up(threadnum)-1, log2Up(num_regfile))\n",
    "          state_rd(i) := 1.U\n",
    "        } .otherwise {\n",
    "          regfile(i).io.rdAddr1 := Cat(io.thread_rd(log2Up(threadnum)-1, log2Up(num_regfile)), io.rdAddr1(0))\n",
    "          regfile(i).io.rdAddr2 := Cat(io.thread_rd(log2Up(threadnum)-1, log2Up(num_regfile)), io.rdAddr2(0))\n",
    "        }\n",
    "      } .otherwise {\n",
    "        regfile(i).io.rdAddr1 := Cat(thread_rd(i), rdAddr1(i)(state_rd(i)))\n",
    "        regfile(i).io.rdAddr2 := Cat(thread_rd(i), rdAddr2(i)(state_rd(i)))\n",
    "        when (state_rd(i) + 1.U === num_rd.U) {\n",
    "          state_rd(i) := 0.U\n",
    "        } .otherwise {\n",
    "          state_rd(i) := state_rd(i) + 1.U\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  } else {\n",
    "    regfile(0).io.rdAddr1 := Cat(io.thread_rd, io.rdAddr1(0))\n",
    "    regfile(0).io.rdAddr2 := Cat(io.thread_rd, io.rdAddr2(0))\n",
    "  }\n",
    "\n",
    "  if (num_rd > 1) {\n",
    "    thread_rd_vec(0) := io.thread_rd\n",
    "    for (i <- 0 until num_rd) {\n",
    "      thread_rd_vec(i+1) := thread_rd_vec(i)\n",
    "    }\n",
    "    val rdData1 = Wire(Vec(num_regfile, UInt(reg_w.W)))\n",
    "    val rdData2 = Wire(Vec(num_regfile, UInt(reg_w.W)))\n",
    "    for (i <- 0 until num_regfile) {\n",
    "      rdData1(i) := regfile(i).io.rdData1\n",
    "      rdData2(i) := regfile(i).io.rdData2\n",
    "    }\n",
    "    for (i <- 0 until num_rd-1) {\n",
    "      val rdData1_vec = Reg(Vec(num_rd-1-i, UInt(reg_w.W)))\n",
    "      val rdData2_vec = Reg(Vec(num_rd-1-i, UInt(reg_w.W)))\n",
    "      val regfile_slct = Wire(UInt(log2Up(num_rd).W))\n",
    "      regfile_slct := thread_rd_vec(1+i)(log2Up(num_regfile)-1, 0)\n",
    "      rdData1_vec(0) := rdData1(regfile_slct)\n",
    "      rdData2_vec(0) := rdData2(regfile_slct)\n",
    "      if (i < num_rd-2) {\n",
    "        for (j <- 1 until num_rd-1-i) {\n",
    "          rdData1_vec(j) := rdData1_vec(j-1)\n",
    "          rdData2_vec(j) := rdData2_vec(j-1)\n",
    "        }\n",
    "      }\n",
    "      io.rdData1(i) := rdData1_vec(num_rd-2-i)\n",
    "      io.rdData2(i) := rdData2_vec(num_rd-2-i)\n",
    "    }\n",
    "    val regfile_slct = Wire(UInt(log2Up(num_rd).W))\n",
    "    regfile_slct := thread_rd_vec(num_rd)(log2Up(num_regfile)-1, 0)\n",
    "    io.rdData1(num_rd-1) := rdData1(regfile_slct)\n",
    "    io.rdData2(num_rd-1) := rdData2(regfile_slct)\n",
    "  } else {\n",
    "    io.rdData1(0) := regfile(0).io.rdData1\n",
    "    io.rdData2(0) := regfile(0).io.rdData2\n",
    "  }\n",
    "\n",
    "  // Write logic\n",
    "  if (num_wr > 1) {\n",
    "    for (i <- 0 until num_regfile) {\n",
    "      val state_wr = RegInit(0.U(log2Up(num_wr).W))\n",
    "      val thread_wr = Reg(UInt(log2Up(threadnum/num_regfile).W))\n",
    "      val wrAddr1 = Reg(Vec(num_wr, UInt(log2Up(num_regs).W)))\n",
    "      val wrAddr2 = Reg(Vec(num_wr, UInt(log2Up(num_regs).W)))\n",
    "      val wrEn1 = Reg(Vec(num_wr, Bool()))\n",
    "      val wrEn2 = Reg(Vec(num_wr, Bool()))\n",
    "      val wrBen1 = Reg(Vec(num_wr, UInt(num_blocks.W)))\n",
    "      val wrBen2 = Reg(Vec(num_wr, UInt(num_blocks.W)))\n",
    "      val wrData1 = Reg(Vec(num_wr, UInt(reg_w.W)))\n",
    "      val wrData2 = Reg(Vec(num_wr, UInt(reg_w.W)))\n",
    "      when (state_wr === 0.U) {\n",
    "        when (io.thread_wr(log2Up(num_regfile)-1, 0) === i.U) {\n",
    "          regfile(i).io.wrAddr1 := Cat(io.thread_wr(log2Up(threadnum)-1, log2Up(num_regfile)), io.wrAddr1(state_wr))\n",
    "          regfile(i).io.wrAddr2 := Cat(io.thread_wr(log2Up(threadnum)-1, log2Up(num_regfile)), io.wrAddr2(state_wr))\n",
    "          regfile(i).io.wrBen1 := io.wrBen1(state_wr)\n",
    "          regfile(i).io.wrBen2 := io.wrBen2(state_wr)\n",
    "          regfile(i).io.wrEn1 := io.wrEn1(state_wr)\n",
    "          regfile(i).io.wrEn2 := io.wrEn2(state_wr)\n",
    "          regfile(i).io.wrData1 := io.wrData1(state_wr)\n",
    "          regfile(i).io.wrData2 := io.wrData2(state_wr)\n",
    "          when (io.wrEn) {\n",
    "            thread_wr := io.thread_wr(log2Up(threadnum)-1, log2Up(num_regfile))\n",
    "            wrAddr1 := io.wrAddr1\n",
    "            wrAddr2 := io.wrAddr2\n",
    "            wrEn1 := io.wrEn1\n",
    "            wrEn2 := io.wrEn2\n",
    "            wrBen1 := io.wrBen1\n",
    "            wrBen2 := io.wrBen2\n",
    "            wrData1 := io.wrData1\n",
    "            wrData2 := io.wrData2\n",
    "            state_wr := 1.U\n",
    "            printf(\"Writing to reg %x: %x\\n\", wrAddr1.asUInt, wrData1.asUInt)\n",
    "            printf(\"Writing to reg %x: %x\\n\", wrAddr2.asUInt, wrData2.asUInt)\n",
    "          }\n",
    "        } .otherwise {\n",
    "          regfile(i).io.wrAddr1 := DontCare\n",
    "          regfile(i).io.wrAddr2 := DontCare\n",
    "          regfile(i).io.wrBen1 := DontCare\n",
    "          regfile(i).io.wrBen2 := DontCare\n",
    "          regfile(i).io.wrEn1 := false.B\n",
    "          regfile(i).io.wrEn2 := false.B\n",
    "          regfile(i).io.wrData1 := DontCare\n",
    "          regfile(i).io.wrData2 := DontCare\n",
    "        }\n",
    "      } .otherwise {\n",
    "        regfile(i).io.wrAddr1 := Cat(thread_wr, wrAddr1(state_wr))\n",
    "        regfile(i).io.wrAddr2 := Cat(thread_wr, wrAddr2(state_wr))\n",
    "        regfile(i).io.wrBen1 := wrBen1(state_wr)\n",
    "        regfile(i).io.wrBen2 := wrBen2(state_wr)\n",
    "        regfile(i).io.wrEn1 := wrEn1(state_wr)\n",
    "        regfile(i).io.wrEn2 := wrEn2(state_wr)\n",
    "        regfile(i).io.wrData1 := wrData1(state_wr)\n",
    "        regfile(i).io.wrData2 := wrData2(state_wr)\n",
    "        when (state_wr + 1.U === num_wr.U) {\n",
    "          state_wr := 0.U\n",
    "        } .otherwise {\n",
    "          state_wr := state_wr + 1.U\n",
    "        }\n",
    "      }\n",
    "    }\n",
    "  } else {\n",
    "    if (num_regfile > 1) {\n",
    "      for (i <- 0 until num_regfile) {\n",
    "        when (io.thread_wr(log2Up(num_regfile)-1, 0) === i.U) {\n",
    "          regfile(i).io.wrAddr1 := Cat(io.thread_wr(log2Up(threadnum)-1, log2Up(num_regfile)), io.wrAddr1(0))\n",
    "          regfile(i).io.wrAddr2 := Cat(io.thread_wr(log2Up(threadnum)-1, log2Up(num_regfile)), io.wrAddr2(0))\n",
    "          regfile(i).io.wrBen1 := io.wrBen1(0)\n",
    "          regfile(i).io.wrBen2 := io.wrBen2(0)\n",
    "          regfile(i).io.wrEn1 := io.wrEn1(0)\n",
    "          regfile(i).io.wrEn2 := io.wrEn2(0)\n",
    "          regfile(i).io.wrData1 := io.wrData1(0)\n",
    "          regfile(i).io.wrData2 := io.wrData2(0)\n",
    "          when (regfile(i).io.wrEn1) {\n",
    "            printf(\"Writing to reg %x: %x\\n\", regfile(i).io.wrAddr1.asUInt, regfile(i).io.wrData1.asUInt)\n",
    "          }\n",
    "          when (regfile(i).io.wrEn2) {\n",
    "            printf(\"Writing to reg %x: %x\\n\", regfile(i).io.wrAddr2.asUInt, regfile(i).io.wrData2.asUInt)\n",
    "          }\n",
    "        } .otherwise {\n",
    "          regfile(i).io.wrAddr1 := DontCare\n",
    "          regfile(i).io.wrAddr2 := DontCare\n",
    "          regfile(i).io.wrBen1 := DontCare\n",
    "          regfile(i).io.wrBen2 := DontCare\n",
    "          regfile(i).io.wrEn1 := false.B\n",
    "          regfile(i).io.wrEn2 := false.B\n",
    "          regfile(i).io.wrData1 := DontCare\n",
    "          regfile(i).io.wrData2 := DontCare\n",
    "        }\n",
    "      }\n",
    "    } else {\n",
    "      regfile(0).io.wrAddr1 := Cat(io.thread_wr, io.wrAddr1(0))\n",
    "      regfile(0).io.wrAddr2 := Cat(io.thread_wr, io.wrAddr2(0))\n",
    "      regfile(0).io.wrBen1 := io.wrBen1(0)\n",
    "      regfile(0).io.wrBen2 := io.wrBen2(0)\n",
    "      regfile(0).io.wrEn1 := io.wrEn1(0)\n",
    "      regfile(0).io.wrEn2 := io.wrEn2(0)\n",
    "      regfile(0).io.wrData1 := io.wrData1(0)\n",
    "      regfile(0).io.wrData2 := io.wrData2(0)\n",
    "    }\n",
    "  }\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## decode.scala"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecodeBranch\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecodeEIU\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecodeALUBFU\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecodeBFU\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mALUMicrocodes\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mBRMicrocodes\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mBFUMicrocodes\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecode\u001b[39m"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class DecodeBranch(inst_width: Int, num_regs_lg: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val instr     = Input(UInt(inst_width.W))\n",
    "    val brValid   = Output(Bool())\n",
    "    val brMode    = Output(UInt(4.W))\n",
    "    val rs1       = Output(UInt(num_regs_lg.W))\n",
    "    val rs2       = Output(UInt(num_regs_lg.W))\n",
    "    val rd        = Output(UInt(num_regs_lg.W))\n",
    "    val rdWrEn    = Output(Bool())\n",
    "    val pcOffset  = Output(SInt(21.W))\n",
    "  })\n",
    "\n",
    "  val OPCODE_LOW = 0\n",
    "  val OPCODE_HIGH = OPCODE_LOW + 6\n",
    "  val RD_LOW = OPCODE_HIGH + 1\n",
    "  val RD_HIGH = RD_LOW + num_regs_lg - 1\n",
    "  val FUNCT3_LOW = RD_HIGH + 1\n",
    "  val FUNCT3_HIGH = FUNCT3_LOW + 2\n",
    "  val RS1_LOW = FUNCT3_HIGH + 1\n",
    "  val RS1_HIGH = RS1_LOW + num_regs_lg - 1\n",
    "  val RS2_LOW = RS1_HIGH + 1\n",
    "  val RS2_HIGH = RS2_LOW + num_regs_lg - 1\n",
    "  val IMM_LOW = RS2_HIGH + 1\n",
    "  val IMM_HIGH = IMM_LOW + 6\n",
    "\n",
    "  val opcode = Wire(UInt(7.W))\n",
    "  opcode := io.instr(OPCODE_HIGH, OPCODE_LOW)\n",
    "  io.rd := io.instr(RD_HIGH, RD_LOW)\n",
    "  io.rs1 := io.instr(RS1_HIGH, RS1_LOW)\n",
    "  io.rs2 := io.instr(RS2_HIGH, RS2_LOW)\n",
    "  io.rdWrEn := false.B\n",
    "  io.pcOffset := 0.S\n",
    "  io.brMode := DontCare\n",
    "  io.brValid := true.B\n",
    "\n",
    "  when (opcode === 0x6f.U) {\n",
    "    when (io.rd =/= 0.U) {\n",
    "      io.brMode := 2.U\n",
    "      io.rdWrEn := true.B\n",
    "    } .otherwise {\n",
    "      io.brMode := 3.U\n",
    "    }\n",
    "    val tmp = Cat(io.instr(FUNCT3_LOW+19), io.instr(FUNCT3_LOW+7, FUNCT3_LOW), io.instr(FUNCT3_LOW+8), io.instr(FUNCT3_LOW+18, FUNCT3_LOW+9)).asSInt\n",
    "    io.pcOffset := tmp\n",
    "  } .elsewhen (opcode === 0x63.U) {\n",
    "    io.brMode := io.instr(FUNCT3_LOW+2, FUNCT3_LOW)\n",
    "    val tmp = Cat(io.instr(IMM_HIGH), io.instr(RD_LOW), io.instr(IMM_HIGH-1, IMM_LOW), io.instr(RD_LOW+4, RD_LOW+1)).asSInt\n",
    "    io.pcOffset := tmp\n",
    "  } .elsewhen (opcode === 0x67.U) {\n",
    "    val tmp = io.instr(RS2_LOW+11, RS2_LOW).asSInt\n",
    "    io.brMode := 8.U\n",
    "    io.pcOffset := tmp\n",
    "  } .otherwise {\n",
    "    io.brValid := false.B\n",
    "  }\n",
    "}\n",
    "\n",
    "class DecodeEIU(inst_width: Int, num_regs_lg: Int, num_src_pos_lg: Int, num_src_modes_lg: Int, num_dst_pos_lg: Int, num_dst_modes_lg: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val instr     = Input(UInt(inst_width.W))\n",
    "    val rs        = Output(UInt(num_regs_lg.W))\n",
    "    val rs_pos    = Output(UInt(num_src_pos_lg.W))\n",
    "    val rs_mode   = Output(UInt(num_src_modes_lg.W))\n",
    "    val rd        = Output(UInt(num_regs_lg.W))\n",
    "    val rd_pos    = Output(UInt(num_dst_pos_lg.W))\n",
    "    val rd_mode   = Output(UInt(num_dst_modes_lg.W))\n",
    "    val rdWrEn    = Output(Bool())\n",
    "  })\n",
    "\n",
    "  val OPCODE_LOW = 0\n",
    "  val OPCODE_HIGH = OPCODE_LOW + 6\n",
    "  val RD_LOW = OPCODE_HIGH + 1\n",
    "  val RD_HIGH = RD_LOW + num_regs_lg - 1\n",
    "  val FUNCT3_LOW = RD_HIGH + 1\n",
    "  val FUNCT3_HIGH = FUNCT3_LOW + 2\n",
    "  val RS1_LOW = FUNCT3_HIGH + 1\n",
    "  val RS1_HIGH = RS1_LOW + num_regs_lg - 1\n",
    "  val IMM_LOW = RS1_HIGH + 1\n",
    "  val IMM_HIGH = IMM_LOW + 11\n",
    "\n",
    "  io.rs := io.instr(RS1_HIGH, RS1_LOW)\n",
    "  io.rs_pos := io.instr(IMM_LOW+num_src_pos_lg-1, IMM_LOW)\n",
    "  io.rs_mode := io.instr(IMM_LOW+num_src_pos_lg+num_src_modes_lg-1, IMM_LOW+num_src_pos_lg)\n",
    "  io.rd := io.instr(RD_HIGH, RD_LOW)\n",
    "  io.rd_pos := io.instr(IMM_LOW+num_dst_pos_lg-1, IMM_LOW)\n",
    "  io.rd_mode := io.instr(IMM_LOW+num_dst_pos_lg+num_dst_modes_lg-1, IMM_LOW+num_dst_pos_lg)\n",
    "\n",
    "  io.rdWrEn := false.B\n",
    "  when ((io.instr(FUNCT3_LOW) === 1.U) && (io.rd =/= 0.U)) {\n",
    "    io.rdWrEn := true.B\n",
    "  }\n",
    "}\n",
    "\n",
    "class DecodeALUBFU(inst_width: Int, num_regs_lg: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val instr     = Input(UInt(inst_width.W))\n",
    "    val rs1       = Output(UInt(num_regs_lg.W))\n",
    "    val rs2       = Output(UInt(num_regs_lg.W))\n",
    "    val rd        = Output(UInt(num_regs_lg.W))\n",
    "    val rdWrEn    = Output(Bool())\n",
    "    val addEn     = Output(Bool())\n",
    "    val subEn     = Output(Bool())\n",
    "    val sltEn     = Output(Bool())\n",
    "    val sltuEn    = Output(Bool())\n",
    "    val andEn     = Output(Bool())\n",
    "    val orEn      = Output(Bool())\n",
    "    val xorEn     = Output(Bool())\n",
    "    val sllEn     = Output(Bool())\n",
    "    val srEn      = Output(Bool())\n",
    "    val srMode    = Output(Bool())\n",
    "    val luiEn     = Output(Bool())\n",
    "    val immSel    = Output(Bool())\n",
    "    val imm       = Output(SInt(32.W))\n",
    "    val mulEn     = Output(Bool())\n",
    "    val mulH      = Output(Bool())\n",
    "    val catEn     = Output(Bool())\n",
    "    // val divEn     = Output(Bool())\n",
    "    val remEn     = Output(Bool())\n",
    "    val rs1Signed = Output(Bool())\n",
    "    val rs2Signed = Output(Bool())\n",
    "    val bfu_valid  = Output(Bool())\n",
    "    val bfu_opcode = Output(UInt(6.W))\n",
    "  })\n",
    "\n",
    "  val OPCODE_LOW = 0\n",
    "  val OPCODE_HIGH = OPCODE_LOW + 6\n",
    "  val RD_LOW = OPCODE_HIGH + 1\n",
    "  val RD_HIGH = RD_LOW + num_regs_lg - 1\n",
    "  val FUNCT3_LOW = RD_HIGH + 1\n",
    "  val FUNCT3_HIGH = FUNCT3_LOW + 2\n",
    "  val RS1_LOW = FUNCT3_HIGH + 1\n",
    "  val RS1_HIGH = RS1_LOW + num_regs_lg - 1\n",
    "  val RS2_LOW = RS1_HIGH + 1\n",
    "  val RS2_HIGH = RS2_LOW + num_regs_lg - 1\n",
    "  val IMM_LOW = RS2_HIGH + 1\n",
    "  val IMM_HIGH = IMM_LOW + 6\n",
    "\n",
    "  val opcode = Wire(UInt(7.W))\n",
    "  val funct3 = Wire(UInt(3.W))\n",
    "  val imm12 = Wire(SInt(12.W))\n",
    "  val imm5 = Wire(SInt(5.W))\n",
    "  val imm32 = Wire(UInt(32.W))\n",
    "  opcode := io.instr(OPCODE_HIGH, OPCODE_LOW)\n",
    "  funct3 := io.instr(FUNCT3_HIGH, FUNCT3_LOW)\n",
    "  io.rd := io.instr(RD_HIGH, RD_LOW)\n",
    "  io.rs1 := io.instr(RS1_HIGH, RS1_LOW)\n",
    "  io.rs2 := io.instr(RS2_HIGH, RS2_LOW)\n",
    "  io.bfu_opcode := Cat(io.instr(OPCODE_LOW+6, OPCODE_LOW+4), io.instr(FUNCT3_LOW+2, FUNCT3_LOW))\n",
    "  io.rdWrEn := true.B\n",
    "  io.addEn  := false.B\n",
    "  io.subEn  := false.B\n",
    "  io.sltEn  := false.B\n",
    "  io.sltuEn := false.B\n",
    "  io.andEn  := false.B\n",
    "  io.orEn   := false.B\n",
    "  io.xorEn  := false.B\n",
    "  io.sllEn  := false.B\n",
    "  io.srEn   := false.B\n",
    "  io.srMode := false.B\n",
    "  io.luiEn  := false.B\n",
    "  io.immSel := false.B\n",
    "  io.mulEn  := false.B\n",
    "  io.mulH   := false.B\n",
    "  io.catEn  := false.B\n",
    "  // io.divEn  := false.B\n",
    "  io.remEn  := false.B\n",
    "  io.rs1Signed := true.B\n",
    "  io.rs2Signed := true.B\n",
    "  io.imm := 0.S\n",
    "  imm12 := io.instr(RS2_LOW+11, RS2_LOW).asSInt\n",
    "  imm5 := io.instr(RS2_LOW+4, RS2_LOW).asSInt\n",
    "  imm32 := Cat(io.instr(FUNCT3_LOW+19, FUNCT3_LOW), 0.U(12.W))\n",
    "\n",
    "  when (opcode === 0x13.U && io.instr(FUNCT3_HIGH, RD_LOW) === 0.U) {\n",
    "    io.rdWrEn := false.B\n",
    "  } .elsewhen (opcode(3, 0) === 0xb.U) {\n",
    "    when (io.rd === 0.U) {\n",
    "      io.rdWrEn := false.B\n",
    "    }\n",
    "  } .elsewhen (opcode === 0x23.U) {\n",
    "    io.rdWrEn := false.B\n",
    "  }\n",
    "\n",
    "  when (opcode(3, 0) === 0xb.U) {\n",
    "    io.bfu_valid := true.B\n",
    "  } .elsewhen (opcode === 3.U) {\n",
    "    io.bfu_valid := true.B\n",
    "  } .elsewhen (opcode === 0x23.U) {\n",
    "    io.bfu_valid := true.B\n",
    "  } .otherwise {\n",
    "    io.bfu_valid := false.B\n",
    "  }\n",
    "\n",
    "  when (opcode === 0x13.U) {\n",
    "    io.immSel := true.B\n",
    "  }\n",
    "\n",
    "  when (opcode === 0x37.U) {\n",
    "    io.luiEn := true.B\n",
    "    io.immSel := true.B\n",
    "  }\n",
    "\n",
    "  when (opcode === 0x13.U) {\n",
    "    when (funct3(1, 0) === 1.U) {\n",
    "      io.imm := imm5\n",
    "    } .otherwise {\n",
    "      io.imm := imm12\n",
    "    }\n",
    "  } .elsewhen (opcode === 0x37.U) {\n",
    "    io.imm := imm32.asSInt\n",
    "  } .elsewhen (opcode === 0x3.U) {\n",
    "    io.imm := imm12\n",
    "  } .elsewhen (opcode === 0x23.U) {\n",
    "    io.imm := Cat(io.instr(IMM_HIGH, IMM_LOW), io.instr(RD_LOW+4, RD_LOW)).asSInt\n",
    "  } .elsewhen (opcode(3, 0) === 0xb.U) {\n",
    "    io.imm := imm12\n",
    "  }\n",
    "\n",
    "  when (opcode === 0x13.U || ((opcode === 0x33.U) && (io.instr(IMM_LOW) === 0.U))) {\n",
    "    switch (funct3) {\n",
    "      is (0.U) {\n",
    "        when ((opcode === 0x33.U) && io.instr(IMM_LOW+5) === 1.U) {\n",
    "          io.subEn := true.B\n",
    "        } .otherwise {\n",
    "          io.addEn := true.B\n",
    "        }\n",
    "      }\n",
    "      is (1.U) {\n",
    "        io.sllEn := true.B\n",
    "      }\n",
    "      is (2.U) {\n",
    "        io.sltEn := true.B\n",
    "      }\n",
    "      is (3.U) {\n",
    "        io.sltuEn := true.B\n",
    "      }\n",
    "      is (4.U) {\n",
    "        io.xorEn := true.B\n",
    "      }\n",
    "      is (5.U) {\n",
    "        io.srEn := true.B\n",
    "        when (io.instr(IMM_LOW+5) === 1.U) {\n",
    "          io.srMode := true.B\n",
    "        } .otherwise {\n",
    "          io.srMode := false.B\n",
    "        }\n",
    "      }\n",
    "      is (6.U) {\n",
    "        io.orEn := true.B\n",
    "      }\n",
    "      is (7.U) {\n",
    "        io.andEn := true.B\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  when ((opcode === 0x33.U) && (io.instr(IMM_LOW) === 1.U)) {\n",
    "    switch (funct3) {\n",
    "      is (0.U) {\n",
    "        io.mulEn := true.B\n",
    "      }\n",
    "      is (1.U) {\n",
    "        io.mulEn := true.B\n",
    "        io.mulH := true.B\n",
    "      }\n",
    "      is (2.U) {\n",
    "        io.mulEn := true.B\n",
    "        io.mulH := true.B\n",
    "        io.rs1Signed := true.B\n",
    "        io.rs2Signed := false.B\n",
    "      }\n",
    "      is (3.U) {\n",
    "        io.mulEn := true.B\n",
    "        io.mulH := true.B\n",
    "        io.rs1Signed := false.B\n",
    "        io.rs2Signed := false.B\n",
    "      }\n",
    "      is (4.U) {\n",
    "        io.catEn := true.B\n",
    "        // io.divEn := true.B\n",
    "      }\n",
    "      is (5.U) {\n",
    "        io.catEn := true.B\n",
    "        // io.divEn := true.B\n",
    "        io.rs2Signed := false.B\n",
    "      }\n",
    "      is (6.U) {\n",
    "        io.remEn := true.B\n",
    "      }\n",
    "      is (7.U) {\n",
    "        io.remEn := true.B\n",
    "        io.rs2Signed := false.B\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "}\n",
    "\n",
    "class DecodeBFU(inst_width: Int, num_regs_lg: Int) extends Module {\n",
    "  val io = IO(new Bundle{\n",
    "    val instr     = Input(UInt(inst_width.W))\n",
    "    val valid     = Output(Bool())\n",
    "    val opcode    = Output(UInt(6.W))\n",
    "    val rs        = Output(Vec(2, UInt(num_regs_lg.W)))\n",
    "    val rd        = Output(UInt(num_regs_lg.W))\n",
    "    val rdWrEn    = Output(Bool())\n",
    "    val imm       = Output(UInt(12.W))\n",
    "  })\n",
    "\n",
    "  val OPCODE_LOW = 0\n",
    "  val OPCODE_HIGH = OPCODE_LOW + 6\n",
    "  val RD_LOW = OPCODE_HIGH + 1\n",
    "  val RD_HIGH = RD_LOW + num_regs_lg - 1\n",
    "  val FUNCT3_LOW = RD_HIGH + 1\n",
    "  val FUNCT3_HIGH = FUNCT3_LOW + 2\n",
    "  val RS1_LOW = FUNCT3_HIGH + 1\n",
    "  val RS1_HIGH = RS1_LOW + num_regs_lg - 1\n",
    "  val RS2_LOW = RS1_HIGH + 1\n",
    "  val RS2_HIGH = RS2_LOW + num_regs_lg - 1\n",
    "  val IMM_LOW = RS2_HIGH + 1\n",
    "  val IMM_HIGH = IMM_LOW + 6\n",
    "\n",
    "  val opcode = io.instr(OPCODE_HIGH, OPCODE_LOW)\n",
    "  io.opcode := Cat(io.instr(OPCODE_LOW+6, OPCODE_LOW+4), io.instr(FUNCT3_LOW+2, FUNCT3_LOW))\n",
    "  io.rd := io.instr(RD_HIGH, RD_LOW)\n",
    "  io.rs(0) := io.instr(RS1_HIGH, RS1_LOW)\n",
    "  io.rs(1) := io.instr(RS2_HIGH, RS2_LOW)\n",
    "  io.rdWrEn := false.B\n",
    "  io.imm := io.instr(RS2_LOW+11, RS2_LOW)\n",
    "\n",
    "  when (opcode(3, 0) === 0xb.U) {\n",
    "    io.valid := true.B\n",
    "    when (io.rd =/= 0.U && (opcode(6, 4) =/= 0.U) && (opcode(6, 4) =/= 5.U)) {\n",
    "      io.rdWrEn := true.B\n",
    "    }\n",
    "  } .elsewhen (opcode === 3.U) {\n",
    "    io.valid := true.B\n",
    "    when (io.rd =/= 0.U && opcode(5) === 0.U) {\n",
    "      io.rdWrEn := true.B\n",
    "    }\n",
    "  } .elsewhen (opcode === 0x23.U) {\n",
    "    io.valid := true.B\n",
    "    io.imm := Cat(io.instr(IMM_HIGH, IMM_LOW), io.instr(RD_LOW+4, RD_LOW))\n",
    "  } .otherwise {\n",
    "    io.valid := false.B\n",
    "  }\n",
    "\n",
    "\n",
    "}\n",
    "\n",
    "class ALUMicrocodes(num_alus: Int, num_regs_lg: Int, num_src_pos_lg: Int, num_src_modes_lg: Int) extends Bundle {\n",
    "  val bfu_valid = Vec(num_alus, Bool())\n",
    "  val opcode    = Vec(num_alus, UInt(6.W))\n",
    "  val rs1_pos   = Vec(num_alus, UInt(num_src_pos_lg.W))\n",
    "  val rs1_mode  = Vec(num_alus, UInt(num_src_modes_lg.W))\n",
    "  val rs2_pos   = Vec(num_alus, UInt(num_src_pos_lg.W))\n",
    "  val rs2_mode  = Vec(num_alus, UInt(num_src_modes_lg.W))\n",
    "  val rd        = Vec(num_alus, UInt(num_regs_lg.W))\n",
    "  val addEn     = Vec(num_alus, Bool())\n",
    "  val subEn     = Vec(num_alus, Bool())\n",
    "  val sltEn     = Vec(num_alus, Bool())\n",
    "  val sltuEn    = Vec(num_alus, Bool())\n",
    "  val andEn     = Vec(num_alus, Bool())\n",
    "  val orEn      = Vec(num_alus, Bool())\n",
    "  val xorEn     = Vec(num_alus, Bool())\n",
    "  val sllEn     = Vec(num_alus, Bool())\n",
    "  val srEn      = Vec(num_alus, Bool())\n",
    "  val srMode    = Vec(num_alus, Bool())\n",
    "  val luiEn     = Vec(num_alus, Bool())\n",
    "  val catEn     = Vec(num_alus, Bool())\n",
    "  val immSel    = Vec(num_alus, Bool())\n",
    "  val imm       = Vec(num_alus, SInt(32.W))\n",
    "\n",
    "  override def cloneType = (new ALUMicrocodes(num_alus, num_regs_lg, num_src_pos_lg, num_src_modes_lg).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "class BRMicrocodes(num_alus: Int, num_fus: Int) extends Bundle {\n",
    "  val brValid   = Bool()\n",
    "  val brMode    = UInt(4.W)\n",
    "  val rs1       = UInt(log2Up(num_alus*3+num_fus).W)\n",
    "  val rs2       = UInt(log2Up(num_alus*3+num_fus).W)\n",
    "  val pcOffset  = SInt(21.W)\n",
    "\n",
    "  override def cloneType = (new BRMicrocodes(num_alus, num_fus).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "class BFUMicrocodes(num_bfus: Int, num_regs_lg: Int) extends Bundle {\n",
    "  val opcode    = Vec(num_bfus, UInt(6.W))\n",
    "  val rs        = Vec(num_bfus, Vec(2, UInt(num_regs_lg.W)))\n",
    "  val rd        = Vec(num_bfus, UInt(num_regs_lg.W))\n",
    "  val bimm      = Vec(num_bfus, UInt(12.W))\n",
    "\n",
    "  override def cloneType = (new BFUMicrocodes(num_bfus, num_regs_lg).asInstanceOf[this.type])\n",
    "}\n",
    "\n",
    "class Decode(num_alus: Int, num_bfus: Int, num_fus: Int, inst_width: Int, num_regs_lg: Int, num_src_pos_lg: Int, num_src_modes_lg: Int, num_dst_pos_lg: Int, num_dst_modes_lg: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val instr     = Input(UInt(((num_alus*3+num_fus+1)*inst_width).W))\n",
    "\n",
    "    val rs1       = Output(Vec(num_fus, UInt(num_regs_lg.W)))\n",
    "    val rs2       = Output(Vec(num_fus, UInt(num_regs_lg.W)))\n",
    "    val rd        = Output(Vec(num_fus, UInt(num_regs_lg.W)))\n",
    "    val rd_pos    = Output(Vec(num_alus, UInt(num_dst_pos_lg.W)))\n",
    "    val rd_mode   = Output(Vec(num_alus, UInt(num_dst_modes_lg.W)))\n",
    "    val rdWrEn    = Output(Vec(num_fus, Bool()))\n",
    "\n",
    "    val bfuValids = Output(Vec(num_bfus, Bool()))\n",
    "    val brUcodes  = Output(new BRMicrocodes(num_alus, num_fus))\n",
    "    val aluUcodes = Output(new ALUMicrocodes(num_alus, num_regs_lg, num_src_pos_lg, num_src_modes_lg))\n",
    "    val bfuUcodes = Output(new BFUMicrocodes(num_fus-num_alus, num_regs_lg))\n",
    "  })\n",
    "  // num_alus cannot exceed num_regs, or index will be truncated\n",
    "  // assert(num_alus + num_bfus <= 32)\n",
    "\n",
    "  val branchDecoder = Module(new DecodeBranch(inst_width, num_regs_lg))\n",
    "  val eiuDecoders = Seq.fill(3*num_alus)(Module(new DecodeEIU(inst_width, num_regs_lg, num_src_pos_lg, num_src_modes_lg, num_dst_pos_lg, num_dst_modes_lg)))\n",
    "  val aluDecoders = Seq.fill(num_alus)(Module(new DecodeALUBFU(inst_width, num_regs_lg)))\n",
    "  val bfuDecoders = Seq.fill(num_fus-num_alus)(Module(new DecodeBFU(inst_width, num_regs_lg)))\n",
    "\n",
    "  // offsets for ALU operations\n",
    "  val ALU_PKT_WIDTH = 4*inst_width\n",
    "  val EXTRACT0_LOW = 0\n",
    "  val EXTRACT0_HIGH = EXTRACT0_LOW + inst_width - 1\n",
    "  val EXTRACT1_LOW = EXTRACT0_HIGH + 1\n",
    "  val EXTRACT1_HIGH = EXTRACT1_LOW + inst_width - 1\n",
    "  val ALU_LOW = EXTRACT1_HIGH + 1\n",
    "  val ALU_HIGH = ALU_LOW + inst_width -1 \n",
    "  val INSERT_LOW = ALU_HIGH + 1\n",
    "  val INSERT_HIGH = INSERT_LOW + inst_width - 1\n",
    "  val BRINST_LOW = num_fus*inst_width + num_alus*3*inst_width\n",
    "  val BRINST_HIGH = BRINST_LOW + inst_width - 1\n",
    "\n",
    "  branchDecoder.io.instr := io.instr(BRINST_HIGH, BRINST_LOW)\n",
    "  io.brUcodes.brValid := branchDecoder.io.brValid\n",
    "  io.brUcodes.brMode := branchDecoder.io.brMode\n",
    "  io.brUcodes.pcOffset := branchDecoder.io.pcOffset\n",
    "  io.brUcodes.rs1 := branchDecoder.io.rs1\n",
    "  io.brUcodes.rs2 := branchDecoder.io.rs2\n",
    "\n",
    "  for (i <- 0 until num_alus) {\n",
    "    eiuDecoders(3*i).io.instr := io.instr(i*ALU_PKT_WIDTH+EXTRACT0_HIGH, i*ALU_PKT_WIDTH+EXTRACT0_LOW)\n",
    "    eiuDecoders(3*i+1).io.instr := io.instr(i*ALU_PKT_WIDTH+EXTRACT1_HIGH, i*ALU_PKT_WIDTH+EXTRACT1_LOW)\n",
    "    aluDecoders(i).io.instr := io.instr(i*ALU_PKT_WIDTH+ALU_HIGH, i*ALU_PKT_WIDTH+ALU_LOW)\n",
    "    eiuDecoders(3*i+2).io.instr := io.instr(i*ALU_PKT_WIDTH+INSERT_HIGH, i*ALU_PKT_WIDTH+INSERT_LOW)\n",
    "  }\n",
    "\n",
    "  if (num_alus < num_bfus) {\n",
    "    for (i <- 0 until (num_bfus-num_alus)) {\n",
    "      bfuDecoders(i).io.instr := io.instr(num_alus*ALU_PKT_WIDTH+i*inst_width+inst_width-1, num_alus*ALU_PKT_WIDTH+i*inst_width)\n",
    "    }\n",
    "  }\n",
    "\n",
    "  for (i <- 0 until num_alus) {\n",
    "    io.rs1(i)                 := eiuDecoders(i*3).io.rs\n",
    "    io.rs2(i)                 := eiuDecoders(i*3+1).io.rs\n",
    "    io.rd(i)                  := eiuDecoders(i*3+2).io.rd\n",
    "    io.rd_pos(i)              := eiuDecoders(i*3+2).io.rd_pos\n",
    "    io.rd_mode(i)             := eiuDecoders(i*3+2).io.rd_mode\n",
    "    io.rdWrEn(i)              := eiuDecoders(i*3+2).io.rdWrEn\n",
    "    io.aluUcodes.bfu_valid(i) := aluDecoders(i).io.bfu_valid\n",
    "    io.aluUcodes.opcode(i)    := aluDecoders(i).io.bfu_opcode\n",
    "    io.aluUcodes.rs1_pos(i)   := eiuDecoders(i*3).io.rs_pos\n",
    "    io.aluUcodes.rs1_mode(i)  := eiuDecoders(i*3).io.rs_mode\n",
    "    io.aluUcodes.rs2_pos(i)   := eiuDecoders(i*3+1).io.rs_pos\n",
    "    io.aluUcodes.rs2_mode(i)  := eiuDecoders(i*3+1).io.rs_mode\n",
    "    io.aluUcodes.rd(i)        := eiuDecoders(i*3+2).io.rd\n",
    "    io.aluUcodes.addEn(i)     := aluDecoders(i).io.addEn\n",
    "    io.aluUcodes.subEn(i)     := aluDecoders(i).io.subEn\n",
    "    io.aluUcodes.sltEn(i)     := aluDecoders(i).io.sltEn\n",
    "    io.aluUcodes.sltuEn(i)    := aluDecoders(i).io.sltuEn\n",
    "    io.aluUcodes.andEn(i)     := aluDecoders(i).io.andEn\n",
    "    io.aluUcodes.orEn(i)      := aluDecoders(i).io.orEn\n",
    "    io.aluUcodes.xorEn(i)     := aluDecoders(i).io.xorEn\n",
    "    io.aluUcodes.sllEn(i)     := aluDecoders(i).io.sllEn\n",
    "    io.aluUcodes.srEn(i)      := aluDecoders(i).io.srEn\n",
    "    io.aluUcodes.srMode(i)    := aluDecoders(i).io.srMode\n",
    "    io.aluUcodes.luiEn(i)     := aluDecoders(i).io.luiEn\n",
    "    io.aluUcodes.catEn(i)     := aluDecoders(i).io.catEn\n",
    "    io.aluUcodes.immSel(i)    := aluDecoders(i).io.immSel\n",
    "    io.aluUcodes.imm(i)       := aluDecoders(i).io.imm\n",
    "  }\n",
    "\n",
    "  if (num_alus == num_bfus) {\n",
    "    // The last BFU is always the IO unit\n",
    "    io.rdWrEn(num_alus-1) := eiuDecoders(num_alus*3-1).io.rdWrEn & (!aluDecoders(num_alus-1).io.bfu_valid)\n",
    "  }\n",
    "\n",
    "  if (num_alus < num_bfus) {\n",
    "    for (i <- 0 until num_alus) {\n",
    "      io.bfuValids(i) := aluDecoders(i).io.bfu_valid\n",
    "    }\n",
    "    for (i <- 0 until num_bfus-num_alus) {\n",
    "      io.bfuValids(i+num_alus)  := bfuDecoders(i).io.valid\n",
    "      io.rs1(i+num_alus)        := bfuDecoders(i).io.rs(0)\n",
    "      io.rs2(i+num_alus)        := bfuDecoders(i).io.rs(1)\n",
    "      io.rd(i+num_alus)         := bfuDecoders(i).io.rd\n",
    "      io.rdWrEn(i+num_alus)     := bfuDecoders(i).io.rdWrEn\n",
    "      io.bfuUcodes.opcode(i)    := bfuDecoders(i).io.opcode\n",
    "      io.bfuUcodes.rs(i)        := bfuDecoders(i).io.rs\n",
    "      io.bfuUcodes.rd(i)        := bfuDecoders(i).io.rd\n",
    "      io.bfuUcodes.bimm(i)      := bfuDecoders(i).io.imm\n",
    "    }\n",
    "  } else {\n",
    "    for (i <- 0 until num_bfus) {\n",
    "      io.bfuValids(i) := aluDecoders(i).io.bfu_valid\n",
    "    }\n",
    "  }\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## scheduler"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mScheduler\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mScheduler_order\u001b[39m"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    "\n",
    "class Scheduler(num_threads: Int, num_regfile: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val valid = Input(Vec(num_threads, Bool()))\n",
    "    val chosen = Output(UInt((log2Up(num_threads)+1).W))\n",
    "  })\n",
    "  val thread = RegInit(0.U(log2Up(num_regfile).W))\n",
    "  val chosen_i = Wire(Vec(num_regfile, UInt((log2Up(num_threads)+1).W)))\n",
    "  for (i <- 0 until num_regfile) {\n",
    "    val cases = (0 until (num_threads/num_regfile)).map( x => io.valid(x * num_regfile + i) -> (x * num_regfile + i).U)\n",
    "    chosen_i(i) := MuxCase(num_threads.U, cases)\n",
    "  }\n",
    "  thread := thread + 1.U\n",
    "\n",
    "  io.chosen := chosen_i(thread)\n",
    "}\n",
    "\n",
    "class Scheduler_order(num_threads: Int, num_regfile: Int) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val valid = Input(Bool())\n",
    "    val tag = Input(UInt((log2Up(num_threads)).W))\n",
    "    val order_ready = Input(Vec(num_threads, Bool()))\n",
    "    val ready = Input(Vec(num_threads, Bool()))\n",
    "    val chosen = Output(UInt((log2Up(num_threads)+1).W))\n",
    "  })\n",
    "  val thread = RegInit(0.U(log2Up(num_regfile).W))\n",
    "  val thread_count = RegInit(0.U((log2Up(num_threads) + 1).W))\n",
    "  val fifo = Module(new Queue(UInt((log2Up(num_threads)).W), num_threads))\n",
    "  thread := thread + 1.U\n",
    "  val chosen_i = Wire(Vec(num_regfile, UInt((log2Up(num_threads)+1).W)))\n",
    "  for (i <- 0 until num_regfile) {\n",
    "    val cases = (0 until (num_threads/num_regfile)).map( x => io.ready(x * num_regfile + i) -> (x * num_regfile + i).U)\n",
    "    chosen_i(i) := MuxCase(num_threads.U, cases)\n",
    "  }\n",
    "  thread := thread + 1.U\n",
    "\n",
    "  fifo.io.enq.valid := false.B\n",
    "  fifo.io.enq.bits := DontCare\n",
    "  when (io.valid) {\n",
    "    fifo.io.enq.valid := true.B\n",
    "    fifo.io.enq.bits := io.tag\n",
    "  }\n",
    "\n",
    "  io.chosen := num_threads.U\n",
    "  fifo.io.deq.ready := false.B\n",
    "  // deq fifo\n",
    "  val tag = fifo.io.deq.bits\n",
    "  when (fifo.io.count > 0.U && (tag(log2Up(num_regfile)-1, 0) === thread) && io.order_ready(tag)) {\n",
    "    io.chosen := fifo.io.deq.bits\n",
    "    fifo.io.deq.ready := true.B\n",
    "  } .otherwise {\n",
    "    io.chosen := chosen_i(thread)\n",
    "  }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Gather"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util.Fill\n",
       "\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mGather\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mScatter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mGatherScatterUnit\u001b[39m"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "import chisel3.util.Fill\n",
    "\n",
    "\n",
    "class Gather(reg_width: Int, num_src_pos: Int, src_pos: Array[Int],\n",
    "   max_out_width: Int, num_modes:Int, src_mode: Array[Int]) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val din = Input(UInt(reg_width.W))\n",
    "    val shift = Input(UInt(log2Up(num_src_pos).W))\n",
    "    val mode = Input(UInt(log2Up(num_modes).W))\n",
    "    val dout = Output(UInt(reg_width.W))\n",
    "  })\n",
    "\n",
    "  val din_d0 = Reg(UInt(reg_width.W))\n",
    "  val shift_d0 = Reg(UInt(log2Up(num_src_pos).W))\n",
    "  val mode_d0 = Reg(UInt(log2Up(num_modes).W))\n",
    "\n",
    "  val num_muxes : Int = (num_src_pos+7)/8\n",
    "  val reg0 = Reg(Vec(num_muxes, UInt(max_out_width.W)))\n",
    "  val src_pos_i = src_pos ++ Array(0, 0, 0, 0, 0, 0, 0)\n",
    "  for (i <- 0 until num_muxes) {\n",
    "    switch(io.shift(2, 0)) {\n",
    "      is (0.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8)+max_out_width-1).min(reg_width-1), src_pos_i(i*8))\n",
    "      }\n",
    "      is (1.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+1)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+1))\n",
    "      }\n",
    "      is (2.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+2)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+2))\n",
    "      }\n",
    "      is (3.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+3)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+3))\n",
    "      }\n",
    "      is (4.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+4)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+4))\n",
    "      }\n",
    "      is (5.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+5)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+5))\n",
    "      }\n",
    "      is (6.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+6)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+6))\n",
    "      }\n",
    "      is (7.U) {\n",
    "        reg0(i) := io.din((src_pos_i(i*8+7)+max_out_width-1).min(reg_width-1), src_pos_i(i*8+7))\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  din_d0 := io.din\n",
    "  shift_d0 := (io.shift >> 3)\n",
    "  mode_d0 := io.mode\n",
    "\n",
    "  val reg1 = Reg(UInt(max_out_width.W))\n",
    "  val din_d1 = Reg(UInt(reg_width.W))\n",
    "  val mode_d1 = Reg(UInt(log2Up(num_modes).W))\n",
    "\n",
    "  din_d1 := din_d0\n",
    "  mode_d1 := mode_d0\n",
    "  val cases = (0 until num_muxes).map( x => x.U -> reg0(x))\n",
    "  reg1 := MuxLookup(shift_d0, DontCare, cases)\n",
    "\n",
    "  val reg2 = Reg(UInt(max_out_width.W))\n",
    "  val din_d2 = Reg(UInt(reg_width.W))\n",
    "  val mode_d2 = Reg(UInt(log2Up(num_modes).W))\n",
    "  din_d2 := din_d1\n",
    "  mode_d2 := mode_d1\n",
    "\n",
    "  val cases2 = (0 until num_modes).map( x => x.U -> reg1(src_mode(x)-1, 0))\n",
    "  reg2 := MuxLookup(mode_d1, DontCare, cases2)\n",
    "  if (max_out_width < reg_width) {\n",
    "    io.dout := Cat(din_d2(reg_width-1, max_out_width), reg2)\n",
    "  } else {\n",
    "    io.dout := reg2\n",
    "  }\n",
    "}\n",
    "\n",
    "class Scatter(reg_width: Int, lg_num_rdBlocks: Int, lg_num_modes: Int, num_wrBlocks: Int,\n",
    "  num_dst_pos: Int, dst_encode: Array[Long], dst_pos: Array[Long],\n",
    "  num_wbens: Int, dst_en_encode: Array[(Int, Int)], wbens: Array[Long]) extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val din = Input(UInt(reg_width.W))\n",
    "    val shift = Input(UInt(lg_num_rdBlocks.W))\n",
    "    val mode = Input(UInt(lg_num_modes.W))\n",
    "    val wren = Output(UInt(num_wrBlocks.W))\n",
    "    val dout = Output(UInt(reg_width.W))\n",
    "  })\n",
    "  val din_w = Wire(UInt(reg_width.W))\n",
    "  val dout_r = Reg(UInt(reg_width.W))\n",
    "  val wben_r = Reg(UInt(num_wrBlocks.W))\n",
    "  din_w := io.din\n",
    "\n",
    "  val cases = (0 until num_dst_pos).map(i => (io.shift === dst_encode(i).U) -> (din_w << dst_pos(i)))\n",
    "  dout_r := MuxCase(DontCare, cases)\n",
    "  val cases2 = (0 until num_wbens).map(i => ((io.shift === dst_en_encode(i)._1.U) && ((dst_en_encode(i)._2 == -1).B || (io.mode === dst_en_encode(i)._2.S.asUInt))) -> wbens(i).U)\n",
    "  wben_r := MuxCase(0.U, cases2)\n",
    "\n",
    "  io.dout := dout_r\n",
    "  io.wren := wben_r\n",
    "}\n",
    "\n",
    "class GatherScatterUnit(tag_width: Int, reg_width: Int, opcode_width: Int, num_threads: Int, ip_width: Int,\n",
    "  num_src_pos: Int, src_pos: Array[Int], max_out_width: Int, num_modes:Int, src_mode: Array[Int], \n",
    "  num_regblocks: Int, num_dst_pos: Int, dst_encode: Array[Long], dst_pos: Array[Long],\n",
    "  num_wbens: Int, dst_en_encode: Array[(Int, Int)], wbens: Array[Long]) extends Module {\n",
    "  val io = IO(new Bundle{\n",
    "    val in_valid      = Input(Bool())\n",
    "    val in_tag        = Input(UInt(tag_width.W))\n",
    "    val in_opcode     = Input(UInt(opcode_width.W))\n",
    "    val in_imm        = Input(UInt(12.W))\n",
    "    val in_bits       = Input(Vec(1, UInt(reg_width.W)))\n",
    "    val in_ready      = Output(Bool())\n",
    "    val out_valid     = Output(Bool())\n",
    "    val out_tag       = Output(UInt(tag_width.W))\n",
    "    val out_flag      = Output(UInt(ip_width.W))\n",
    "    val out_bits      = Output(UInt(reg_width.W))\n",
    "    val out_wben      = Output(UInt(num_regblocks.W))\n",
    "    val out_ready     = Input(Bool())\n",
    "  })\n",
    "\n",
    "  val num_src_pos_lg = log2Up(num_src_pos)\n",
    "  val num_dst_pos_lg = log2Up(num_dst_pos)\n",
    "  val num_modes_lg = log2Up(num_modes)\n",
    "\n",
    "  val GATHER_DELAY = 3\n",
    "  val SCATTER_DELAY = 1\n",
    "  val DELAY = GATHER_DELAY.max(SCATTER_DELAY)\n",
    "  val DELAY_MIN = GATHER_DELAY.min(SCATTER_DELAY)\n",
    "\n",
    "  // opcode(0), 0: extract(gather); 1: insert(scatter)\n",
    "  // in_imm(num_src_pos_lg-1, 0): src_pos\n",
    "  // in_imm(num_src_pos_lg+num_modes_lg-1, num_src_pos_lg): src_mode\n",
    "\n",
    "  val shift_gather = io.in_imm(num_src_pos_lg-1, 0)\n",
    "  val mode_gather = io.in_imm(num_src_pos_lg+num_modes_lg-1, num_src_pos_lg)\n",
    "  val shift_scatter = io.in_imm(num_dst_pos_lg-1, 0)\n",
    "  val mode_scatter = io.in_imm(num_dst_pos_lg+num_modes_lg-1, num_dst_pos_lg)\n",
    "  val gather = Module(new Gather(reg_width, num_src_pos, src_pos, max_out_width, num_modes, src_mode))\n",
    "  val scatter = Module(new Scatter(reg_width, num_src_pos_lg, num_modes_lg, num_regblocks, num_dst_pos, dst_encode, dst_pos, num_wbens, dst_en_encode, wbens))\n",
    "  \n",
    "  val valid_vec = RegInit(VecInit(Seq.fill(DELAY)(false.B)))\n",
    "  val tag_vec = Reg(Vec(DELAY, UInt(tag_width.W)))\n",
    "  val opcode_vec = Reg(Vec(DELAY, UInt(1.W)))\n",
    "  val res_vec = Reg(Vec(DELAY-DELAY_MIN, UInt(reg_width.W)))\n",
    "  val wren_vec = RegInit(VecInit(Seq.fill(DELAY-DELAY_MIN)(0.U(num_regblocks.W))))\n",
    "\n",
    "  gather.io.din := io.in_bits(0)\n",
    "  gather.io.shift := shift_gather\n",
    "  gather.io.mode := mode_gather\n",
    "\n",
    "  scatter.io.din := io.in_bits(0)\n",
    "  scatter.io.shift := shift_scatter\n",
    "  scatter.io.mode := mode_scatter\n",
    "\n",
    "  valid_vec(0) := false.B\n",
    "  when (io.in_valid) {\n",
    "    valid_vec(0) := true.B\n",
    "    tag_vec(0) := io.in_tag\n",
    "    opcode_vec(0) := io.in_opcode(0)\n",
    "  }\n",
    "\n",
    "  for (i <- 1 until DELAY-1) {\n",
    "    valid_vec(i) := valid_vec(i-1)\n",
    "    tag_vec(i) := tag_vec(i-1)\n",
    "    opcode_vec(i) := opcode_vec(i-1)\n",
    "  }\n",
    "\n",
    "  res_vec(0) := scatter.io.dout\n",
    "  wren_vec(0) := scatter.io.wren\n",
    "  for (i <- 1 until DELAY-DELAY_MIN-1) {\n",
    "    res_vec(i) := res_vec(i-1)\n",
    "    wren_vec(i) := wren_vec(i-1)\n",
    "  }\n",
    "\n",
    "  when (opcode_vec(DELAY-1) === 0.U) {\n",
    "    io.out_bits := gather.io.dout\n",
    "    io.out_wben := Fill(num_regblocks, 1.U)\n",
    "  } .otherwise {\n",
    "    io.out_bits := scatter.io.dout\n",
    "    io.out_wben := scatter.io.wren\n",
    "  }\n",
    "  io.out_valid := valid_vec(DELAY-1)\n",
    "  io.out_tag := tag_vec(DELAY-1)\n",
    "  io.out_flag := 0.U\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "jp-MarkdownHeadingCollapsed": true
   },
   "source": [
    "## BranchUnit BRU"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mBranchUnit\u001b[39m"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3._\n",
    "import chisel3.util._\n",
    "\n",
    "class BranchUnit extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    val rs1       = Input(SInt(32.W))\n",
    "    val rs2       = Input(SInt(32.W))\n",
    "    val pc        = Input(SInt(32.W))\n",
    "    val brValid   = Input(Bool())\n",
    "    val brMode    = Input(UInt(4.W))\n",
    "    val pcOffset  = Input(SInt(21.W))\n",
    "\n",
    "    val pcOut     = Output(SInt(32.W))\n",
    "    // val dout      = Output(SInt(32.W))\n",
    "    val finish    = Output(Bool())\n",
    "  })\n",
    "\n",
    "  val pcInc = Wire(SInt(32.W))\n",
    "  val pcOff = Wire(SInt(32.W))\n",
    "  val pcPlain = Wire(SInt(32.W))\n",
    "  val pcOut_r = Reg(SInt(32.W))\n",
    "  val finish_r = RegInit(false.B)\n",
    "  pcInc := io.pc + 1.S\n",
    "  pcOff := io.pc + io.pcOffset\n",
    "  pcPlain := io.pcOffset\n",
    "  io.pcOut := pcOut_r\n",
    "  // io.dout := pcInc\n",
    "  io.finish := finish_r\n",
    "\n",
    "  pcOut_r := pcInc\n",
    "  finish_r := false.B\n",
    "  when (io.brValid) {\n",
    "    switch (io.brMode) {\n",
    "      is (0.U) {\n",
    "        when (io.rs1 === io.rs2) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (1.U) {\n",
    "        when (io.rs1 =/= io.rs2) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (2.U) {\n",
    "        pcOut_r := pcOff\n",
    "      }\n",
    "      is (3.U) {\n",
    "        pcOut_r := pcOff\n",
    "        when (pcPlain === -1.S) {\n",
    "          finish_r := true.B\n",
    "          println(\"A thread has stopped!\")\n",
    "        }\n",
    "      }\n",
    "      is (4.U) {\n",
    "        when (io.rs1 < io.rs2) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (5.U) {\n",
    "        when (io.rs1 >= io.rs2) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (6.U) {\n",
    "        val rs1_u = io.rs1.asUInt\n",
    "        val rs2_u = io.rs2.asUInt\n",
    "        when (rs1_u < rs2_u) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (7.U) {\n",
    "        val rs1_u = io.rs1.asUInt\n",
    "        val rs2_u = io.rs2.asUInt\n",
    "        when (rs1_u >= rs2_u) {\n",
    "          pcOut_r := pcOff\n",
    "        }\n",
    "      }\n",
    "      is (8.U) {\n",
    "        pcOut_r := io.rs1 + io.pcOffset\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## primate top"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mprimate\u001b[39m"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class primate(extCompName: String) extends gComponentLeaf(new input_t, new output_t, ArrayBuffer(), extCompName + \"__type__engine__MT__16__\") {\n",
    "  val filename = \"./primate.cfg\"\n",
    "  val fileSource = Source.fromFile(filename)\n",
    "  val lines = fileSource.getLines.toList\n",
    "  var knobs:Map[String, String] = Map()\n",
    "  for (line <- lines) {\n",
    "    val Array(key, value) = line.split(\"=\")\n",
    "    knobs += (key -> value)\n",
    "  }\n",
    "  val NUM_THREADS = knobs.apply(\"NUM_THREADS\").toInt\n",
    "  val REG_WIDTH = knobs.apply(\"REG_WIDTH\").toInt\n",
    "  val NUM_REGS = knobs.apply(\"NUM_REGS\").toInt\n",
    "  val NUM_BFUS = knobs.apply(\"NUM_BFUS\").toInt + 2 // IO and LSU are hidden lol\n",
    "  val NUM_ALUS = knobs.apply(\"NUM_ALUS\").toInt\n",
    "  val IMM_WIDTH = knobs.apply(\"IMM_WIDTH\").toInt\n",
    "  val NUM_REGBLOCKS = knobs.apply(\"NUM_REGBLOCKS\").toInt\n",
    "  val NUM_SRC_POS = knobs.apply(\"NUM_SRC_POS\").toInt\n",
    "  val NUM_SRC_MODES = knobs.apply(\"NUM_SRC_MODES\").toInt\n",
    "  val NUM_DST_POS = knobs.apply(\"NUM_DST_POS\").toInt\n",
    "  val NUM_WB_ENS = knobs.apply(\"NUM_WB_ENS\").toInt\n",
    "  val MAX_FIELD_WIDTH = knobs.apply(\"MAX_FIELD_WIDTH\").toInt\n",
    "  val IP_WIDTH = knobs.apply(\"IP_WIDTH\").toInt\n",
    "  val REG_BLOCK_WIDTH:Array[Int] = knobs.apply(\"REG_BLOCK_WIDTH\").split(\" \").map(_.toInt)\n",
    "  val src_pos:Array[Int] = knobs.apply(\"SRC_POS\").split(\" \").map(_.toInt)\n",
    "  val src_mode:Array[Int] = knobs.apply(\"SRC_MODE\").split(\" \").map(_.toInt)\n",
    "  val dst_encode:Array[Long] = knobs.apply(\"DST_ENCODE\").split(\" \").map(_.toLong)\n",
    "  val dst_pos:Array[Long] = knobs.apply(\"DST_POS\").split(\" \").map(_.toLong)\n",
    "  val wbens:Array[Long] = knobs.apply(\"DST_EN\").split(\" \").map(_.toLong)\n",
    "  val dst_en_encode:Array[(Int, Int)] = knobs.apply(\"DST_EN_ENCODE\").split(\";\").map(_.split(\" \") match {case Array(a1, a2) => (a1.toInt, a2.toInt)})\n",
    "\n",
    "  val NUM_THREADS_LG = log2Up(NUM_THREADS)\n",
    "  val NUM_REGS_LG = log2Up(NUM_REGS)\n",
    "  val NUM_FUOPS_LG = 6 // currently fixed to 6 due to the risc-v encoding\n",
    "  val NUM_FUS = (NUM_BFUS).max(NUM_ALUS)\n",
    "  val NUM_FUS_LG = log2Up(NUM_FUS)\n",
    "  val NUM_RD_BANKS = scala.math.pow(2, log2Up(NUM_FUS)).toInt\n",
    "  val NUM_RF_RD_PORTS = NUM_FUS\n",
    "  val NUM_WR = (NUM_BFUS).max(NUM_ALUS)\n",
    "  val NUM_RF_WR_PORTS = (NUM_WR+1)/2\n",
    "  val NUM_WR_BANKS = scala.math.pow(2, log2Up(NUM_RF_WR_PORTS)).toInt\n",
    "  val NUM_SRC_POS_LG = log2Up(NUM_SRC_POS)\n",
    "  val NUM_SRC_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "  val NUM_DST_POS_LG = log2Up(NUM_DST_POS)\n",
    "  val NUM_DST_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "  val INST_RAM_SIZE = 4096\n",
    "  // FIXME\n",
    "  val ALU_SRC_WIDTH = NUM_REGS_LG\n",
    "  val SUBINSTR_WIDTH: Int = (math.ceil((7 + ALU_SRC_WIDTH * 3 + 3 + 7)/8) * 8).toInt\n",
    "  val INSTR_WIDTH = SUBINSTR_WIDTH * (NUM_FUS + NUM_ALUS*3 + 1)\n",
    "\n",
    "  val NONE_SELECTED = (NUM_THREADS).U((log2Up(NUM_THREADS+1)).W)\n",
    "\n",
    "  val AllOffloadsReady = Reg(Bool())\n",
    "  val AllOffloadsValid  = Reg(Vec(NUM_THREADS, Bool()))\n",
    "\n",
    "  /////////////////////\n",
    "  // DUMP THE PARAMS //\n",
    "  /////////////////////\n",
    "  println(\"PRIMATE PARAMS DUMP\")\n",
    "  println(\" NUM_THREADS: \" + NUM_THREADS)\n",
    "  println(\" REG_WIDTH: \" + REG_WIDTH)\n",
    "  println(\" NUM_REGS: \" + NUM_REGS)\n",
    "  println(\" NUM_BFUS: \" + NUM_BFUS)\n",
    "  println(\" NUM_ALUS: \" + NUM_ALUS)\n",
    "  println(\" NUM_FUS : \" + NUM_FUS)\n",
    "  println(\" INSTR_WIDTH: \" + INSTR_WIDTH)\n",
    "  println(\" SUBINSTR_WIDTH: \" + SUBINSTR_WIDTH)\n",
    "\n",
    "  /*******************Thread states*********************************/\n",
    "\n",
    "\n",
    "// class gMemBundle extends Bundle with MemTrait {\n",
    "//   val mem_addr      = Output(UInt(ADDR_WIDTH.W))\n",
    "//   val read          = Output(Bool())\n",
    "//   val write         = Output(Bool())\n",
    "//   val writedata     = Output(UInt(DATA_WIDTH.W))\n",
    "//   val byteenable    = Output(UInt((DATA_WIDTH/8).W))\n",
    "//   val waitrequest   = Input(Bool())\n",
    "//   val readdatavalid = Input(Bool())\n",
    "//   val readdata      = Input(UInt(DATA_WIDTH.W))\n",
    "// }\n",
    "    \n",
    "  // set up function units\n",
    "  val ioUnit = Module(new inOutUnit(REG_WIDTH, NUM_REGS_LG, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH))\n",
    "  val alu_bfuInst = Array(Module(new alu_bfu0(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)),\n",
    "                          Module(new alu_bfu1(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)))  // def functionalUnits = io.elements(\"off\")\n",
    "  // def dynamicMemPort = functionalUnits.asInstanceOf[Bundle].elements(\"dynamicMem\").asInstanceOf[gOffBundle[dyMemInput_t, llNode_t]]\n",
    "  // val flowTablePort = Module(new flowTable(TAGWIDTH, NUM_THREADS))\n",
    "  io.mem.mem_addr   := alu_bfuInst(0).io.mem.mem_addr   // ZX: those I/Os are all outputs from the gMemBoudle \n",
    "  io.mem.read       := alu_bfuInst(0).io.mem.read       // ZX: So is this assuming those io.mem are the same for each alu_bfu(i) ? \n",
    "  io.mem.write      := alu_bfuInst(0).io.mem.write      // ZX: where does io been defined, gInOutOffBundle at the top level?\n",
    "  io.mem.writedata  := alu_bfuInst(0).io.mem.writedata\n",
    "  io.mem.byteenable := alu_bfuInst(0).io.mem.byteenable\n",
    "    \n",
    "  alu_bfuInst(0).io.mem.waitrequest    := io.mem.waitrequest  // ZX: Those are inputs to the gMemBoudle\n",
    "  alu_bfuInst(0).io.mem.readdatavalid  := io.mem.readdatavalid\n",
    "  alu_bfuInst(0).io.mem.readdata       := io.mem.readdata\n",
    "\n",
    "  for (i <- 1 until NUM_ALUS) {\n",
    "    alu_bfuInst(i).io.mem.waitrequest   := false.B  // ZX: Taking some default value: always False, why?\n",
    "    alu_bfuInst(i).io.mem.readdatavalid := false.B\n",
    "    alu_bfuInst(i).io.mem.readdata      := DontCare\n",
    "  }\n",
    "\n",
    "\n",
    "  object ThreadStageEnum extends ChiselEnum {  // ZX: those state control should classified into control unit\n",
    "    val idle   = Value\n",
    "    val order_fetch = Value\n",
    "    val fetch  = Value\n",
    "    val decode = Value\n",
    "    val read   = Value\n",
    "    val pre    = Value\n",
    "    val exec   = Value\n",
    "    //val post   = Value\n",
    "    val branch = Value\n",
    "  }\n",
    "  val threadStages = RegInit(VecInit(Seq.fill(NUM_THREADS)(ThreadStageEnum.idle))) // ZX: controls\n",
    "\n",
    "  val ThreadStateT = new Bundle {         // ZX: controls\n",
    "    val tag         = UInt((TAGWIDTH*2).W)\n",
    "    val invalid     = Bool()\n",
    "    // FIXME: input -> rf & rf -> output\n",
    "    val ip          = UInt((IP_WIDTH+2).W)\n",
    "\n",
    "    val bfuValids   = Vec(NUM_BFUS, Bool())\n",
    "    val execValids  = Vec(NUM_BFUS, Bool())\n",
    "    val io_dstPC    = UInt(IP_WIDTH.W)\n",
    "    val execDone    = Bool()\n",
    "    val finish      = Bool()\n",
    "  }\n",
    "  val threadStates  = Reg(Vec(NUM_THREADS, ThreadStateT))   // ZX: controls\n",
    "    \n",
    "\n",
    "  val regfile = Module(new RegRead(NUM_THREADS, NUM_RF_RD_PORTS, NUM_RF_WR_PORTS, NUM_REGS, REG_WIDTH, NUM_REGBLOCKS, REG_BLOCK_WIDTH))\n",
    "\n",
    "// class BRMicrocodes(num_alus: Int, num_fus: Int) extends Bundle {\n",
    "//   val brValid   = Bool()\n",
    "//   val brMode    = UInt(4.W)\n",
    "//   val rs1       = UInt(log2Up(num_alus*3+num_fus).W)\n",
    "//   val rs2       = UInt(log2Up(num_alus*3+num_fus).W)\n",
    "//   val pcOffset  = SInt(21.W)\n",
    "\n",
    "// val io = IO(new Bundle {   // ZX: IO for ram_simple2port\n",
    "//     val clock     = Input(Clock())\n",
    "//     val data      = Input(UInt(width.W))\n",
    "//     val rdaddress = Input(UInt(log2Up(num).W))\n",
    "//     val rden      = Input(Bool())\n",
    "//     val wraddress = Input(UInt(log2Up(num).W))\n",
    "//     val wren      = Input(Bool())\n",
    "//     val q         = Output(UInt(width.W))\n",
    "    \n",
    "  class ThreadMemT extends Bundle {\n",
    "    val brUcodes   = new BRMicrocodes(NUM_ALUS, NUM_FUS)\n",
    "    val rdWrEn     = Vec(NUM_FUS, Bool())\n",
    "    val rd         = Vec(NUM_FUS, UInt(NUM_REGS_LG.W))\n",
    "    val rd_pos     = Vec(NUM_ALUS, UInt(NUM_DST_POS_LG.W))\n",
    "    val rd_mode    = Vec(NUM_ALUS, UInt(NUM_DST_MODES_LG.W))\n",
    "  }\n",
    "\n",
    "  class DestMemT extends Bundle {\n",
    "    val dstPC      = UInt(32.W)\n",
    "    val wben       = UInt(NUM_REGBLOCKS.W)\n",
    "    val dest       = UInt(REG_WIDTH.W)\n",
    "  }\n",
    "\n",
    "  val threadMem = Module(new ram_simple2port(NUM_THREADS, (new ThreadMemT).getWidth))\n",
    "  val destMems = Seq.fill(NUM_WR)(Module(new ram_simple2port(NUM_THREADS, (new DestMemT).getWidth)))\n",
    "  threadMem.io.clock := clock \n",
    "  threadMem.io.rden := false.B\n",
    "  threadMem.io.rdaddress := DontCare\n",
    "  for (destMem <- destMems) {   // ZX: Init with those value?\n",
    "    destMem.io.clock := clock\n",
    "    destMem.io.wren := false.B\n",
    "    destMem.io.rden := false.B\n",
    "    destMem.io.wraddress := DontCare\n",
    "    destMem.io.rdaddress := DontCare\n",
    "    destMem.io.data := DontCare\n",
    "  }\n",
    "\n",
    "  /****************** Start Thread *********************************/\n",
    "  // select idle thread\n",
    "  val vThreadEncoder = Module(new Scheduler_order(NUM_THREADS, NUM_RD_BANKS))\n",
    "  Range(0, NUM_THREADS, 1).map(i =>  // ZX: This is control, like a for loop assign state\n",
    "    ioUnit.io.idle_threads(i) := threadStages(i) === ThreadStageEnum.idle) // idle_threads is bool, and vec\n",
    "\n",
    "  ioUnit.io.in_valid := io.in.valid\n",
    "  ioUnit.io.in_tag := io.in.tag\n",
    "  ioUnit.io.in_data := io.in.bits.data\n",
    "  ioUnit.io.in_empty := io.in.bits.empty\n",
    "  ioUnit.io.in_last := io.in.last\n",
    "  io.in.ready := ioUnit.io.in_ready\n",
    "\n",
    "  when (ioUnit.io.new_thread) {\n",
    "    // spawn new thread\n",
    "    threadStages(ioUnit.io.new_tag) := ThreadStageEnum.order_fetch\n",
    "    threadStates(ioUnit.io.new_tag).ip := 0.U((IP_WIDTH+2).W)\n",
    "    vThreadEncoder.io.valid := true.B\n",
    "    vThreadEncoder.io.tag := ioUnit.io.new_tag\n",
    "    println(\"Primate core spawning new thread!\")\n",
    "  } .otherwise {\n",
    "    vThreadEncoder.io.valid := false.B\n",
    "    vThreadEncoder.io.tag := DontCare\n",
    "  }\n",
    "\n",
    "  /****************** Scheduler logic *********************************/\n",
    "  // select valid thread\n",
    "  val vThread = vThreadEncoder.io.chosen\n",
    "  Range(0, NUM_THREADS, 1).map(i =>\n",
    "    vThreadEncoder.io.order_ready(i) := (threadStages(i) === ThreadStageEnum.order_fetch))\n",
    "  Range(0, NUM_THREADS, 1).map(i =>\n",
    "    vThreadEncoder.io.ready(i) := (threadStages(i) === ThreadStageEnum.fetch))\n",
    "\n",
    "  /****************** Fetch logic *********************************/\n",
    "  val fetchUnit = Module(new Fetch(NUM_THREADS, IP_WIDTH, INSTR_WIDTH, INST_RAM_SIZE))\n",
    "  val instr = Wire(UInt(INSTR_WIDTH.W))\n",
    "  fetchUnit.io.ip := (threadStates(vThread).ip)\n",
    "  instr := fetchUnit.io.instr\n",
    "\n",
    "  when (vThread =/= NONE_SELECTED) {\n",
    "      threadStages(vThread) := ThreadStageEnum.decode\n",
    "  }\n",
    "\n",
    "  /****************** Decode logic *********************************/\n",
    "  val decodeThread = RegInit(NONE_SELECTED)\n",
    "  decodeThread := vThread\n",
    "\n",
    "  val decodeUnit = Module(new Decode(NUM_ALUS, NUM_BFUS, NUM_FUS, SUBINSTR_WIDTH, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_DST_POS_LG, NUM_DST_MODES_LG))\n",
    "  val aluMicrocodes_in = Wire(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG))\n",
    "  val bfuMicrocodes_in = Wire(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))\n",
    "  val rdWrEn_in = Wire(Vec(NUM_FUS, Bool()))\n",
    "  val bfuValids_in = Wire(Vec(NUM_BFUS, Bool()))\n",
    "  decodeUnit.io.instr := instr\n",
    "\n",
    "  val BFU_RSPQ_DEPTH_LG = 3\n",
    "  val BFU_RSPQ_DEPTH = 8 // (BFU_RSPQ_DEPTH/2 must be equal or greater than NUM_RF_RD_PORTS+1)\n",
    "  val bfuRdReqQ = Module(new Queue(new BFU_regfile_req_t(NUM_THREADS_LG, NUM_REGS_LG), 4))\n",
    "  val bfuRdRspQ = Module(new Queue(new BFU_regfile_rsp_t(REG_WIDTH), BFU_RSPQ_DEPTH))\n",
    "  val bfuRdRspQ_almFull = Wire(Bool())\n",
    "  val bfuRdRspQ_enq_in = Wire(Bool())\n",
    "  val decode_valid = RegInit(false.B)\n",
    "  val decodeThread_d1 = RegNext(decodeThread)\n",
    "\n",
    "  bfuRdReqQ.io.deq.ready := false.B\n",
    "  bfuRdReqQ.io.enq.valid := ioUnit.io.rd_req_valid\n",
    "  bfuRdReqQ.io.enq.bits := ioUnit.io.rd_req\n",
    "  ioUnit.io.rd_req_ready := bfuRdReqQ.io.enq.ready\n",
    "\n",
    "  bfuRdRspQ_almFull := bfuRdRspQ.io.count(2).asBool\n",
    "  bfuRdRspQ.io.enq.valid := false.B\n",
    "  bfuRdRspQ_enq_in := false.B\n",
    "  ioUnit.io.rd_rsp_valid := bfuRdRspQ.io.deq.valid\n",
    "  ioUnit.io.rd_rsp := bfuRdRspQ.io.deq.bits\n",
    "  bfuRdRspQ.io.deq.ready := ioUnit.io.rd_rsp_ready\n",
    "\n",
    "  decode_valid := false.B\n",
    "  when (decodeThread =/= NONE_SELECTED) {\n",
    "    threadStates(decodeThread).bfuValids := decodeUnit.io.bfuValids\n",
    "    threadStates(decodeThread).invalid := false.B\n",
    "    threadStates(decodeThread).execValids := VecInit(Seq.fill(NUM_BFUS)(false.B))\n",
    "    decode_valid := true.B\n",
    "\n",
    "    println(\"Got a valid decode thread!\")\n",
    "\n",
    "    aluMicrocodes_in := decodeUnit.io.aluUcodes\n",
    "    bfuMicrocodes_in := decodeUnit.io.bfuUcodes\n",
    "    rdWrEn_in := decodeUnit.io.rdWrEn\n",
    "    bfuValids_in := decodeUnit.io.bfuValids\n",
    "\n",
    "    val threadMem_in = Wire(new ThreadMemT)\n",
    "    threadMem_in.brUcodes  := decodeUnit.io.brUcodes\n",
    "    threadMem_in.rdWrEn    := decodeUnit.io.rdWrEn\n",
    "    threadMem_in.rd        := decodeUnit.io.rd\n",
    "    threadMem_in.rd_pos    := decodeUnit.io.rd_pos\n",
    "    threadMem_in.rd_mode   := decodeUnit.io.rd_mode\n",
    "    threadMem.io.wraddress := decodeThread\n",
    "    threadMem.io.wren      := true.B\n",
    "    threadMem.io.data      := threadMem_in.asUInt\n",
    "    regfile.io.thread_rd   := decodeThread\n",
    "    regfile.io.rdEn        := true.B\n",
    "    for (i <- 0 until NUM_RF_RD_PORTS) {\n",
    "      regfile.io.rdAddr1(i) := decodeUnit.io.rs1(i)\n",
    "      regfile.io.rdAddr2(i) := decodeUnit.io.rs2(i)\n",
    "    }\n",
    "\n",
    "    threadStages(decodeThread) := ThreadStageEnum.read\n",
    "  }\n",
    "  .otherwise {\n",
    "    val initVec = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))\n",
    "    val initVecALU = RegInit(VecInit(Seq.fill(NUM_ALUS)(false.B)))\n",
    "    val initVecBFU = RegInit(VecInit(Seq.fill(NUM_BFUS)(false.B)))\n",
    "    aluMicrocodes_in.bfu_valid := initVecALU\n",
    "    aluMicrocodes_in.opcode := DontCare\n",
    "    aluMicrocodes_in.rs1_pos := DontCare\n",
    "    aluMicrocodes_in.rs1_mode := DontCare\n",
    "    aluMicrocodes_in.rs2_pos := DontCare\n",
    "    aluMicrocodes_in.rs2_mode := DontCare\n",
    "    aluMicrocodes_in.rd     := DontCare\n",
    "    aluMicrocodes_in.addEn  := initVecALU\n",
    "    aluMicrocodes_in.subEn  := initVecALU\n",
    "    aluMicrocodes_in.sltEn  := initVecALU\n",
    "    aluMicrocodes_in.sltuEn := initVecALU\n",
    "    aluMicrocodes_in.andEn  := initVecALU\n",
    "    aluMicrocodes_in.orEn   := initVecALU\n",
    "    aluMicrocodes_in.xorEn  := initVecALU\n",
    "    aluMicrocodes_in.sllEn  := initVecALU\n",
    "    aluMicrocodes_in.srEn   := initVecALU\n",
    "    aluMicrocodes_in.srMode := initVecALU\n",
    "    aluMicrocodes_in.luiEn  := initVecALU\n",
    "    aluMicrocodes_in.catEn  := initVecALU\n",
    "    aluMicrocodes_in.immSel := initVecALU\n",
    "    aluMicrocodes_in.imm    := DontCare\n",
    "\n",
    "    bfuMicrocodes_in := DontCare\n",
    "\n",
    "    rdWrEn_in := initVec\n",
    "    bfuValids_in := initVecBFU\n",
    "\n",
    "    threadMem.io.wraddress := DontCare\n",
    "    threadMem.io.wren      := false.B\n",
    "    threadMem.io.data      := DontCare\n",
    "    threadStates(decodeThread).bfuValids := DontCare\n",
    "    threadStates(decodeThread).execValids := DontCare\n",
    "\n",
    "    regfile.io.thread_rd := DontCare\n",
    "    regfile.io.rdEn := false.B\n",
    "    regfile.io.rdAddr1 := DontCare\n",
    "    regfile.io.rdAddr2 := DontCare\n",
    "\n",
    "    val bfuRdTag = bfuRdReqQ.io.deq.bits.tag\n",
    "    regfile.io.thread_rd := bfuRdReqQ.io.deq.bits.tag\n",
    "    regfile.io.rdAddr1(0) := bfuRdReqQ.io.deq.bits.rdAddr1\n",
    "    regfile.io.rdAddr2(0) := bfuRdReqQ.io.deq.bits.rdAddr2\n",
    "    when (bfuRdReqQ.io.deq.valid && (!bfuRdRspQ_almFull) && ((!decode_valid) || \n",
    "      (bfuRdTag(log2Up(NUM_RF_RD_PORTS)-1, 0) =/= decodeThread_d1(log2Up(NUM_RF_RD_PORTS)-1, 0)))) {\n",
    "      bfuRdRspQ_enq_in := true.B\n",
    "      bfuRdReqQ.io.deq.ready := true.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  /***************** Register read / Metadata FIFO enq *************************/\n",
    "  val REG_DELAY = NUM_RF_RD_PORTS + 1\n",
    "  val ALU_DELAY = 3 // 3 (gather)\n",
    "\n",
    "  val readThread_vec = RegInit(VecInit(Seq.fill(REG_DELAY+ALU_DELAY)(NONE_SELECTED)))\n",
    "  val aluMicrocodes_vec = Reg(Vec(REG_DELAY, new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG)))\n",
    "  val bfuMicrocodes_vec = Reg(Vec(REG_DELAY, new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH)))\n",
    "  val bfuValids_vec = RegInit(VecInit(Seq.fill(REG_DELAY)(VecInit(Seq.fill(NUM_BFUS)(false.B)))))\n",
    "  val bfuRdRspQ_enq_vec = RegInit(VecInit(Seq.fill(REG_DELAY)(false.B)))\n",
    "\n",
    "  readThread_vec(REG_DELAY+ALU_DELAY-1) := decodeThread\n",
    "  aluMicrocodes_vec(REG_DELAY-1) := aluMicrocodes_in\n",
    "  bfuMicrocodes_vec(REG_DELAY-1) := bfuMicrocodes_in\n",
    "  bfuValids_vec(REG_DELAY-1) := bfuValids_in\n",
    "  bfuRdRspQ_enq_vec(REG_DELAY-1) := bfuRdRspQ_enq_in\n",
    "\n",
    "  for (i <- 0 until REG_DELAY+ALU_DELAY-1) {\n",
    "    readThread_vec(i) := readThread_vec(i+1)\n",
    "  }\n",
    "  for (i <- 0 until REG_DELAY-1) {\n",
    "    aluMicrocodes_vec(i) := aluMicrocodes_vec(i+1)\n",
    "    bfuMicrocodes_vec(i) := bfuMicrocodes_vec(i+1)\n",
    "    bfuValids_vec(i) := bfuValids_vec(i+1)\n",
    "    bfuRdRspQ_enq_vec(i) := bfuRdRspQ_enq_vec(i+1)\n",
    "  }\n",
    "\n",
    "  val srcA = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))) // vector containing all the RS1s read from the regfile\n",
    "  val srcB = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))) // vector containing all the RS2s read from the regfile\n",
    "  srcA := regfile.io.rdData1\n",
    "  srcB := regfile.io.rdData2\n",
    "\n",
    "  /****************** Gather Stage 0-2 *************************/\n",
    "  val gatherThread = readThread_vec(ALU_DELAY)\n",
    "  val aluMicrocodes_out = aluMicrocodes_vec(0)\n",
    "  val bfuMicrocodes_out = bfuMicrocodes_vec(0)\n",
    "  val bfuValids_out = bfuValids_vec(0)\n",
    "\n",
    "  val gather_srcA = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))\n",
    "  val gather_srcB = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    gather_srcA(i).io.din   := srcA(i)\n",
    "    gather_srcA(i).io.shift := aluMicrocodes_out.rs1_pos(i)\n",
    "    gather_srcA(i).io.mode  := aluMicrocodes_out.rs1_mode(i)\n",
    "    gather_srcB(i).io.din   := srcB(i)\n",
    "    gather_srcB(i).io.shift := aluMicrocodes_out.rs2_pos(i)\n",
    "    gather_srcB(i).io.mode  := aluMicrocodes_out.rs2_mode(i)\n",
    "  }\n",
    "\n",
    "  val bfuRdRspQ_enq_valid = bfuRdRspQ_enq_vec(0)\n",
    "  val bfuRdRspQ_enq_bits = Wire(new BFU_regfile_rsp_t(REG_WIDTH))\n",
    "\n",
    "  // BFU regfile dump rsp queue\n",
    "  bfuRdRspQ_enq_bits.rdData1 := srcA(0)\n",
    "  bfuRdRspQ_enq_bits.rdData2 := srcB(0)\n",
    "  bfuRdRspQ.io.enq.valid := bfuRdRspQ_enq_valid\n",
    "  bfuRdRspQ.io.enq.bits := bfuRdRspQ_enq_bits\n",
    "\n",
    "  // BFU FIFOs\n",
    "  val execBundle_io = new Bundle {\n",
    "    val tag = UInt(NUM_THREADS_LG.W)\n",
    "    val opcode = UInt(NUM_FUOPS_LG.W)\n",
    "    val rd = UInt(NUM_REGS_LG.W)\n",
    "    val imm = UInt(12.W)\n",
    "    val bits = UInt(REG_WIDTH.W)\n",
    "  }\n",
    "  val fuFifos_iou = Module(new Queue(execBundle_io, NUM_THREADS))\n",
    "  fuFifos_iou.io.enq.valid := false.B\n",
    "  fuFifos_iou.io.enq.bits := DontCare\n",
    "\n",
    "  if (NUM_BFUS > NUM_ALUS) {\n",
    "    when (gatherThread =/= NONE_SELECTED) {\n",
    "      when (bfuValids_out(NUM_BFUS-1) === true.B) {\n",
    "        fuFifos_iou.io.enq.valid := true.B\n",
    "        fuFifos_iou.io.enq.bits.tag := gatherThread\n",
    "        fuFifos_iou.io.enq.bits.opcode := bfuMicrocodes_out.opcode(NUM_BFUS-1-NUM_ALUS)\n",
    "        fuFifos_iou.io.enq.bits.rd := bfuMicrocodes_out.rd(NUM_BFUS-1-NUM_ALUS)\n",
    "        fuFifos_iou.io.enq.bits.imm := bfuMicrocodes_out.bimm(NUM_BFUS-1-NUM_ALUS)\n",
    "        fuFifos_iou.io.enq.bits.bits := srcA(NUM_BFUS-1)\n",
    "      }\n",
    "    }\n",
    "  } else {\n",
    "    when (gatherThread =/= NONE_SELECTED) {\n",
    "      when (aluMicrocodes_out.bfu_valid(NUM_BFUS-1) === true.B) {\n",
    "        fuFifos_iou.io.enq.valid := true.B\n",
    "        fuFifos_iou.io.enq.bits.tag := gatherThread\n",
    "        fuFifos_iou.io.enq.bits.opcode := aluMicrocodes_out.opcode(NUM_BFUS-1)\n",
    "        fuFifos_iou.io.enq.bits.rd := aluMicrocodes_out.rd(NUM_BFUS-1)\n",
    "        fuFifos_iou.io.enq.bits.imm := aluMicrocodes_out.imm(NUM_BFUS-1).asUInt\n",
    "        fuFifos_iou.io.enq.bits.bits := srcA(NUM_BFUS-1)\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "\n",
    "  /****************** ALU/BFU Stage 0 *************************/\n",
    "  val preOpThread = readThread_vec(0)\n",
    "  // ALUBFU FIFOs\n",
    "  class execBundle_alu extends Bundle {\n",
    "    val tag     = UInt(NUM_THREADS_LG.W)\n",
    "    val opcode  = UInt(NUM_FUOPS_LG.W)\n",
    "    val alu_bfu = Bool()\n",
    "    val rs1     = UInt(REG_WIDTH.W)\n",
    "    val rs2     = UInt(32.W)\n",
    "    val addEn   = Bool()\n",
    "    val subEn   = Bool()\n",
    "    val sltEn   = Bool()\n",
    "    val sltuEn  = Bool()\n",
    "    val andEn   = Bool()\n",
    "    val orEn    = Bool()\n",
    "    val xorEn   = Bool()\n",
    "    val sllEn   = Bool()\n",
    "    val srEn    = Bool()\n",
    "    val srMode  = Bool()\n",
    "    val luiEn   = Bool()\n",
    "    val catEn   = Bool()\n",
    "    val immSel  = Bool()\n",
    "    val imm     = SInt(32.W)\n",
    "  }\n",
    "  val fuFifos_alu = Seq.fill(NUM_ALUS)(Module(new Queue(new execBundle_alu, NUM_THREADS)))\n",
    "\n",
    "  val aluMicrocodes_out_d0 = RegNext(aluMicrocodes_out)\n",
    "  val aluMicrocodes_out_d1 = RegNext(aluMicrocodes_out_d0)\n",
    "  val aluMicrocodes_out_d2 = RegNext(aluMicrocodes_out_d1)\n",
    "\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    fuFifos_alu(i).io.enq.valid := false.B\n",
    "    fuFifos_alu(i).io.enq.bits := DontCare\n",
    "    when (preOpThread =/= NONE_SELECTED) {\n",
    "      val fuFifos_alu_in = Wire(new execBundle_alu)\n",
    "      fuFifos_alu_in.tag     := preOpThread\n",
    "      fuFifos_alu_in.opcode  := aluMicrocodes_out_d2.opcode(i)\n",
    "      fuFifos_alu_in.alu_bfu := aluMicrocodes_out_d2.bfu_valid(i)\n",
    "      fuFifos_alu_in.rs1     := gather_srcA(i).io.dout\n",
    "      fuFifos_alu_in.rs2     := gather_srcB(i).io.dout\n",
    "      fuFifos_alu_in.addEn   := aluMicrocodes_out_d2.addEn(i)\n",
    "      fuFifos_alu_in.subEn   := aluMicrocodes_out_d2.subEn(i)\n",
    "      fuFifos_alu_in.sltEn   := aluMicrocodes_out_d2.sltEn(i)\n",
    "      fuFifos_alu_in.sltuEn  := aluMicrocodes_out_d2.sltuEn(i)\n",
    "      fuFifos_alu_in.andEn   := aluMicrocodes_out_d2.andEn(i)\n",
    "      fuFifos_alu_in.orEn    := aluMicrocodes_out_d2.orEn(i)\n",
    "      fuFifos_alu_in.xorEn   := aluMicrocodes_out_d2.xorEn(i)\n",
    "      fuFifos_alu_in.sllEn   := aluMicrocodes_out_d2.sllEn(i)\n",
    "      fuFifos_alu_in.srEn    := aluMicrocodes_out_d2.srEn(i)\n",
    "      fuFifos_alu_in.srMode  := aluMicrocodes_out_d2.srMode(i)\n",
    "      fuFifos_alu_in.luiEn   := aluMicrocodes_out_d2.luiEn(i)\n",
    "      fuFifos_alu_in.catEn   := aluMicrocodes_out_d2.catEn(i)\n",
    "      fuFifos_alu_in.immSel  := aluMicrocodes_out_d2.immSel(i)\n",
    "      fuFifos_alu_in.imm     := aluMicrocodes_out_d2.imm(i)\n",
    "      fuFifos_alu(i).io.enq.bits := fuFifos_alu_in\n",
    "      fuFifos_alu(i).io.enq.valid := true.B\n",
    "    } .otherwise {\n",
    "      fuFifos_alu(i).io.enq.bits := DontCare\n",
    "      fuFifos_alu(i).io.enq.valid := false.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  /****************** Function unit execution *********************************/\n",
    "  val execThread = RegInit(NONE_SELECTED)\n",
    "  val execThread_d0 = RegNext(execThread)\n",
    "  execThread := preOpThread\n",
    "\n",
    "  // FUs input\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    fuFifos_alu(i).io.deq.ready := false.B\n",
    "    val deq = fuFifos_alu(i).io.deq.bits\n",
    "    alu_bfuInst(i).io.in_alu_bfu := deq.alu_bfu\n",
    "    alu_bfuInst(i).io.in_tag     := deq.tag\n",
    "    alu_bfuInst(i).io.in_opcode  := deq.opcode\n",
    "    alu_bfuInst(i).io.in_rs1     := deq.rs1\n",
    "    alu_bfuInst(i).io.in_rs2     := deq.rs2\n",
    "    alu_bfuInst(i).io.in_addEn   := deq.addEn\n",
    "    alu_bfuInst(i).io.in_subEn   := deq.subEn\n",
    "    alu_bfuInst(i).io.in_sltEn   := deq.sltEn\n",
    "    alu_bfuInst(i).io.in_sltuEn  := deq.sltuEn\n",
    "    alu_bfuInst(i).io.in_andEn   := deq.andEn\n",
    "    alu_bfuInst(i).io.in_orEn    := deq.orEn\n",
    "    alu_bfuInst(i).io.in_xorEn   := deq.xorEn\n",
    "    alu_bfuInst(i).io.in_sllEn   := deq.sllEn\n",
    "    alu_bfuInst(i).io.in_srEn    := deq.srEn\n",
    "    alu_bfuInst(i).io.in_srMode  := deq.srMode\n",
    "    alu_bfuInst(i).io.in_luiEn   := deq.luiEn\n",
    "    alu_bfuInst(i).io.in_catEn   := deq.catEn\n",
    "    alu_bfuInst(i).io.in_immSel  := deq.immSel\n",
    "    alu_bfuInst(i).io.in_imm     := deq.imm\n",
    "    when (fuFifos_alu(i).io.deq.valid) {\n",
    "      alu_bfuInst(i).io.in_valid := true.B\n",
    "      when (alu_bfuInst(i).io.in_ready) {\n",
    "        fuFifos_alu(i).io.deq.ready := true.B\n",
    "      }\n",
    "    } .otherwise {\n",
    "      alu_bfuInst(i).io.in_valid := false.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  fuFifos_iou.io.deq.ready := false.B\n",
    "  when (fuFifos_iou.io.deq.valid) {\n",
    "    val deq = fuFifos_iou.io.deq\n",
    "    ioUnit.io.ar_valid := true.B\n",
    "    ioUnit.io.ar_tag := deq.bits.tag\n",
    "    ioUnit.io.ar_opcode := deq.bits.opcode\n",
    "    ioUnit.io.ar_rd := deq.bits.rd\n",
    "    ioUnit.io.ar_bits := deq.bits.bits\n",
    "    ioUnit.io.ar_imm := deq.bits.imm\n",
    "    when (ioUnit.io.ar_ready) {\n",
    "      fuFifos_iou.io.deq.ready := true.B\n",
    "    }\n",
    "  } .otherwise {\n",
    "    ioUnit.io.ar_valid := false.B\n",
    "    ioUnit.io.ar_tag := DontCare\n",
    "    ioUnit.io.ar_opcode := DontCare\n",
    "    ioUnit.io.ar_rd := DontCare\n",
    "    ioUnit.io.ar_bits := DontCare\n",
    "    ioUnit.io.ar_imm := DontCare\n",
    "  }\n",
    "\n",
    "\n",
    "  when (execThread_d0 =/= NONE_SELECTED) {\n",
    "    threadStages(execThread_d0) := ThreadStageEnum.exec\n",
    "  }\n",
    "\n",
    "  // FUs output\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    alu_bfuInst(i).io.out_ready := true.B\n",
    "    when (alu_bfuInst(i).io.out_valid) {\n",
    "      val destMem_in = Wire(new DestMemT)\n",
    "      destMem_in.dstPC := alu_bfuInst(i).io.out_flag\n",
    "      destMem_in.dest := alu_bfuInst(i).io.out_bits\n",
    "      destMem_in.wben := Fill(NUM_REGBLOCKS, 1.U)\n",
    "      destMems(i).io.wren := true.B\n",
    "      destMems(i).io.wraddress := alu_bfuInst(i).io.out_tag\n",
    "      destMems(i).io.data := destMem_in.asUInt\n",
    "      threadStates(alu_bfuInst(i).io.out_tag).execValids(i) := true.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  when (ioUnit.io.w_valid) {\n",
    "    threadStates(ioUnit.io.w_tag).execValids(NUM_BFUS-1) := true.B\n",
    "    threadStates(ioUnit.io.w_tag).io_dstPC := ioUnit.io.w_flag\n",
    "  }\n",
    "  when (ioUnit.io.r_valid) {\n",
    "    threadStates(ioUnit.io.r_tag).execValids(NUM_BFUS-1) := true.B\n",
    "    threadStates(ioUnit.io.r_tag).io_dstPC := ioUnit.io.r_flag\n",
    "  }\n",
    "\n",
    "\n",
    "  /****************** Finish execution *********************************/\n",
    "  val fThreadEncoder = Module(new Scheduler(NUM_THREADS, NUM_WR_BANKS))\n",
    "  val fThread = fThreadEncoder.io.chosen\n",
    "  val execDone = Wire(Vec(NUM_THREADS, Bool()))\n",
    "  Range(0, NUM_THREADS, 1).foreach(i =>\n",
    "    execDone(i) := (threadStates(i).execValids.asUInt | (~threadStates(i).bfuValids.asUInt)).andR\n",
    "  )\n",
    "\n",
    "  Range(0, NUM_THREADS, 1).map(i =>\n",
    "    fThreadEncoder.io.valid(i) := (execDone(i) === true.B && threadStages(i) === ThreadStageEnum.exec))\n",
    "\n",
    "  when (fThread =/= NONE_SELECTED) {\n",
    "    threadStages(fThread) := ThreadStageEnum.branch\n",
    "    for (destMem <- destMems) {\n",
    "      destMem.io.rden := true.B\n",
    "      destMem.io.rdaddress := fThread\n",
    "    }\n",
    "    threadMem.io.rden := true.B\n",
    "    threadMem.io.rdaddress := fThread\n",
    "  }\n",
    "\n",
    "  /****************** Register write & branch *********************************/\n",
    "  val WB_DELAY = NUM_RF_WR_PORTS.max(3)\n",
    "  val branchThread_out = RegInit(NONE_SELECTED)\n",
    "  val branchThread_vec = RegInit(VecInit(Seq.fill(WB_DELAY)(NONE_SELECTED)))\n",
    "  branchThread_out := branchThread_vec(0)\n",
    "  val branchU = Module(new BranchUnit)\n",
    "\n",
    "  branchThread_vec(WB_DELAY-1) := fThread\n",
    "  for (i <- 0 until WB_DELAY-1) {\n",
    "    branchThread_vec(i) := branchThread_vec(i+1)\n",
    "  }\n",
    "\n",
    "  val threadMem_out = Wire(new ThreadMemT)\n",
    "  val destMems_out = Wire(Vec(NUM_WR, (new DestMemT)))\n",
    "  val destWbens_wb = RegInit(VecInit(Seq.fill(NUM_WR)(0.U(NUM_REGBLOCKS.W))))\n",
    "  val dests_wb = Wire(Vec(NUM_WR, UInt(REG_WIDTH.W)))\n",
    "  val dests_wb_s1 = Reg(Vec(NUM_WR, UInt(REG_WIDTH.W)))\n",
    "  val rdWrEn_wb = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))\n",
    "  val rd_wb = Reg(Vec(NUM_FUS, UInt(NUM_REGS_LG.W)))\n",
    "  val brUcodes_wb = Wire(new BRMicrocodes(NUM_ALUS, NUM_FUS))\n",
    "  val dstPCs = Wire(Vec(NUM_FUS+3*NUM_ALUS, UInt(32.W)))\n",
    "\n",
    "  dstPCs := DontCare\n",
    "  if (NUM_ALUS < NUM_FUS) {\n",
    "    // The last unit is the IO unit\n",
    "    for (i <- 0 until NUM_FUS-1) {\n",
    "      destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT)\n",
    "      dests_wb(i) := destMems_out(i).dest\n",
    "      destWbens_wb(i) := destMems_out(i).wben\n",
    "    }\n",
    "    for (i <- 0 until NUM_ALUS) {\n",
    "      dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "    }\n",
    "    for (i <- 0 until NUM_FUS-NUM_ALUS-1) {\n",
    "      dstPCs(4*NUM_ALUS+i) := destMems_out(NUM_ALUS+i).dstPC\n",
    "    }\n",
    "    dstPCs(NUM_FUS+3*NUM_ALUS-1) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  } else {\n",
    "    // The IO unit is combined with an ALU unit\n",
    "    for (i <- 0 until NUM_FUS) {\n",
    "      destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT)\n",
    "      dests_wb(i) := destMems_out(i).dest\n",
    "      destWbens_wb(i) := destMems_out(i).wben\n",
    "    }\n",
    "    for (i <- 0 until NUM_ALUS) {\n",
    "      dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "    }\n",
    "    dstPCs(4*(NUM_BFUS-1)+2) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  }\n",
    "\n",
    "  threadMem_out := threadMem.io.q.asTypeOf(chiselTypeOf(threadMem_out))\n",
    "  brUcodes_wb := threadMem_out.brUcodes\n",
    "  rdWrEn_wb := threadMem_out.rdWrEn\n",
    "  rd_wb := threadMem_out.rd\n",
    "  dests_wb_s1 := dests_wb\n",
    "  val pc = Reg(UInt((IP_WIDTH+2).W))\n",
    "  val threadValid = RegInit(false.B)\n",
    "\n",
    "  when (branchThread_vec(WB_DELAY-1) =/= NONE_SELECTED) {\n",
    "    threadValid := true.B\n",
    "    pc := threadStates(branchThread_vec(WB_DELAY-1)).ip\n",
    "  } .otherwise {\n",
    "    threadValid := false.B\n",
    "    pc := DontCare\n",
    "  }\n",
    "\n",
    "  val thread_finish = Wire(Bool())\n",
    "  val thread_new_pc = Wire(UInt((IP_WIDTH+2).W))\n",
    "  val threadValid_s1 = RegNext(threadValid)\n",
    "  val threadValid_s2 = RegNext(threadValid_s1)\n",
    "\n",
    "  val caseFU = (0 until (NUM_FUS+3*NUM_ALUS)).map(i => (i.U -> dstPCs(i)))\n",
    "  val branchU_rs1 = Wire(UInt(32.W))\n",
    "  val branchU_rs2 = Wire(UInt(32.W))\n",
    "  branchU_rs1 := MuxLookup(threadMem_out.brUcodes.rs1, DontCare, caseFU)\n",
    "  branchU_rs2 := MuxLookup(threadMem_out.brUcodes.rs2, DontCare, caseFU)\n",
    "  branchU.io.brValid := threadValid && brUcodes_wb.brValid\n",
    "  branchU.io.rs1 := branchU_rs1.asSInt\n",
    "  branchU.io.rs2 := branchU_rs2.asSInt\n",
    "  branchU.io.brMode := threadMem_out.brUcodes.brMode\n",
    "  branchU.io.pc := pc.asSInt\n",
    "  branchU.io.pcOffset := threadMem_out.brUcodes.pcOffset\n",
    "\n",
    "  // scatter\n",
    "  val scatter = Seq.fill(NUM_ALUS)(Module(new Scatter(REG_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_REGBLOCKS, NUM_DST_POS, dst_encode, dst_pos, NUM_WB_ENS, dst_en_encode, wbens)))\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    scatter(i).io.din := dests_wb(i)\n",
    "    scatter(i).io.shift := threadMem_out.rd_pos(i)\n",
    "    scatter(i).io.mode := threadMem_out.rd_mode(i)\n",
    "  }\n",
    "\n",
    "  when (threadValid_s1) {\n",
    "    // writeback\n",
    "    regfile.io.wrEn := true.B\n",
    "    regfile.io.thread_wr := branchThread_vec(WB_DELAY-3)\n",
    "    for (i <- 0 until NUM_RF_WR_PORTS) {\n",
    "      if (i*2 < NUM_ALUS) {\n",
    "        regfile.io.wrEn1(i) := rdWrEn_wb(i*2)\n",
    "        regfile.io.wrAddr1(i) := rd_wb(i*2)\n",
    "        regfile.io.wrBen1(i) := scatter(i*2).io.wren\n",
    "        regfile.io.wrData1(i) := scatter(i*2).io.dout\n",
    "      } else {\n",
    "        regfile.io.wrEn1(i) := rdWrEn_wb(i*2)\n",
    "        regfile.io.wrAddr1(i) := rd_wb(i*2)\n",
    "        regfile.io.wrBen1(i) := destWbens_wb(i*2)\n",
    "        regfile.io.wrData1(i) := dests_wb_s1(i*2)\n",
    "      }\n",
    "      if (i*2+1 < NUM_ALUS) {\n",
    "        regfile.io.wrEn2(i) := rdWrEn_wb(i*2+1)\n",
    "        regfile.io.wrAddr2(i) := rd_wb(i*2+1)\n",
    "        regfile.io.wrBen2(i) := scatter(i*2+1).io.wren\n",
    "        regfile.io.wrData2(i) := scatter(i*2+1).io.dout\n",
    "      } else if (i*2+1 < NUM_WR) {\n",
    "        regfile.io.wrEn2(i) := rdWrEn_wb(i*2+1)\n",
    "        regfile.io.wrAddr2(i) := rd_wb(i*2+1)\n",
    "        regfile.io.wrBen2(i) := destWbens_wb(i*2+1)\n",
    "        regfile.io.wrData2(i) := dests_wb_s1(i*2+1)\n",
    "      } else {\n",
    "        regfile.io.wrEn2(i) := false.B\n",
    "        regfile.io.wrAddr2(i) := DontCare\n",
    "        regfile.io.wrBen2(i) := DontCare\n",
    "        regfile.io.wrData2(i) := DontCare\n",
    "      }\n",
    "    }\n",
    "  } .otherwise {\n",
    "    regfile.io.wrEn := false.B\n",
    "    regfile.io.thread_wr := ioUnit.io.w_tag\n",
    "    regfile.io.wrEn1(0) := ioUnit.io.w_wen(0)\n",
    "    regfile.io.wrAddr1(0) := ioUnit.io.w_addr(0)\n",
    "    regfile.io.wrBen1(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "    regfile.io.wrData1(0) := ioUnit.io.w_data(0)(REG_WIDTH-1, 0)\n",
    "    regfile.io.wrEn2(0) := ioUnit.io.w_wen(1)\n",
    "    regfile.io.wrAddr2(0) := ioUnit.io.w_addr(1)\n",
    "    regfile.io.wrBen2(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "    regfile.io.wrData2(0) := ioUnit.io.w_data(1)(REG_WIDTH-1, 0)\n",
    "    for (i <- 1 until NUM_RF_WR_PORTS) {\n",
    "      regfile.io.wrEn1(i) := false.B\n",
    "      regfile.io.wrAddr1(i) := DontCare\n",
    "      regfile.io.wrBen1(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "      regfile.io.wrData1(i) := DontCare\n",
    "      regfile.io.wrEn2(i) := false.B\n",
    "      regfile.io.wrAddr2(i) := DontCare\n",
    "      regfile.io.wrBen2(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "      regfile.io.wrData2(i) := DontCare\n",
    "    }\n",
    "  }\n",
    "\n",
    "\n",
    "  thread_finish := branchU.io.finish\n",
    "  thread_new_pc := branchU.io.pcOut.asUInt\n",
    "  when (threadValid_s1) {\n",
    "    threadStates(branchThread_vec(WB_DELAY-3)).ip := thread_new_pc\n",
    "    when (thread_finish) {\n",
    "      threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.idle\n",
    "    } .otherwise {\n",
    "      threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.fetch\n",
    "    }\n",
    "  } .elsewhen (branchThread_vec(WB_DELAY-3) =/= NONE_SELECTED) {\n",
    "    threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.fetch\n",
    "  }\n",
    "\n",
    "  // Output\n",
    "  io.out.valid := ioUnit.io.out_valid\n",
    "  io.out.tag := ioUnit.io.out_tag\n",
    "  io.out.bits.data := ioUnit.io.out_data\n",
    "  io.out.bits.empty := ioUnit.io.out_empty\n",
    "  io.out.last := ioUnit.io.out_last\n",
    "  ioUnit.io.out_ready := io.out.ready\n",
    "\n",
    "  // Input unit output ready\n",
    "  val w_tag = ioUnit.io.w_tag\n",
    "  val lastThreadWr = RegNext(branchThread_vec(WB_DELAY-3))\n",
    "  ioUnit.io.w_ready := (!threadValid_s1) && ((!threadValid_s2) || (w_tag(log2Up(NUM_RF_WR_PORTS)-1, 0) =/= lastThreadWr(log2Up(NUM_RF_WR_PORTS)-1, 0)))\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36minOutUnitBundle\u001b[39m"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class inOutUnitBundle(reg_width: Int, \n",
    "                      num_regs_lg: Int, \n",
    "                      opcode_width: Int, \n",
    "                      num_threads: Int, \n",
    "                      ip_width: Int) extends Bundle {\n",
    "  val in_valid     = Input(Bool())\n",
    "  val in_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "  val in_data      = Input(UInt(512.W))\n",
    "  val in_empty     = Input(UInt(6.W))\n",
    "  val in_last      = Input(Bool())\n",
    "  val in_ready     = Output(Bool())\n",
    "\n",
    "  val out_ready    = Input(Bool())\n",
    "  val out_valid    = Output(Bool())\n",
    "  val out_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "  val out_data     = Output(UInt(512.W))\n",
    "  val out_empty    = Output(UInt(6.W))\n",
    "  val out_last     = Output(Bool())\n",
    "\n",
    "  val ar_valid     = Input(Bool())\n",
    "  val ar_tag       = Input(UInt(log2Up(num_threads).W))\n",
    "  val ar_opcode    = Input(UInt(opcode_width.W))\n",
    "  val ar_rd        = Input(UInt(num_regs_lg.W))\n",
    "  val ar_bits      = Input(UInt(reg_width.W))\n",
    "  val ar_imm       = Input(UInt(32.W))\n",
    "  val ar_ready     = Output(Bool())\n",
    "\n",
    "  val w_ready      = Input(Bool())\n",
    "  val w_valid      = Output(Bool())\n",
    "  val w_tag        = Output(UInt(log2Up(num_threads).W))\n",
    "  val w_flag       = Output(UInt(ip_width.W))\n",
    "  val w_wen        = Output(Vec(2, Bool()))\n",
    "  val w_addr       = Output(Vec(2, UInt(num_regs_lg.W)))\n",
    "  val w_data       = Output(Vec(2, UInt(reg_width.W)))\n",
    "\n",
    "  val idle_threads = Input(Vec(num_threads, Bool()))\n",
    "  val new_thread   = Output(Bool())\n",
    "  val new_tag      = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "  val r_valid      = Output(Bool())\n",
    "  val r_flag       = Output(UInt(ip_width.W))\n",
    "  val r_tag        = Output(UInt(log2Up(num_threads).W))\n",
    "\n",
    "  val rd_req_valid = Output(Bool())\n",
    "  val rd_req_ready = Input(Bool())\n",
    "  val rd_req       = Output(new BFU_regfile_req_t(log2Up(num_threads), num_regs_lg))\n",
    "  val rd_rsp_valid = Input(Bool())\n",
    "  val rd_rsp_ready = Output(Bool())\n",
    "  val rd_rsp       = Input(new BFU_regfile_rsp_t(reg_width))\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## new top level control"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "// class ControlUnit(NUM_THREADS: Int, \n",
    "//                   TAGWIDTH: Int, \n",
    "//                   IP_WIDTH: Int, \n",
    "//                   NUM_BFUS: Int, \n",
    "//                   NUM_RD_BANKS: Int, \n",
    "//                   INSTR_WIDTH: Int, \n",
    "//                   INST_RAM_SIZE: Int, \n",
    "//                   REG_WIDTH: Int, \n",
    "//                   NUM_REGS_LG: Int, \n",
    "//                   NUM_FUOPS_LG: Int\n",
    "//                  ) extends Module {\n",
    "\n",
    "//     val io = IO(new Bundle {\n",
    "//         // Add ioUnit interface\n",
    "//         val ioUnit = new inOutUnitBundle(NUM_THREADS, NUM_RD_BANKS, 512, 6, IP_WIDTH)  // reg_width: Int, num_regs_lg: Int, opcode_width: Int, num_threads: Int, ip_width: Int\n",
    "//                                                                                     // REG_WIDTH,      NUM_REGS_LG,      NUM_FUOPS_LG,      NUM_THREADS,      IP_WIDTH\n",
    "        \n",
    "//         // Add other ports\n",
    "//         // val data_str = Input(UInt(8.W)) // Example of an additional regular input port\n",
    "//         // val fetch_done = Output(Bool()) // Example of an additional regular output port\n",
    "//     })\n",
    "//     val NONE_SELECTED = (NUM_THREADS).U((log2Up(NUM_THREADS+1)).W)\n",
    "    \n",
    "//     /*******************Thread states*********************************/\n",
    "//     object ThreadStageEnum extends ChiselEnum {  // ZX: those state control should classified into control unit\n",
    "//         val idle   = Value\n",
    "//         val order_fetch = Value\n",
    "//         val fetch  = Value\n",
    "//         val decode = Value\n",
    "//         val read   = Value\n",
    "//         val pre    = Value\n",
    "//         val exec   = Value\n",
    "//         //val post   = Value\n",
    "//         val branch = Value\n",
    "//     }\n",
    "//     val threadStages = RegInit(VecInit(Seq.fill(NUM_THREADS)(ThreadStageEnum.idle))) // ZX: controls, init all the thread stage as idle\n",
    "    \n",
    "//     val ThreadStateT = new Bundle {         // ZX: controls\n",
    "//         val tag         = UInt((TAGWIDTH*2).W)\n",
    "//         val invalid     = Bool()\n",
    "//         // FIXME: input -> rf & rf -> output\n",
    "//         val ip          = UInt((IP_WIDTH+2).W)\n",
    "        \n",
    "//         val bfuValids   = Vec(NUM_BFUS, Bool())\n",
    "//         val execValids  = Vec(NUM_BFUS, Bool())\n",
    "//         val io_dstPC    = UInt(IP_WIDTH.W)\n",
    "//         val execDone    = Bool()\n",
    "//         val finish      = Bool()\n",
    "//     }\n",
    "    \n",
    "//     val threadStates  = Reg(Vec(NUM_THREADS, ThreadStateT))\n",
    "\n",
    "//     /****************** Start Thread *********************************/\n",
    "//     // select idle thread\n",
    "//     val vThreadEncoder = Module(new Scheduler_order(NUM_THREADS, NUM_RD_BANKS))\n",
    "//     Range(0, NUM_THREADS, 1).map(i =>\n",
    "//         io.ioUnit.idle_threads(i) := threadStages(i) === ThreadStageEnum.idle) // idle_threads is bool, and vec   //?? Here, all those be true.B??\n",
    "//                                                                         // !!! need output port for: ioUnit.io.idle_threads(i) !!!, or make a boundle to take all the io of ioUnit\n",
    "\n",
    "//     when (io.ioUnit.new_thread) {\n",
    "//         // spawn new thread\n",
    "//         threadStages(io.ioUnit.new_tag) := ThreadStageEnum.order_fetch  // !!! need input port for: ioUnit.io.new_thread, ioUnit.io.new_tag !!!\n",
    "//         threadStates(io.ioUnit.new_tag).ip := 0.U((IP_WIDTH+2).W)\n",
    "//         vThreadEncoder.io.valid := true.B\n",
    "//         vThreadEncoder.io.tag := io.ioUnit.new_tag\n",
    "//         println(\"Primate core spawning new thread!\")\n",
    "//     } .otherwise {\n",
    "//         vThreadEncoder.io.valid := false.B\n",
    "//         vThreadEncoder.io.tag := DontCare\n",
    "//     }\n",
    "    \n",
    "\n",
    "//     /****************** Scheduler logic *********************************/\n",
    "//     // select valid thread\n",
    "//     val vThread = vThreadEncoder.io.chosen\n",
    "//     Range(0, NUM_THREADS, 1).map(i =>\n",
    "//         vThreadEncoder.io.order_ready(i) := (threadStages(i) === ThreadStageEnum.order_fetch))\n",
    "//     Range(0, NUM_THREADS, 1).map(i =>\n",
    "//         vThreadEncoder.io.ready(i) := (threadStages(i) === ThreadStageEnum.fetch))\n",
    "    \n",
    "\n",
    "//     /****************** Fetch logic *********************************/\n",
    "//     val fetchUnit = Module(new Fetch(NUM_THREADS, IP_WIDTH, INSTR_WIDTH, INST_RAM_SIZE))\n",
    "//     val instr = Wire(UInt(INSTR_WIDTH.W))\n",
    "//     fetchUnit.io.ip := (threadStates(vThread).ip)\n",
    "//     instr := fetchUnit.io.instr\n",
    "    \n",
    "//     when (vThread =/= NONE_SELECTED) {\n",
    "//         threadStages(vThread) := ThreadStageEnum.decode\n",
    "//     }\n",
    "// }\n",
    "\n",
    "    \n",
    "    \n",
    "// //     /****************** Decode logic *********************************/\n",
    "// //     val decodeThread = RegInit(NONE_SELECTED)\n",
    "// //     decodeThread := vThread\n",
    "    \n",
    "// //     val decodeUnit = Module(new Decode(NUM_ALUS, NUM_BFUS, NUM_FUS, SUBINSTR_WIDTH, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_DST_POS_LG, NUM_DST_MODES_LG)) // control\n",
    "// //     val aluMicrocodes_in = Wire(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG))  // op code etc, control\n",
    "// //     val bfuMicrocodes_in = Wire(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))\n",
    "// //     val rdWrEn_in = Wire(Vec(NUM_FUS, Bool()))\n",
    "// //     val bfuValids_in = Wire(Vec(NUM_BFUS, Bool()))\n",
    "// //     decodeUnit.io.instr := instr\n",
    "    \n",
    "// //     val BFU_RSPQ_DEPTH_LG = 3  \n",
    "// //     val BFU_RSPQ_DEPTH = 8 // (BFU_RSPQ_DEPTH/2 must be equal or greater than NUM_RF_RD_PORTS+1) \n",
    "// //     val bfuRdReqQ = Module(new Queue(new BFU_regfile_req_t(NUM_THREADS_LG, NUM_REGS_LG), 4))   // ZX: Diffcult to extract the bfuRdReqQ out because of the if statement\n",
    "// //     val bfuRdRspQ = Module(new Queue(new BFU_regfile_rsp_t(REG_WIDTH), BFU_RSPQ_DEPTH))   \n",
    "// //     val bfuRdRspQ_almFull = Wire(Bool())   \n",
    "// //     val bfuRdRspQ_enq_in = Wire(Bool())    \n",
    "// //     val decode_valid = RegInit(false.B) \n",
    "// //     val decodeThread_d1 = RegNext(decodeThread)\n",
    "    \n",
    "// //     bfuRdReqQ.io.deq.ready := false.B\n",
    "// //     bfuRdReqQ.io.enq.valid := ioUnit.io.rd_req_valid // !!! need input port for: ioUnit.io.rd_req_valid, rd_req, rd_rsp_ready !!!\n",
    "// //     bfuRdReqQ.io.enq.bits := ioUnit.io.rd_req\n",
    "// //     ioUnit.io.rd_req_ready := bfuRdReqQ.io.enq.ready  // !!! need output port for: ioUnit.io.rd_req_ready, rd_rsp_valid, rd_rsp !!!\n",
    "    \n",
    "// //     bfuRdRspQ_almFull := bfuRdRspQ.io.count(2).asBool\n",
    "// //     bfuRdRspQ.io.enq.valid := false.B\n",
    "// //     bfuRdRspQ_enq_in := false.B\n",
    "// //     ioUnit.io.rd_rsp_valid := bfuRdRspQ.io.deq.valid\n",
    "// //     ioUnit.io.rd_rsp := bfuRdRspQ.io.deq.bits\n",
    "// //     bfuRdRspQ.io.deq.ready := ioUnit.io.rd_rsp_ready\n",
    "\n",
    "// //   decode_valid := false.B\n",
    "// //   when (decodeThread =/= NONE_SELECTED) {\n",
    "// //     threadStates(decodeThread).bfuValids := decodeUnit.io.bfuValids\n",
    "// //     threadStates(decodeThread).invalid := false.B\n",
    "// //     threadStates(decodeThread).execValids := VecInit(Seq.fill(NUM_BFUS)(false.B))\n",
    "// //     decode_valid := true.B\n",
    "\n",
    "// //     println(\"Got a valid decode thread!\")\n",
    "\n",
    "// //     aluMicrocodes_in := decodeUnit.io.aluUcodes\n",
    "// //     bfuMicrocodes_in := decodeUnit.io.bfuUcodes\n",
    "// //     rdWrEn_in := decodeUnit.io.rdWrEn\n",
    "// //     bfuValids_in := decodeUnit.io.bfuValids\n",
    "\n",
    "// //     val threadMem_in = Wire(new ThreadMemT)  \n",
    "// //     threadMem_in.brUcodes  := decodeUnit.io.brUcodes\n",
    "// //     threadMem_in.rdWrEn    := decodeUnit.io.rdWrEn\n",
    "// //     threadMem_in.rd        := decodeUnit.io.rd\n",
    "// //     threadMem_in.rd_pos    := decodeUnit.io.rd_pos\n",
    "// //     threadMem_in.rd_mode   := decodeUnit.io.rd_mode\n",
    "\n",
    "// //     threadMem.io.wraddress := decodeThread        // !!! need output port for: threadMem.io.wraddress, wren, data !!!\n",
    "// //     threadMem.io.wren      := true.B\n",
    "// //     threadMem.io.data      := threadMem_in.asUInt  // ZX: assign the threadMem_in Wire as int?\n",
    "      \n",
    "// //     regfile.io.thread_rd   := decodeThread   // !!! need  port for: regfile !!!\n",
    "// //     regfile.io.rdEn        := true.B\n",
    "      \n",
    "// //     for (i <- 0 until NUM_RF_RD_PORTS) {\n",
    "// //       regfile.io.rdAddr1(i) := decodeUnit.io.rs1(i)\n",
    "// //       regfile.io.rdAddr2(i) := decodeUnit.io.rs2(i)\n",
    "// //     }\n",
    "\n",
    "// //     threadStages(decodeThread) := ThreadStageEnum.read\n",
    "// //   }\n",
    "// //   .otherwise {\n",
    "// //     val initVec = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))\n",
    "// //     val initVecALU = RegInit(VecInit(Seq.fill(NUM_ALUS)(false.B)))\n",
    "// //     val initVecBFU = RegInit(VecInit(Seq.fill(NUM_BFUS)(false.B)))\n",
    "// //     aluMicrocodes_in.bfu_valid := initVecALU\n",
    "// //     aluMicrocodes_in.opcode := DontCare\n",
    "// //     aluMicrocodes_in.rs1_pos := DontCare\n",
    "// //     aluMicrocodes_in.rs1_mode := DontCare\n",
    "// //     aluMicrocodes_in.rs2_pos := DontCare\n",
    "// //     aluMicrocodes_in.rs2_mode := DontCare\n",
    "// //     aluMicrocodes_in.rd     := DontCare\n",
    "// //     aluMicrocodes_in.addEn  := initVecALU  // ZX: what is this doing? is initVecALU one bit?\n",
    "// //     aluMicrocodes_in.subEn  := initVecALU\n",
    "// //     aluMicrocodes_in.sltEn  := initVecALU\n",
    "// //     aluMicrocodes_in.sltuEn := initVecALU\n",
    "// //     aluMicrocodes_in.andEn  := initVecALU\n",
    "// //     aluMicrocodes_in.orEn   := initVecALU\n",
    "// //     aluMicrocodes_in.xorEn  := initVecALU\n",
    "// //     aluMicrocodes_in.sllEn  := initVecALU\n",
    "// //     aluMicrocodes_in.srEn   := initVecALU\n",
    "// //     aluMicrocodes_in.srMode := initVecALU\n",
    "// //     aluMicrocodes_in.luiEn  := initVecALU\n",
    "// //     aluMicrocodes_in.catEn  := initVecALU\n",
    "// //     aluMicrocodes_in.immSel := initVecALU\n",
    "// //     aluMicrocodes_in.imm    := DontCare\n",
    "\n",
    "// //     bfuMicrocodes_in := DontCare\n",
    "\n",
    "// //     rdWrEn_in := initVec\n",
    "// //     bfuValids_in := initVecBFU\n",
    "\n",
    "// //     threadMem.io.wraddress := DontCare\n",
    "// //     threadMem.io.wren      := false.B\n",
    "// //     threadMem.io.data      := DontCare\n",
    "// //     threadStates(decodeThread).bfuValids := DontCare\n",
    "// //     threadStates(decodeThread).execValids := DontCare\n",
    "\n",
    "// //     regfile.io.thread_rd := DontCare\n",
    "// //     regfile.io.rdEn := false.B\n",
    "// //     regfile.io.rdAddr1 := DontCare\n",
    "// //     regfile.io.rdAddr2 := DontCare\n",
    "\n",
    "// //     val bfuRdTag = bfuRdReqQ.io.deq.bits.tag\n",
    "// //     regfile.io.thread_rd := bfuRdReqQ.io.deq.bits.tag\n",
    "// //     regfile.io.rdAddr1(0) := bfuRdReqQ.io.deq.bits.rdAddr1\n",
    "// //     regfile.io.rdAddr2(0) := bfuRdReqQ.io.deq.bits.rdAddr2\n",
    "// //     when (bfuRdReqQ.io.deq.valid && (!bfuRdRspQ_almFull) && ((!decode_valid) || \n",
    "// //         (bfuRdTag(log2Up(NUM_RF_RD_PORTS)-1, 0) =/= decodeThread_d1(log2Up(NUM_RF_RD_PORTS)-1, 0)))) {\n",
    "// //       bfuRdRspQ_enq_in := true.B\n",
    "// //       bfuRdReqQ.io.deq.ready := true.B\n",
    "// //     }\n",
    "// //   }\n",
    "    \n",
    "    \n",
    "// // }"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Modified Top"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "// class primate_m(extCompName: String) extends gComponentLeaf(new input_t, new output_t, ArrayBuffer(), extCompName + \"__type__engine__MT__16__\") {\n",
    "//     val filename = \"./primate.cfg\"\n",
    "//     val fileSource = Source.fromFile(filename)\n",
    "//     val lines = fileSource.getLines.toList\n",
    "//     var knobs:Map[String, String] = Map()\n",
    "//     for (line <- lines) {\n",
    "//     val Array(key, value) = line.split(\"=\")\n",
    "//         knobs += (key -> value)\n",
    "//     }\n",
    "//     val NUM_THREADS = knobs.apply(\"NUM_THREADS\").toInt\n",
    "//     val REG_WIDTH = knobs.apply(\"REG_WIDTH\").toInt\n",
    "//     val NUM_REGS = knobs.apply(\"NUM_REGS\").toInt\n",
    "//     val NUM_BFUS = knobs.apply(\"NUM_BFUS\").toInt + 2 // IO and LSU are hidden lol\n",
    "//     val NUM_ALUS = knobs.apply(\"NUM_ALUS\").toInt\n",
    "//     val IMM_WIDTH = knobs.apply(\"IMM_WIDTH\").toInt\n",
    "//     val NUM_REGBLOCKS = knobs.apply(\"NUM_REGBLOCKS\").toInt\n",
    "//     val NUM_SRC_POS = knobs.apply(\"NUM_SRC_POS\").toInt\n",
    "//     val NUM_SRC_MODES = knobs.apply(\"NUM_SRC_MODES\").toInt\n",
    "//     val NUM_DST_POS = knobs.apply(\"NUM_DST_POS\").toInt\n",
    "//     val NUM_WB_ENS = knobs.apply(\"NUM_WB_ENS\").toInt\n",
    "//     val MAX_FIELD_WIDTH = knobs.apply(\"MAX_FIELD_WIDTH\").toInt\n",
    "//     val IP_WIDTH = knobs.apply(\"IP_WIDTH\").toInt\n",
    "//     val REG_BLOCK_WIDTH:Array[Int] = knobs.apply(\"REG_BLOCK_WIDTH\").split(\" \").map(_.toInt)\n",
    "//     val src_pos:Array[Int] = knobs.apply(\"SRC_POS\").split(\" \").map(_.toInt)\n",
    "//     val src_mode:Array[Int] = knobs.apply(\"SRC_MODE\").split(\" \").map(_.toInt)\n",
    "//     val dst_encode:Array[Long] = knobs.apply(\"DST_ENCODE\").split(\" \").map(_.toLong)\n",
    "//     val dst_pos:Array[Long] = knobs.apply(\"DST_POS\").split(\" \").map(_.toLong)\n",
    "//     val wbens:Array[Long] = knobs.apply(\"DST_EN\").split(\" \").map(_.toLong)\n",
    "//     val dst_en_encode:Array[(Int, Int)] = knobs.apply(\"DST_EN_ENCODE\").split(\";\").map(_.split(\" \") match {case Array(a1, a2) => (a1.toInt, a2.toInt)})\n",
    "    \n",
    "//     val NUM_THREADS_LG = log2Up(NUM_THREADS)\n",
    "//     val NUM_REGS_LG = log2Up(NUM_REGS)\n",
    "//     val NUM_FUOPS_LG = 6 // currently fixed to 6 due to the risc-v encoding\n",
    "//     val NUM_FUS = (NUM_BFUS).max(NUM_ALUS)\n",
    "//     val NUM_FUS_LG = log2Up(NUM_FUS)\n",
    "//     val NUM_RD_BANKS = scala.math.pow(2, log2Up(NUM_FUS)).toInt\n",
    "//     val NUM_RF_RD_PORTS = NUM_FUS\n",
    "//     val NUM_WR = (NUM_BFUS).max(NUM_ALUS)\n",
    "//     val NUM_RF_WR_PORTS = (NUM_WR+1)/2\n",
    "//     val NUM_WR_BANKS = scala.math.pow(2, log2Up(NUM_RF_WR_PORTS)).toInt\n",
    "//     val NUM_SRC_POS_LG = log2Up(NUM_SRC_POS)\n",
    "//     val NUM_SRC_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "//     val NUM_DST_POS_LG = log2Up(NUM_DST_POS)\n",
    "//     val NUM_DST_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "//     val INST_RAM_SIZE = 4096\n",
    "//     // FIXME\n",
    "//     val ALU_SRC_WIDTH = NUM_REGS_LG\n",
    "//     val SUBINSTR_WIDTH: Int = (math.ceil((7 + ALU_SRC_WIDTH * 3 + 3 + 7)/8) * 8).toInt\n",
    "//     val INSTR_WIDTH = SUBINSTR_WIDTH * (NUM_FUS + NUM_ALUS*3 + 1)\n",
    "    \n",
    "//     val NONE_SELECTED = (NUM_THREADS).U((log2Up(NUM_THREADS+1)).W)\n",
    "    \n",
    "//     val AllOffloadsReady = Reg(Bool())\n",
    "//     val AllOffloadsValid  = Reg(Vec(NUM_THREADS, Bool()))\n",
    "\n",
    "//     /////////////////////\n",
    "//     // DUMP THE PARAMS //\n",
    "//     /////////////////////\n",
    "//     println(\"PRIMATE PARAMS DUMP\")\n",
    "//     println(\" NUM_THREADS: \" + NUM_THREADS)\n",
    "//     println(\" REG_WIDTH: \" + REG_WIDTH)\n",
    "//     println(\" NUM_REGS: \" + NUM_REGS)\n",
    "//     println(\" NUM_BFUS: \" + NUM_BFUS)\n",
    "//     println(\" NUM_ALUS: \" + NUM_ALUS)\n",
    "//     println(\" NUM_FUS : \" + NUM_FUS)\n",
    "//     println(\" INSTR_WIDTH: \" + INSTR_WIDTH)\n",
    "//     println(\" SUBINSTR_WIDTH: \" + SUBINSTR_WIDTH)\n",
    "    \n",
    "//     // set up function units, and init io port\n",
    "//     val ioUnit = Module(new inOutUnit(REG_WIDTH, NUM_REGS_LG, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH))\n",
    "//     // Those are inputs to the ioUnit\n",
    "//     ioUnit.io.in_valid := io.in.valid\n",
    "//     ioUnit.io.in_tag := io.in.tag\n",
    "//     ioUnit.io.in_data := io.in.bits.data\n",
    "//     ioUnit.io.in_empty := io.in.bits.empty\n",
    "//     ioUnit.io.in_last := io.in.last\n",
    "//     io.in.ready := ioUnit.io.in_ready\n",
    "\n",
    "    \n",
    "//     // Instantiate ControlUnit\n",
    "//     val controlUnit = Module(new ControlUnit(\n",
    "//                                             NUM_THREADS, \n",
    "//                                             TAGWIDTH, \n",
    "//                                             IP_WIDTH, \n",
    "//                                             NUM_BFUS, \n",
    "//                                             NUM_RD_BANKS, \n",
    "//                                             INSTR_WIDTH, \n",
    "//                                             INST_RAM_SIZE, \n",
    "//                                             REG_WIDTH, \n",
    "//                                             NUM_REGS_LG, \n",
    "//                                             NUM_FUOPS_LG))\n",
    "    \n",
    "//     // Connect specific ioUnit ports to ControlUnit\n",
    "//     controlUnit.io.ioUnit.new_thread := ioUnit.io.new_thread \n",
    "//     controlUnit.io.ioUnit.new_tag := ioUnit.io.new_tag\n",
    "//     ioUnit.io.idle_threads := controlUnit.io.ioUnit.idle_threads\n",
    "    \n",
    "//     // Connect other specific ports if needed\n",
    "//     // controlUnit.io.data_str := io.in.bits.data(7, 0) // Example: 8-bit data from the input\n",
    "//     // controlUnit.io.fetch_done := DontCare // Initialize with a placeholder if unused initially\n",
    "//     //////\n",
    "\n",
    "//     // create an array of bfu, and init the port connection\n",
    "//     val alu_bfuInst = Array(Module(new alu_bfu0(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)),\n",
    "//                           Module(new alu_bfu1(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)))  // def functionalUnits = io.elements(\"off\")\n",
    "//     // def dynamicMemPort = functionalUnits.asInstanceOf[Bundle].elements(\"dynamicMem\").asInstanceOf[gOffBundle[dyMemInput_t, llNode_t]]\n",
    "//     // val flowTablePort = Module(new flowTable(TAGWIDTH, NUM_THREADS))\n",
    "\n",
    "//     // output from the bfu\n",
    "//     io.mem.mem_addr   := alu_bfuInst(0).io.mem.mem_addr\n",
    "//     io.mem.read       := alu_bfuInst(0).io.mem.read       // ZX: So is this assuming those io.mem are the same for each alu_bfu(i), but only use (0) ? \n",
    "//     io.mem.write      := alu_bfuInst(0).io.mem.write\n",
    "//     io.mem.writedata  := alu_bfuInst(0).io.mem.writedata\n",
    "//     io.mem.byteenable := alu_bfuInst(0).io.mem.byteenable\n",
    "    \n",
    "//     // input to the bfu\n",
    "//     alu_bfuInst(0).io.mem.waitrequest    := io.mem.waitrequest\n",
    "//     alu_bfuInst(0).io.mem.readdatavalid  := io.mem.readdatavalid\n",
    "//     alu_bfuInst(0).io.mem.readdata       := io.mem.readdata\n",
    "//     for (i <- 1 until NUM_ALUS) {\n",
    "//         alu_bfuInst(i).io.mem.waitrequest   := false.B \n",
    "//         alu_bfuInst(i).io.mem.readdatavalid := false.B\n",
    "//         alu_bfuInst(i).io.mem.readdata      := DontCare\n",
    "//     }\n",
    "\n",
    "//     val regfile = Module(new RegRead(NUM_THREADS, NUM_RF_RD_PORTS, NUM_RF_WR_PORTS, NUM_REGS, REG_WIDTH, NUM_REGBLOCKS, REG_BLOCK_WIDTH))\n",
    "\n",
    "//     // define the IO bundle for TreadMem and DestMem\n",
    "//     class ThreadMemT extends Bundle {\n",
    "//         val brUcodes   = new BRMicrocodes(NUM_ALUS, NUM_FUS)\n",
    "//         val rdWrEn     = Vec(NUM_FUS, Bool())\n",
    "//         val rd         = Vec(NUM_FUS, UInt(NUM_REGS_LG.W))\n",
    "//         val rd_pos     = Vec(NUM_ALUS, UInt(NUM_DST_POS_LG.W))\n",
    "//         val rd_mode    = Vec(NUM_ALUS, UInt(NUM_DST_MODES_LG.W))\n",
    "//     }\n",
    "\n",
    "//     class DestMemT extends Bundle {\n",
    "//         val dstPC      = UInt(32.W)\n",
    "//         val wben       = UInt(NUM_REGBLOCKS.W)\n",
    "//         val dest       = UInt(REG_WIDTH.W)\n",
    "//     }\n",
    "\n",
    "//     // init the memorys and init their IO\n",
    "//     val threadMem = Module(new ram_simple2port(NUM_THREADS, (new ThreadMemT).getWidth))\n",
    "//     val destMems = Seq.fill(NUM_WR)(Module(new ram_simple2port(NUM_THREADS, (new DestMemT).getWidth)))\n",
    "//     threadMem.io.clock := clock \n",
    "//     threadMem.io.rden := false.B\n",
    "//     threadMem.io.rdaddress := DontCare\n",
    "//     for (destMem <- destMems) {\n",
    "//         destMem.io.clock := clock\n",
    "//         destMem.io.wren := false.B\n",
    "//         destMem.io.rden := false.B\n",
    "//         destMem.io.wraddress := DontCare\n",
    "//         destMem.io.rdaddress := DontCare\n",
    "//         destMem.io.data := DontCare\n",
    "//     }\n",
    "\n",
    "    \n",
    "    \n",
    "\n",
    "// }\n",
    "\n",
    "\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TOP V2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mobject\u001b[39m \u001b[36mThreadStageEnum\u001b[39m"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "object ThreadStageEnum extends ChiselEnum {  // ZX: those state control should classified into control unit\n",
    "    val idle   = Value\n",
    "    val order_fetch = Value\n",
    "    val fetch  = Value\n",
    "    val decode = Value\n",
    "    val read   = Value\n",
    "    val pre    = Value\n",
    "    val exec   = Value\n",
    "    //val post   = Value\n",
    "    val branch = Value\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Scheduler logic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mSchedulerLogic\u001b[39m"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "  // /****************** Start Thread *********************************/\n",
    "  // /****************** Scheduler logic *********************************/\n",
    "  // // select idle thread\n",
    "  // val vThreadEncoder = Module(new Scheduler_order(NUM_THREADS, NUM_RD_BANKS))\n",
    "\n",
    "  // when (ioUnit.io.new_thread) {  // make ioUnit.io.new_thread as an input \n",
    "  //   // spawn new thread\n",
    "  //   threadStages(ioUnit.io.new_tag) := ThreadStageEnum.order_fetch  // threadStages and threadStates as output \n",
    "  //   threadStates(ioUnit.io.new_tag).ip := 0.U((IP_WIDTH+2).W)       // ioUnit.io.new_tag as input, name it as ioUnit_new_tag\n",
    "  //   vThreadEncoder.io.valid := true.B\n",
    "  //   vThreadEncoder.io.tag := ioUnit.io.new_tag                    \n",
    "  //   println(\"Primate core spawning new thread!\")\n",
    "  // } .otherwise {\n",
    "  //   vThreadEncoder.io.valid := false.B\n",
    "  //   vThreadEncoder.io.tag := DontCare\n",
    "  // }\n",
    "\n",
    "  \n",
    "  // // select valid thread\n",
    "  // val vThread = vThreadEncoder.io.chosen              // vThread as output\n",
    "  // Range(0, NUM_THREADS, 1).map(i =>\n",
    "  //   vThreadEncoder.io.order_ready(i) := (threadStages(i) === ThreadStageEnum.order_fetch))  // no warries on ThreadStageEnum, it can be view gloabal\n",
    "  // Range(0, NUM_THREADS, 1).map(i =>\n",
    "  //   vThreadEncoder.io.ready(i) := (threadStages(i) === ThreadStageEnum.fetch))\n",
    "\n",
    "class SchedulerLogic(NUM_THREADS: Int, NUM_RD_BANKS: Int, IP_WIDTH: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        // Inputs\n",
    "        val ioUnit_new_thread = Input(Bool())                          // Signal to indicate a new thread spawn\n",
    "        val ioUnit_new_tag = Input(UInt(log2Up(NUM_THREADS).W))        // Signal for the new thread's tag   // Output(UInt(log2Up(num_threads).W))\n",
    "        val threadStages = Input(Vec(NUM_THREADS, ThreadStageEnum.Type()))   // To update thread stages\n",
    "        // Outputs\n",
    "        val vThread = Output(UInt((log2Up(NUM_THREADS)+1).W))        // Chosen valid thread   //Output(UInt((log2Up(num_threads)+1).W))\n",
    "    })\n",
    "\n",
    "    // Scheduler module instantiation\n",
    "    val vThreadEncoder = Module(new Scheduler_order(NUM_THREADS, NUM_RD_BANKS))\n",
    "    \n",
    "    // New thread spawning logic\n",
    "    when(io.ioUnit_new_thread) {\n",
    "        // Configure vThreadEncoder for a new thread\n",
    "        vThreadEncoder.io.valid := true.B\n",
    "        vThreadEncoder.io.tag := io.ioUnit_new_tag\n",
    "        println(\"Primate core spawning new thread!\")\n",
    "    }.otherwise {\n",
    "        vThreadEncoder.io.valid := false.B\n",
    "        vThreadEncoder.io.tag := DontCare\n",
    "    }\n",
    "\n",
    "    // Select a valid thread\n",
    "    io.vThread := vThreadEncoder.io.chosen\n",
    "\n",
    "    Range(0, NUM_THREADS, 1).map(i =>\n",
    "      vThreadEncoder.io.order_ready(i) := (io.threadStages(i) === ThreadStageEnum.order_fetch))\n",
    "    Range(0, NUM_THREADS, 1).map(i =>\n",
    "      vThreadEncoder.io.ready(i) := (io.threadStages(i) === ThreadStageEnum.fetch))\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Decode logic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecodeLogic\u001b[39m"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "  // /****************** Decode logic *********************************/\n",
    "  // val decodeThread = RegInit(NONE_SELECTED) //assume this declared outside, make this as the input\n",
    "  // decodeThread := vThread\n",
    "  // val decodeThread_d1 = RegNext(decodeThread)  //assume this declared outside, make this as the input\n",
    "\n",
    "  // val decodeUnit = Module(new Decode(NUM_ALUS, NUM_BFUS, NUM_FUS, SUBINSTR_WIDTH, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_DST_POS_LG, NUM_DST_MODES_LG))  // local\n",
    "  // val aluMicrocodes_in = Wire(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG)) // local output\n",
    "  // val bfuMicrocodes_in = Wire(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))  // local output\n",
    "  // val rdWrEn_in = Wire(Vec(NUM_FUS, Bool()))   //  local output\n",
    "  // val bfuValids_in = Wire(Vec(NUM_BFUS, Bool()))    // local output\n",
    "  // decodeUnit.io.instr := instr            // instr as input\n",
    "\n",
    "  // val BFU_RSPQ_DEPTH_LG = 3\n",
    "  // val BFU_RSPQ_DEPTH = 8 // (BFU_RSPQ_DEPTH/2 must be equal or greater than NUM_RF_RD_PORTS+1)\n",
    "  // val bfuRdReqQ = Module(new Queue(new BFU_regfile_req_t(NUM_THREADS_LG, NUM_REGS_LG), 4))   // local module \n",
    "  // val bfuRdRspQ = Module(new Queue(new BFU_regfile_rsp_t(REG_WIDTH), BFU_RSPQ_DEPTH))  // local module\n",
    "  // val bfuRdRspQ_almFull = Wire(Bool())  // local module\n",
    "  // val bfuRdRspQ_enq_in = Wire(Bool())  // output\n",
    "  // val decode_valid = RegInit(false.B)  // local\n",
    "  \n",
    "\n",
    "  // bfuRdReqQ.io.deq.ready := false.B\n",
    "  // bfuRdReqQ.io.enq.valid := ioUnit.io.rd_req_valid // ioUnit.io.rd_req_valid is input name it as ioUnit_rd_req_valid\n",
    "  // bfuRdReqQ.io.enq.bits := ioUnit.io.rd_req  // ioUnit.io.rd_req is input name it as ioUnit_rd_req\n",
    "  // ioUnit.io.rd_req_ready := bfuRdReqQ.io.enq.ready // ioUnit.io.rd_req_ready is output, name it as ioUnit_rd_req_ready\n",
    "\n",
    "  // bfuRdRspQ_almFull := bfuRdRspQ.io.count(2).asBool\n",
    "  // bfuRdRspQ.io.enq.valid := false.B\n",
    "  // bfuRdRspQ_enq_in := false.B\n",
    "  // ioUnit.io.rd_rsp_valid := bfuRdRspQ.io.deq.valid  // ioUnit.io.rd_rsp_valid is output\n",
    "  // ioUnit.io.rd_rsp := bfuRdRspQ.io.deq.bits   // ioUnit.io.rd_rsp is output\n",
    "  // bfuRdRspQ.io.deq.ready := ioUnit.io.rd_rsp_ready  // ioUnit.io.rd_rsp_ready is input\n",
    "\n",
    "  // decode_valid := false.B\n",
    "  // when (decodeThread =/= NONE_SELECTED) {\n",
    "  //     ///exclude start\n",
    "  //   threadStates(decodeThread).bfuValids := decodeUnit.io.bfuValids   // make decodeUnit.io.bfuValids as an output\n",
    "  //   threadStates(decodeThread).invalid := false.B    // exclude the threadStates in the extract block, I will define them outside. \n",
    "  //   threadStates(decodeThread).execValids := VecInit(Seq.fill(NUM_BFUS)(false.B))   // exclude the threadStates in the extract block, I will define them outside. \n",
    "  //     ///exclude end\n",
    "  //   decode_valid := true.B   // something local\n",
    "\n",
    "  //   println(\"Got a valid decode thread!\")\n",
    "\n",
    "  //   aluMicrocodes_in := decodeUnit.io.aluUcodes // local\n",
    "  //   bfuMicrocodes_in := decodeUnit.io.bfuUcodes\n",
    "  //   rdWrEn_in := decodeUnit.io.rdWrEn\n",
    "  //   bfuValids_in := decodeUnit.io.bfuValids\n",
    "\n",
    "  //   val threadMem_in = Wire(new ThreadMemT)  // ZX: what is threadMem_in connected to \n",
    "  //   threadMem_in.brUcodes  := decodeUnit.io.brUcodes\n",
    "  //   threadMem_in.rdWrEn    := decodeUnit.io.rdWrEn\n",
    "  //   threadMem_in.rd        := decodeUnit.io.rd\n",
    "  //   threadMem_in.rd_pos    := decodeUnit.io.rd_pos\n",
    "  //   threadMem_in.rd_mode   := decodeUnit.io.rd_mode\n",
    "      \n",
    "  //   threadMem.io.wraddress := decodeThread   // threadMem.io.wraddress is output\n",
    "  //   threadMem.io.wren      := true.B     // threadMem.io.wren is output\n",
    "  //   threadMem.io.data      := threadMem_in.asUInt  // threadMem.io.data is output\n",
    "      \n",
    "  //   regfile.io.thread_rd   := decodeThread  // regfile.io.thread_rd is output\n",
    "  //   regfile.io.rdEn        := true.B  // regfile.io.rdEn is output\n",
    "      \n",
    "  //   for (i <- 0 until NUM_RF_RD_PORTS) {\n",
    "  //     regfile.io.rdAddr1(i) := decodeUnit.io.rs1(i)  // regfile.io.rdAddr1 output\n",
    "  //     regfile.io.rdAddr2(i) := decodeUnit.io.rs2(i)  // regfile.io.rdAddr2 output\n",
    "  //   }\n",
    "  //   /// execlude start\n",
    "  //   threadStages(decodeThread) := ThreadStageEnum.read\n",
    "  //   /// execlude end\n",
    "  // }\n",
    "  // .otherwise {\n",
    "  //   val initVec = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))     // local reg\n",
    "  //   val initVecALU = RegInit(VecInit(Seq.fill(NUM_ALUS)(false.B))) // local reg\n",
    "  //   val initVecBFU = RegInit(VecInit(Seq.fill(NUM_BFUS)(false.B))) // local reg\n",
    "  //   aluMicrocodes_in.bfu_valid := initVecALU\n",
    "  //   aluMicrocodes_in.opcode := DontCare\n",
    "  //   aluMicrocodes_in.rs1_pos := DontCare\n",
    "  //   aluMicrocodes_in.rs1_mode := DontCare\n",
    "  //   aluMicrocodes_in.rs2_pos := DontCare\n",
    "  //   aluMicrocodes_in.rs2_mode := DontCare\n",
    "  //   aluMicrocodes_in.rd     := DontCare\n",
    "  //   aluMicrocodes_in.addEn  := initVecALU \n",
    "  //   aluMicrocodes_in.subEn  := initVecALU\n",
    "  //   aluMicrocodes_in.sltEn  := initVecALU\n",
    "  //   aluMicrocodes_in.sltuEn := initVecALU\n",
    "  //   aluMicrocodes_in.andEn  := initVecALU\n",
    "  //   aluMicrocodes_in.orEn   := initVecALU\n",
    "  //   aluMicrocodes_in.xorEn  := initVecALU\n",
    "  //   aluMicrocodes_in.sllEn  := initVecALU\n",
    "  //   aluMicrocodes_in.srEn   := initVecALU\n",
    "  //   aluMicrocodes_in.srMode := initVecALU\n",
    "  //   aluMicrocodes_in.luiEn  := initVecALU\n",
    "  //   aluMicrocodes_in.catEn  := initVecALU\n",
    "  //   aluMicrocodes_in.immSel := initVecALU\n",
    "  //   aluMicrocodes_in.imm    := DontCare\n",
    "\n",
    "  //   bfuMicrocodes_in := DontCare\n",
    "\n",
    "  //   rdWrEn_in := initVec\n",
    "  //   bfuValids_in := initVecBFU\n",
    "\n",
    "  //   threadMem.io.wraddress := DontCare\n",
    "  //   threadMem.io.wren      := false.B\n",
    "  //   threadMem.io.data      := DontCare\n",
    "  //   threadStates(decodeThread).bfuValids := DontCare\n",
    "  //   threadStates(decodeThread).execValids := DontCare\n",
    "\n",
    "  //   regfile.io.thread_rd := DontCare\n",
    "  //   regfile.io.rdEn := false.B\n",
    "  //   regfile.io.rdAddr1 := DontCare\n",
    "  //   regfile.io.rdAddr2 := DontCare\n",
    "\n",
    "  //   val bfuRdTag = bfuRdReqQ.io.deq.bits.tag\n",
    "  //   regfile.io.thread_rd := bfuRdReqQ.io.deq.bits.tag\n",
    "  //   regfile.io.rdAddr1(0) := bfuRdReqQ.io.deq.bits.rdAddr1\n",
    "  //   regfile.io.rdAddr2(0) := bfuRdReqQ.io.deq.bits.rdAddr2\n",
    "  //   when (bfuRdReqQ.io.deq.valid && (!bfuRdRspQ_almFull) && ((!decode_valid) || \n",
    "  //     (bfuRdTag(log2Up(NUM_RF_RD_PORTS)-1, 0) =/= decodeThread_d1(log2Up(NUM_RF_RD_PORTS)-1, 0)))) {\n",
    "  //     bfuRdRspQ_enq_in := true.B\n",
    "  //     bfuRdReqQ.io.deq.ready := true.B\n",
    "  //   }\n",
    "  // }\n",
    "\n",
    "\n",
    "class DecodeLogic(\n",
    "    NUM_ALUS: Int,\n",
    "    NUM_BFUS: Int,\n",
    "    NUM_FUS: Int,\n",
    "    INSTR_WIDTH: Int,\n",
    "    SUBINSTR_WIDTH: Int,\n",
    "    ALU_SRC_WIDTH: Int,\n",
    "    NUM_SRC_POS_LG: Int,\n",
    "    NUM_SRC_MODES_LG: Int,\n",
    "    NUM_DST_POS_LG: Int,\n",
    "    NUM_DST_MODES_LG: Int,\n",
    "    NUM_THREADS: Int,\n",
    "    NUM_THREADS_LG: Int,\n",
    "    NUM_REGS_LG: Int,\n",
    "    REG_WIDTH: Int,\n",
    "    THREAD_MEM_WIDTH: Int,\n",
    "    NUM_RF_RD_PORTS: Int\n",
    ") extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    // Inputs\n",
    "    val instr = Input(UInt(INSTR_WIDTH.W)) // Instruction\n",
    "    val decodeThread = Input(UInt(log2Up(NUM_THREADS + 1).W))\n",
    "    val decodeThread_d1 = Input(UInt((log2Up(NUM_THREADS+1)).W))\n",
    "    val ioUnit_rd_req_valid = Input(Bool())\n",
    "    val ioUnit_rd_req = Input(new BFU_regfile_req_t(log2Up(NUM_THREADS), NUM_REGS_LG))   // Output(new BFU_regfile_req_t(log2Up(num_threads), num_regs_lg))\n",
    "    val ioUnit_rd_rsp_ready = Input(Bool())\n",
    "    val bfuRdRspQ_enq_valid = Input(Bool())\n",
    "    val bfuRdRspQ_enq_bits = Input(new BFU_regfile_rsp_t(REG_WIDTH))\n",
    "\n",
    "    // Outputs\n",
    "    val decodeUnit_bfuValids = Output(Vec(NUM_BFUS, Bool()))\n",
    "    val aluMicrocodes_in = Output(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG))\n",
    "    val bfuMicrocodes_in = Output(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))\n",
    "    val rdWrEn_in = Output(Vec(NUM_FUS, Bool()))\n",
    "    val bfuValids_in = Output(Vec(NUM_BFUS, Bool())) \n",
    "    val bfuRdRspQ_enq_in = Output(Bool())\n",
    "    val ioUnit_rd_req_ready = Output(Bool())\n",
    "    val ioUnit_rd_rsp_valid = Output(Bool())\n",
    "    val ioUnit_rd_rsp = Output(new BFU_regfile_rsp_t(REG_WIDTH))  // (new BFU_regfile_rsp_t(REG_WIDTH))\n",
    "    val threadMem_wraddress = Output(UInt(log2Up(NUM_THREADS).W)) // ram_simple2port: Input(UInt(log2Up(NUM_THREADS).W))\n",
    "    val threadMem_wren = Output(Bool())\n",
    "    val threadMem_data = Output(UInt(THREAD_MEM_WIDTH.W))  // ram_simple2port: Input(UInt(THREAD_MEM_WIDTH.W))\n",
    "    val regfile_thread_rd = Output(UInt(NUM_THREADS_LG.W))   // ==Input(UInt(log2Up(NUM_THREADS).W))\n",
    "    val regfile_rdEn = Output(Bool())\n",
    "    val regfile_rdAddr1 = Output(Vec(NUM_RF_RD_PORTS, UInt(NUM_REGS_LG.W))) // ==Input(Vec(NUM_RF_RD_PORTS, UInt(log2Up(NUM_REGS).W)))\n",
    "    val regfile_rdAddr2 = Output(Vec(NUM_RF_RD_PORTS, UInt(NUM_REGS_LG.W))) \n",
    "  })\n",
    "\n",
    "  val NONE_SELECTED = (NUM_THREADS).U((log2Up(NUM_THREADS+1)).W)\n",
    "  val BFU_RSPQ_DEPTH_LG = 3\n",
    "  val BFU_RSPQ_DEPTH = 8 // (BFU_RSPQ_DEPTH/2 must be equal or greater than NUM_RF_RD_PORTS+1)\n",
    "    \n",
    "  val decodeUnit = Module(new Decode(NUM_ALUS, NUM_BFUS, NUM_FUS, SUBINSTR_WIDTH, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_DST_POS_LG, NUM_DST_MODES_LG))\n",
    "  val bfuRdReqQ = Module(new Queue(new BFU_regfile_req_t(NUM_THREADS_LG, NUM_REGS_LG), 4))   // local module \n",
    "  val bfuRdRspQ = Module(new Queue(new BFU_regfile_rsp_t(REG_WIDTH), BFU_RSPQ_DEPTH))  // local module\n",
    "  val bfuRdRspQ_almFull = Wire(Bool())  // local module\n",
    "  val decode_valid = RegInit(false.B)\n",
    "\n",
    "  bfuRdRspQ.io.enq.valid := io.bfuRdRspQ_enq_valid  \n",
    "  bfuRdRspQ.io.enq.bits := io.bfuRdRspQ_enq_bits\n",
    "\n",
    "  // Connections\n",
    "  decodeUnit.io.instr := io.instr\n",
    "\n",
    "  bfuRdReqQ.io.deq.ready := false.B\n",
    "  bfuRdReqQ.io.enq.valid := io.ioUnit_rd_req_valid\n",
    "  bfuRdReqQ.io.enq.bits := io.ioUnit_rd_req\n",
    "  io.ioUnit_rd_req_ready := bfuRdReqQ.io.enq.ready\n",
    "\n",
    "  bfuRdRspQ_almFull := bfuRdRspQ.io.count(2).asBool\n",
    "  bfuRdRspQ.io.enq.valid := false.B\n",
    "  io.bfuRdRspQ_enq_in := false.B\n",
    "  io.ioUnit_rd_rsp_valid := bfuRdRspQ.io.deq.valid\n",
    "  io.ioUnit_rd_rsp := bfuRdRspQ.io.deq.bits\n",
    "  bfuRdRspQ.io.deq.ready := io.ioUnit_rd_rsp_ready\n",
    "\n",
    "  decode_valid := false.B\n",
    "  io.decodeUnit_bfuValids := decodeUnit.io.bfuValids \n",
    "\n",
    "  when(io.decodeThread =/= NONE_SELECTED) {\n",
    "    decode_valid := true.B\n",
    "    println(\"Got a valid decode thread!\")\n",
    "    io.aluMicrocodes_in := decodeUnit.io.aluUcodes\n",
    "    io.bfuMicrocodes_in := decodeUnit.io.bfuUcodes\n",
    "    io.rdWrEn_in := decodeUnit.io.rdWrEn\n",
    "    io.bfuValids_in := decodeUnit.io.bfuValids\n",
    "\n",
    "    class ThreadMemT extends Bundle {\n",
    "        val brUcodes   = new BRMicrocodes(NUM_ALUS, NUM_FUS)\n",
    "        val rdWrEn     = Vec(NUM_FUS, Bool())\n",
    "        val rd         = Vec(NUM_FUS, UInt(NUM_REGS_LG.W))\n",
    "        val rd_pos     = Vec(NUM_ALUS, UInt(NUM_DST_POS_LG.W))\n",
    "        val rd_mode    = Vec(NUM_ALUS, UInt(NUM_DST_MODES_LG.W))\n",
    "    }\n",
    "\n",
    "    val threadMem_in = Wire(new ThreadMemT)  \n",
    "    threadMem_in.brUcodes  := decodeUnit.io.brUcodes\n",
    "    threadMem_in.rdWrEn    := decodeUnit.io.rdWrEn\n",
    "    threadMem_in.rd        := decodeUnit.io.rd\n",
    "    threadMem_in.rd_pos    := decodeUnit.io.rd_pos\n",
    "    threadMem_in.rd_mode   := decodeUnit.io.rd_mode\n",
    "      \n",
    "    io.threadMem_wraddress := io.decodeThread\n",
    "    io.threadMem_wren := true.B\n",
    "    io.threadMem_data := threadMem_in.asUInt\n",
    "\n",
    "    io.regfile_thread_rd := io.decodeThread\n",
    "    io.regfile_rdEn := true.B\n",
    "      \n",
    "    for (i <- 0 until NUM_RF_RD_PORTS) {\n",
    "      io.regfile_rdAddr1(i) := decodeUnit.io.rs1(i)\n",
    "      io.regfile_rdAddr2(i) := decodeUnit.io.rs2(i)\n",
    "    }\n",
    "  }.otherwise {\n",
    "    val initVec = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))     // local reg\n",
    "    val initVecALU = RegInit(VecInit(Seq.fill(NUM_ALUS)(false.B))) // local reg\n",
    "    val initVecBFU = RegInit(VecInit(Seq.fill(NUM_BFUS)(false.B))) // local reg\n",
    "    io.aluMicrocodes_in.bfu_valid := initVecALU\n",
    "    io.aluMicrocodes_in.opcode := DontCare\n",
    "    io.aluMicrocodes_in.rs1_pos := DontCare\n",
    "    io.aluMicrocodes_in.rs1_mode := DontCare\n",
    "    io.aluMicrocodes_in.rs2_pos := DontCare\n",
    "    io.aluMicrocodes_in.rs2_mode := DontCare\n",
    "    io.aluMicrocodes_in.rd     := DontCare\n",
    "    io.aluMicrocodes_in.addEn  := initVecALU \n",
    "    io.aluMicrocodes_in.subEn  := initVecALU\n",
    "    io.aluMicrocodes_in.sltEn  := initVecALU\n",
    "    io.aluMicrocodes_in.sltuEn := initVecALU\n",
    "    io.aluMicrocodes_in.andEn  := initVecALU\n",
    "    io.aluMicrocodes_in.orEn   := initVecALU\n",
    "    io.aluMicrocodes_in.xorEn  := initVecALU\n",
    "    io.aluMicrocodes_in.sllEn  := initVecALU\n",
    "    io.aluMicrocodes_in.srEn   := initVecALU\n",
    "    io.aluMicrocodes_in.srMode := initVecALU\n",
    "    io.aluMicrocodes_in.luiEn  := initVecALU\n",
    "    io.aluMicrocodes_in.catEn  := initVecALU\n",
    "    io.aluMicrocodes_in.immSel := initVecALU\n",
    "    io.aluMicrocodes_in.imm    := DontCare\n",
    "\n",
    "    io.bfuMicrocodes_in := DontCare\n",
    "    io.rdWrEn_in := initVec\n",
    "    io.bfuValids_in := initVecBFU\n",
    "\n",
    "    io.threadMem_wraddress := DontCare\n",
    "    io.threadMem_wren := false.B\n",
    "    io.threadMem_data := DontCare\n",
    "\n",
    "    io.regfile_thread_rd := DontCare\n",
    "    io.regfile_rdEn := false.B\n",
    "    io.regfile_rdAddr1 := DontCare\n",
    "    io.regfile_rdAddr2 := DontCare\n",
    "\n",
    "    val bfuRdTag = bfuRdReqQ.io.deq.bits.tag\n",
    "    io.regfile_thread_rd := bfuRdReqQ.io.deq.bits.tag\n",
    "    io.regfile_rdAddr1(0) := bfuRdReqQ.io.deq.bits.rdAddr1\n",
    "    io.regfile_rdAddr2(0) := bfuRdReqQ.io.deq.bits.rdAddr2\n",
    "\n",
    "    when (bfuRdReqQ.io.deq.valid && (!bfuRdRspQ_almFull) && ((!decode_valid) || \n",
    "        (bfuRdTag(log2Up(NUM_RF_RD_PORTS)-1, 0) =/= io.decodeThread_d1(log2Up(NUM_RF_RD_PORTS)-1, 0)))) {\n",
    "        io.bfuRdRspQ_enq_in := true.B\n",
    "        bfuRdReqQ.io.deq.ready := true.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### gatherLogic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mgatherLogic\u001b[39m"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\n",
    "  // /****************** Gather Stage 0-2 *************************/\n",
    "  // val gatherThread = readThread_vec(ALU_DELAY)  // gatherThread as input\n",
    "  // val aluMicrocodes_out = aluMicrocodes_vec(0)  // aluMicrocodes_out is the input because there is no write to it, aluMicrocodes_vec(0) not in the module (exluded) (the bitwidth can be tell by val bfuMicrocodes_vec = Reg(Vec(REG_DELAY, new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))))\n",
    "  // val bfuMicrocodes_out = bfuMicrocodes_vec(0)  // aluMicrocodes_out is the input, \n",
    "  // val bfuValids_out = bfuValids_vec(0)          // bfuValids_out is the input, bfuValids_vec(0) is input  (val bfuValids_vec = RegInit(VecInit(Seq.fill(REG_DELAY)(VecInit(Seq.fill(NUM_BFUS)(false.B))))))\n",
    "\n",
    "  // ///// exclude start\n",
    "  // val gather_srcA = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))\n",
    "  // val gather_srcB = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))  \n",
    "  // for (i <- 0 until NUM_ALUS) {\n",
    "  //   gather_srcA(i).io.din   := srcA(i)    // srcA(i) is the input (val srcA = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))))\n",
    "  //   gather_srcA(i).io.shift := aluMicrocodes_out.rs1_pos(i)\n",
    "  //   gather_srcA(i).io.mode  := aluMicrocodes_out.rs1_mode(i)\n",
    "  //   gather_srcB(i).io.din   := srcB(i)\n",
    "  //   gather_srcB(i).io.shift := aluMicrocodes_out.rs2_pos(i)\n",
    "  //   gather_srcB(i).io.mode  := aluMicrocodes_out.rs2_mode(i)\n",
    "  // }\n",
    "  // ///// exclude end\n",
    "\n",
    "  // // BFU FIFOs\n",
    "  // val execBundle_io = new Bundle {\n",
    "  //   val tag = UInt(NUM_THREADS_LG.W)\n",
    "  //   val opcode = UInt(NUM_FUOPS_LG.W)\n",
    "  //   val rd = UInt(NUM_REGS_LG.W)\n",
    "  //   val imm = UInt(12.W)\n",
    "  //   val bits = UInt(REG_WIDTH.W)\n",
    "  // }\n",
    "\n",
    "  // // exclude start\n",
    "  // val fuFifos_iou = Module(new Queue(execBundle_io, NUM_THREADS))\n",
    "  // // exclude end\n",
    "  // fuFifos_iou.io.enq.valid := false.B\n",
    "  // fuFifos_iou.io.enq.bits := DontCare\n",
    "  \n",
    "\n",
    "  // if (NUM_BFUS > NUM_ALUS) {\n",
    "  //   when (gatherThread =/= NONE_SELECTED) {\n",
    "  //     when (bfuValids_out(NUM_BFUS-1) === true.B) {\n",
    "  //       fuFifos_iou.io.enq.valid := true.B  // make an output boundle name as fuFifos_enq.valid\n",
    "  //       fuFifos_iou.io.enq.bits.tag := gatherThread  // output fuFifos_enq.bit_tag\n",
    "  //       fuFifos_iou.io.enq.bits.opcode := bfuMicrocodes_out.opcode(NUM_BFUS-1-NUM_ALUS) // output\n",
    "  //       fuFifos_iou.io.enq.bits.rd := bfuMicrocodes_out.rd(NUM_BFUS-1-NUM_ALUS) // output\n",
    "  //       fuFifos_iou.io.enq.bits.imm := bfuMicrocodes_out.bimm(NUM_BFUS-1-NUM_ALUS) // output\n",
    "  //       fuFifos_iou.io.enq.bits.bits := srcA(NUM_BFUS-1) // output\n",
    "  //     }\n",
    "  //   }\n",
    "  // } else {\n",
    "  //   when (gatherThread =/= NONE_SELECTED) {\n",
    "  //     when (aluMicrocodes_out.bfu_valid(NUM_BFUS-1) === true.B) {\n",
    "  //       fuFifos_iou.io.enq.valid := true.B\n",
    "  //       fuFifos_iou.io.enq.bits.tag := gatherThread\n",
    "  //       fuFifos_iou.io.enq.bits.opcode := aluMicrocodes_out.opcode(NUM_BFUS-1)\n",
    "  //       fuFifos_iou.io.enq.bits.rd := aluMicrocodes_out.rd(NUM_BFUS-1)\n",
    "  //       fuFifos_iou.io.enq.bits.imm := aluMicrocodes_out.imm(NUM_BFUS-1).asUInt\n",
    "  //       fuFifos_iou.io.enq.bits.bits := srcA(NUM_BFUS-1)\n",
    "  //     }\n",
    "  //   }\n",
    "  // }\n",
    "\n",
    "\n",
    "class gatherLogic(\n",
    "    NUM_THREADS: Int,\n",
    "    NUM_BFUS: Int,\n",
    "    NUM_ALUS: Int,\n",
    "    NUM_FUS: Int,\n",
    "    REG_WIDTH: Int,\n",
    "    NUM_THREADS_LG: Int,\n",
    "    NUM_REGS_LG: Int,\n",
    "    NUM_FUOPS_LG: Int,\n",
    "    ALU_SRC_WIDTH: Int,\n",
    "    NUM_SRC_POS_LG: Int, \n",
    "    NUM_SRC_MODES_LG: Int, \n",
    "    NONE_SELECTED: UInt  // !type check please!\n",
    "   \n",
    ") extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    // Inputs\n",
    "    val gatherThread = Input(UInt(log2Up(NUM_THREADS + 1).W)) // Input gather thread\n",
    "    val aluMicrocodes_out = Input(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG)) \n",
    "    val bfuMicrocodes_out = Input(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))\n",
    "    val bfuValids_out = Input(Vec(NUM_BFUS, Bool())) // Validity vector for BFU\n",
    "    val srcA = Input(Vec(NUM_FUS, UInt(REG_WIDTH.W)))\n",
    "    // Outputs\n",
    "    val fuFifos_enq_valid = Output(Bool()) // FIFO enqueue valid signal\n",
    "    val fuFifos_enq_bits_tag = Output(UInt(log2Up(NUM_THREADS + 1).W)) // Enqueue tag\n",
    "    val fuFifos_enq_bits_opcode = Output(UInt(NUM_FUOPS_LG.W)) // Enqueue opcode              \n",
    "    val fuFifos_enq_bits_rd = Output(UInt(NUM_REGS_LG.W)) // Enqueue destination register    \n",
    "    val fuFifos_enq_bits_imm = Output(UInt(12.W)) // Enqueue immediate value              \n",
    "    val fuFifos_enq_bits_bits = Output(UInt(REG_WIDTH.W)) // Enqueue bits\n",
    "  })\n",
    "\n",
    "  // Default values for outputs\n",
    "  io.fuFifos_enq_valid := false.B\n",
    "  io.fuFifos_enq_bits_tag := DontCare\n",
    "  io.fuFifos_enq_bits_opcode := DontCare\n",
    "  io.fuFifos_enq_bits_rd := DontCare\n",
    "  io.fuFifos_enq_bits_imm := DontCare\n",
    "  io.fuFifos_enq_bits_bits := DontCare\n",
    "\n",
    "  if (NUM_BFUS > NUM_ALUS) {\n",
    "    when (io.gatherThread =/= NONE_SELECTED) {\n",
    "      when (io.bfuValids_out(NUM_BFUS - 1) === true.B) {\n",
    "        io.fuFifos_enq_valid := true.B  \n",
    "        io.fuFifos_enq_bits_tag := io.gatherThread  \n",
    "        io.fuFifos_enq_bits_opcode := io.bfuMicrocodes_out.opcode(NUM_BFUS - 1 - NUM_ALUS)\n",
    "        io.fuFifos_enq_bits_rd := io.bfuMicrocodes_out.rd(NUM_BFUS - 1 - NUM_ALUS)\n",
    "        io.fuFifos_enq_bits_imm := io.bfuMicrocodes_out.bimm(NUM_BFUS - 1 - NUM_ALUS)\n",
    "        io.fuFifos_enq_bits_bits := io.srcA(NUM_BFUS - 1)\n",
    "      }\n",
    "    }\n",
    "  } else {\n",
    "    when (io.gatherThread =/= NONE_SELECTED) {\n",
    "      when (io.aluMicrocodes_out.bfu_valid(NUM_BFUS - 1) === true.B) {\n",
    "        io.fuFifos_enq_valid := true.B\n",
    "        io.fuFifos_enq_bits_tag := io.gatherThread\n",
    "        io.fuFifos_enq_bits_opcode := io.aluMicrocodes_out.opcode(NUM_BFUS - 1)\n",
    "        io.fuFifos_enq_bits_rd := io.aluMicrocodes_out.rd(NUM_BFUS - 1)\n",
    "        io.fuFifos_enq_bits_imm := io.aluMicrocodes_out.imm(NUM_BFUS - 1).asUInt\n",
    "        io.fuFifos_enq_bits_bits := io.srcA(NUM_BFUS - 1)\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "    \n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### FinishExecutionLogic"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mFinishExecutionLogic\u001b[39m"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "  // /****************** Finish execution *********************************/\n",
    "  // val fThreadEncoder = Module(new Scheduler(NUM_THREADS, NUM_WR_BANKS))  // local module\n",
    "  // val fThread = fThreadEncoder.io.chosen // output\n",
    "  // val execDone = Wire(Vec(NUM_THREADS, Bool())) // local\n",
    "  // Range(0, NUM_THREADS, 1).foreach(i =>\n",
    "  //   execDone(i) := (threadStates(i).execValids.asUInt | (~threadStates(i).bfuValids.asUInt)).andR // pass all threadStates(i) as inputs\n",
    "  // )\n",
    "\n",
    "  // Range(0, NUM_THREADS, 1).map(i =>\n",
    "  //   fThreadEncoder.io.valid(i) := (execDone(i) === true.B && threadStages(i) === ThreadStageEnum.exec)) /// all threadStages(i) as inputs\n",
    "\n",
    "  // when (fThread =/= NONE_SELECTED) {\n",
    "  //   threadStages(fThread) := ThreadStageEnum.branch\n",
    "  //   for (destMem <- destMems) {  // where val destMems = Seq.fill(NUM_WR)(Module(new ram_simple2port(NUM_THREADS, (new DestMemT).getWidth)))\n",
    "  //     destMem.io.rden := true.B   // make destMem.io.rden as output as destMem.rden\n",
    "  //     destMem.io.rdaddress := fThread // make  destMem.io.rdaddress as output\n",
    "  //   }\n",
    "  //   threadMem.io.rden := true.B // output\n",
    "  //   threadMem.io.rdaddress := fThread  //output\n",
    "  // }\n",
    "\n",
    "\n",
    "class FinishExecutionLogic(\n",
    "    NUM_THREADS: Int,\n",
    "    NUM_WR: Int,\n",
    "    NUM_WR_BANKS: Int,\n",
    "    NUM_BFUS: Int,\n",
    "    NONE_SELECTED: UInt\n",
    ") extends Module {\n",
    "  val io = IO(new Bundle {\n",
    "    // Inputs\n",
    "    val threadStates_bfuValids = Input(Vec(NUM_THREADS, Vec(NUM_BFUS, Bool())))\n",
    "    val threadStates_execValids = Input(Vec(NUM_THREADS, Vec(NUM_BFUS, Bool())))\n",
    "    val threadStages = Input(Vec(NUM_THREADS, ThreadStageEnum.Type())) // Thread stages\n",
    "    // Outputs\n",
    "    val fThread = Output(UInt(log2Up(NUM_THREADS + 1).W)) // Chosen thread \n",
    "    val threadMem_rden = Output(Bool()) // Thread memory read enable\n",
    "    val threadMem_rdaddress = Output(UInt(log2Up(NUM_THREADS + 1).W)) // Thread memory read address\n",
    "    val destMems_rden = Output(Vec(NUM_WR, Bool())) // Destination memory read enable\n",
    "    val destMems_rdaddress = Output(Vec(NUM_WR, UInt(log2Up(NUM_THREADS + 1).W))) // Destination memory read address\n",
    "  })\n",
    "\n",
    "  // Scheduler instantiation\n",
    "  val fThreadEncoder = Module(new Scheduler(NUM_THREADS, NUM_WR_BANKS))\n",
    "  io.fThread := fThreadEncoder.io.chosen\n",
    "\n",
    "  // Compute execDone for each thread\n",
    "  val execDone = Wire(Vec(NUM_THREADS, Bool()))\n",
    "  for (i <- 0 until NUM_THREADS) {\n",
    "    execDone(i) := (io.threadStates_execValids(i).asUInt | (~io.threadStates_bfuValids(i).asUInt)).andR\n",
    "  }\n",
    "\n",
    "  // Set valid signals for the scheduler\n",
    "  for (i <- 0 until NUM_THREADS) {\n",
    "    fThreadEncoder.io.valid(i) := (execDone(i) === true.B && io.threadStages(i) === ThreadStageEnum.exec)\n",
    "  }\n",
    "\n",
    "  // Default outputs\n",
    "  io.threadMem_rden := false.B\n",
    "  io.threadMem_rdaddress := DontCare\n",
    "  io.destMems_rden := VecInit(Seq.fill(NUM_WR)(false.B))\n",
    "  io.destMems_rdaddress := VecInit(Seq.fill(NUM_WR)(DontCare))\n",
    "\n",
    "  // If a thread is selected, update outputs\n",
    "  when(io.fThread =/= NONE_SELECTED) {\n",
    "    io.threadMem_rden := true.B\n",
    "    io.threadMem_rdaddress := io.fThread\n",
    "    for (i <- 0 until NUM_WR) {\n",
    "      io.destMems_rden(i) := true.B\n",
    "      io.destMems_rdaddress(i) := io.fThread\n",
    "    }\n",
    "  }\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### lastpart"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mRegisterWriteAndBranchLogic\u001b[39m"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "\n",
    "  //   /****************** Finish execution *********************************/\n",
    "  //   val finishExecutionLogicBlock = Module(new FinishExecutionLogic(NUM_THREADS, NUM_WR, NUM_WR_BANKS, NUM_BFUS, NONE_SELECTED))\n",
    "\n",
    "  //   // Provide inputs to the extracted module\n",
    "  //   finishExecutionLogicBlock.io.threadStates_execValids := threadStates.map(_.execValids)\n",
    "  //   finishExecutionLogicBlock.io.threadStates_bfuValids := threadStates.map(_.bfuValids)\n",
    "  //   finishExecutionLogicBlock.io.threadStages := threadStages\n",
    "    \n",
    "  //   // Extract outputs from the module\n",
    "  //   val fThread = finishExecutionLogicBlock.io.fThread\n",
    "  //   threadMem.io.rden := finishExecutionLogicBlock.io.threadMem_rden\n",
    "  //   threadMem.io.rdaddress := finishExecutionLogicBlock.io.threadMem_rdaddress\n",
    "    \n",
    "  //   for (i <- 0 until NUM_WR) {\n",
    "  //       destMems(i).io.rden := finishExecutionLogicBlock.io.destMems_rden(i)\n",
    "  //       destMems(i).io.rdaddress := finishExecutionLogicBlock.io.destMems_rdaddress(i)\n",
    "  //   }\n",
    "\n",
    "  //   when (fThread =/= NONE_SELECTED) {\n",
    "  //       threadStages(fThread) := ThreadStageEnum.branch\n",
    "  //   }\n",
    "\n",
    "\n",
    "  // /****************** Register write & branch *********************************/\n",
    "  // val WB_DELAY = NUM_RF_WR_PORTS.max(3)\n",
    "  // val branchThread_out = RegInit(NONE_SELECTED)\n",
    "  // val branchThread_vec = RegInit(VecInit(Seq.fill(WB_DELAY)(NONE_SELECTED)))\n",
    "  // branchThread_out := branchThread_vec(0)\n",
    "  // val branchU = Module(new BranchUnit)  // local module, define it in the submodule\n",
    "\n",
    "  // branchThread_vec(WB_DELAY-1) := fThread\n",
    "  // for (i <- 0 until WB_DELAY-1) {\n",
    "  //   branchThread_vec(i) := branchThread_vec(i+1)   // Ater update the value make branchThread_vec as an input\n",
    "  // }\n",
    "    \n",
    "  // //// excluded and remain on the top level, start (this part is assign values to the input)\n",
    "  // val threadMem_out = Wire(new ThreadMemT)  // defined at the top level, but also a input\n",
    "  // val destMems_out = Wire(Vec(NUM_WR, (new DestMemT))) // execluded from module, live at top level\n",
    "  // val destWbens_wb = RegInit(VecInit(Seq.fill(NUM_WR)(0.U(NUM_REGBLOCKS.W)))) // input\n",
    "  // val dests_wb = Wire(Vec(NUM_WR, UInt(REG_WIDTH.W)))  // input\n",
    "  // val dstPCs = Wire(Vec(NUM_FUS+3*NUM_ALUS, UInt(32.W)))  // input\n",
    "\n",
    "  \n",
    "  // dstPCs := DontCare\n",
    "  // if (NUM_ALUS < NUM_FUS) {\n",
    "  //   // The last unit is the IO unit\n",
    "  //   for (i <- 0 until NUM_FUS-1) {\n",
    "  //     destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT) \n",
    "  //     dests_wb(i) := destMems_out(i).dest\n",
    "  //     destWbens_wb(i) := destMems_out(i).wben\n",
    "  //   }\n",
    "  //   for (i <- 0 until NUM_ALUS) {\n",
    "  //     dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "  //   }\n",
    "  //   for (i <- 0 until NUM_FUS-NUM_ALUS-1) {\n",
    "  //     dstPCs(4*NUM_ALUS+i) := destMems_out(NUM_ALUS+i).dstPC\n",
    "  //   }\n",
    "  //   dstPCs(NUM_FUS+3*NUM_ALUS-1) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  // } else {\n",
    "  //   // The IO unit is combined with an ALU unit\n",
    "  //   for (i <- 0 until NUM_FUS) {\n",
    "  //     destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT)\n",
    "  //     dests_wb(i) := destMems_out(i).dest\n",
    "  //     destWbens_wb(i) := destMems_out(i).wben\n",
    "  //   }\n",
    "  //   for (i <- 0 until NUM_ALUS) {\n",
    "  //     dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "  //   }\n",
    "  //   dstPCs(4*(NUM_BFUS-1)+2) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  // }\n",
    "    \n",
    "  // threadMem_out := threadMem.io.q.asTypeOf(chiselTypeOf(threadMem_out)) \n",
    "\n",
    "  // val pc = Reg(UInt((IP_WIDTH+2).W))  // pc as an input\n",
    "  // val threadValid = RegInit(false.B)  // tthreadValid as input\n",
    "\n",
    "  // when (branchThread_vec(WB_DELAY-1) =/= NONE_SELECTED) {\n",
    "  //   threadValid := true.B\n",
    "  //   pc := threadStates(branchThread_vec(WB_DELAY-1)).ip\n",
    "  // } .otherwise {\n",
    "  //   threadValid := false.B\n",
    "  //   pc := DontCare\n",
    "  // }\n",
    "  // ///// execluded end\n",
    "\n",
    "\n",
    "  // ////extract as module, make sure include val branchU = Module(new BranchUnit)\n",
    "\n",
    "  // val dests_wb_s1 = Reg(Vec(NUM_WR, UInt(REG_WIDTH.W)))   // dests_wb_s1 at local module\n",
    "  // val rdWrEn_wb = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))  // local\n",
    "  // val rd_wb = Reg(Vec(NUM_FUS, UInt(NUM_REGS_LG.W)))  // local\n",
    "  // val brUcodes_wb = Wire(new BRMicrocodes(NUM_ALUS, NUM_FUS))  // local\n",
    "    \n",
    "  // brUcodes_wb := threadMem_out.brUcodes   // local assign for brUcodes_wb  threadMem_out is input\n",
    "  // rdWrEn_wb := threadMem_out.rdWrEn  // local assign for rdWrEn_wb\n",
    "  // rd_wb := threadMem_out.rd  // local assign for rd_wb\n",
    "  // dests_wb_s1 := dests_wb  // dests_wb_s1 at local module\n",
    "\n",
    "    \n",
    "  // val thread_finish = Wire(Bool())\n",
    "  // val thread_new_pc = Wire(UInt((IP_WIDTH+2).W))\n",
    "  // val threadValid_s1 = RegNext(threadValid)\n",
    "  // val threadValid_s2 = RegNext(threadValid_s1)\n",
    "\n",
    "  // val caseFU = (0 until (NUM_FUS+3*NUM_ALUS)).map(i => (i.U -> dstPCs(i)))  // dstPCs is input\n",
    "  // val branchU_rs1 = Wire(UInt(32.W))\n",
    "  // val branchU_rs2 = Wire(UInt(32.W))\n",
    "  // branchU_rs1 := MuxLookup(brUcodes_wb.rs1, DontCare, caseFU)  // brUcodes_wb is input\n",
    "  // branchU_rs2 := MuxLookup(brUcodes_wb.rs2, DontCare, caseFU)\n",
    "  // branchU.io.brValid := threadValid && brUcodes_wb.brValid  // threadValid is input\n",
    "  // branchU.io.rs1 := branchU_rs1.asSInt\n",
    "  // branchU.io.rs2 := branchU_rs2.asSInt\n",
    "  // branchU.io.brMode := brUcodes_wb.brMode \n",
    "  // branchU.io.pc := pc.asSInt  //  pc is input\n",
    "  // branchU.io.pcOffset := brUcodes_wb.pcOffset  \n",
    "\n",
    "  // // scatter\n",
    "  // val scatter = Seq.fill(NUM_ALUS)(Module(new Scatter(REG_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_REGBLOCKS, NUM_DST_POS, dst_encode, dst_pos, NUM_WB_ENS, dst_en_encode, wbens)))\n",
    "  // for (i <- 0 until NUM_ALUS) {\n",
    "  //   scatter(i).io.din := dests_wb(i)  // dests_wb is input\n",
    "  //   scatter(i).io.shift := threadMem_out.rd_pos(i)  // threadMem_out is input\n",
    "  //   scatter(i).io.mode := threadMem_out.rd_mode(i)\n",
    "  // }\n",
    "\n",
    "  // when (threadValid_s1) {\n",
    "  //   // writeback\n",
    "  //   regfile.io.wrEn := true.B  // regfile.io.wrEn as output, make following regfile.io. as output as regfile_\n",
    "  //   regfile.io.thread_wr := branchThread_vec(WB_DELAY-3)\n",
    "  //   for (i <- 0 until NUM_RF_WR_PORTS) {\n",
    "  //     if (i*2 < NUM_ALUS) {\n",
    "  //       regfile.io.wrEn1(i) := rdWrEn_wb(i*2)\n",
    "  //       regfile.io.wrAddr1(i) := rd_wb(i*2)\n",
    "  //       regfile.io.wrBen1(i) := scatter(i*2).io.wren\n",
    "  //       regfile.io.wrData1(i) := scatter(i*2).io.dout\n",
    "  //     } else {\n",
    "  //       regfile.io.wrEn1(i) := rdWrEn_wb(i*2)\n",
    "  //       regfile.io.wrAddr1(i) := rd_wb(i*2)\n",
    "  //       regfile.io.wrBen1(i) := destWbens_wb(i*2)  // destWbens_wb is input\n",
    "  //       regfile.io.wrData1(i) := dests_wb_s1(i*2)  // dests_wb_s1 is local\n",
    "  //     }\n",
    "  //     if (i*2+1 < NUM_ALUS) {\n",
    "  //       regfile.io.wrEn2(i) := rdWrEn_wb(i*2+1)\n",
    "  //       regfile.io.wrAddr2(i) := rd_wb(i*2+1)\n",
    "  //       regfile.io.wrBen2(i) := scatter(i*2+1).io.wren\n",
    "  //       regfile.io.wrData2(i) := scatter(i*2+1).io.dout\n",
    "  //     } else if (i*2+1 < NUM_WR) {\n",
    "  //       regfile.io.wrEn2(i) := rdWrEn_wb(i*2+1)\n",
    "  //       regfile.io.wrAddr2(i) := rd_wb(i*2+1)\n",
    "  //       regfile.io.wrBen2(i) := destWbens_wb(i*2+1)\n",
    "  //       regfile.io.wrData2(i) := dests_wb_s1(i*2+1)\n",
    "  //     } else {\n",
    "  //       regfile.io.wrEn2(i) := false.B\n",
    "  //       regfile.io.wrAddr2(i) := DontCare\n",
    "  //       regfile.io.wrBen2(i) := DontCare\n",
    "  //       regfile.io.wrData2(i) := DontCare\n",
    "  //     }\n",
    "  //   }\n",
    "  // } .otherwise {\n",
    "  //   regfile.io.wrEn := false.B\n",
    "  //   regfile.io.thread_wr := ioUnit.io.w_tag   // make ioUnit.io. as input as ioUnit_\n",
    "  //   regfile.io.wrEn1(0) := ioUnit.io.w_wen(0)\n",
    "  //   regfile.io.wrAddr1(0) := ioUnit.io.w_addr(0)\n",
    "  //   regfile.io.wrBen1(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "  //   regfile.io.wrData1(0) := ioUnit.io.w_data(0)(REG_WIDTH-1, 0)\n",
    "  //   regfile.io.wrEn2(0) := ioUnit.io.w_wen(1)\n",
    "  //   regfile.io.wrAddr2(0) := ioUnit.io.w_addr(1)\n",
    "  //   regfile.io.wrBen2(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "  //   regfile.io.wrData2(0) := ioUnit.io.w_data(1)(REG_WIDTH-1, 0)\n",
    "  //   for (i <- 1 until NUM_RF_WR_PORTS) {\n",
    "  //     regfile.io.wrEn1(i) := false.B\n",
    "  //     regfile.io.wrAddr1(i) := DontCare\n",
    "  //     regfile.io.wrBen1(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "  //     regfile.io.wrData1(i) := DontCare\n",
    "  //     regfile.io.wrEn2(i) := false.B\n",
    "  //     regfile.io.wrAddr2(i) := DontCare\n",
    "  //     regfile.io.wrBen2(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "  //     regfile.io.wrData2(i) := DontCare\n",
    "  //   }\n",
    "  // }\n",
    "\n",
    "\n",
    "  // thread_finish := branchU.io.finish  // branchU.io.finish as output\n",
    "  // thread_new_pc := branchU.io.pcOut.asUInt // branchU.io.pcOut as output\n",
    "\n",
    "  //   /////////////// end extract\n",
    "\n",
    "\n",
    "class RegisterWriteAndBranchLogic(\n",
    "    NUM_THREADS: Int,\n",
    "    NUM_WR: Int,\n",
    "    NUM_FUS: Int,\n",
    "    NUM_ALUS: Int,\n",
    "    NUM_REGS: Int,\n",
    "    NUM_RF_WR_PORTS: Int,\n",
    "    NUM_REGBLOCKS: Int,\n",
    "    NUM_SRC_POS_LG: Int,\n",
    "    NUM_DST_POS_LG: Int,\n",
    "    NUM_SRC_MODES_LG: Int,\n",
    "    REG_WIDTH: Int,\n",
    "    IP_WIDTH: Int,\n",
    "    NUM_REGS_LG: Int,\n",
    "    NUM_DST_MODES_LG: Int,\n",
    "    NUM_DST_POS: Int,\n",
    "    WB_DELAY: Int,\n",
    "    dst_encode: Array[Long],\n",
    "    dst_pos: Array[Long],\n",
    "    NUM_WB_ENS: Int,\n",
    "    dst_en_encode: Array[(Int, Int)],\n",
    "    wbens: Array[Long]\n",
    ") extends Module {\n",
    "    \n",
    "  class ThreadMemT extends Bundle {\n",
    "    val brUcodes   = new BRMicrocodes(NUM_ALUS, NUM_FUS)\n",
    "    val rdWrEn     = Vec(NUM_FUS, Bool())\n",
    "    val rd         = Vec(NUM_FUS, UInt(NUM_REGS_LG.W))\n",
    "    val rd_pos     = Vec(NUM_ALUS, UInt(NUM_DST_POS_LG.W))\n",
    "    val rd_mode    = Vec(NUM_ALUS, UInt(NUM_DST_MODES_LG.W))\n",
    "  }\n",
    "    \n",
    "  val io = IO(new Bundle {\n",
    "    // Inputs\n",
    "    val branchThread_vec = Input(Vec(NUM_THREADS, UInt(log2Up(NUM_THREADS + 1).W))) // Branch thread vector  //log2Up(NUM_THREADS + 1).W\n",
    "    val threadMem_out = Input(new ThreadMemT)\n",
    "    // val destMems_out = Input(Vec(NUM_WR, new DestMemT))\n",
    "    val destWbens_wb = Input(Vec(NUM_WR, UInt(NUM_REGBLOCKS.W)))\n",
    "    val dests_wb = Input(Vec(NUM_WR, UInt(REG_WIDTH.W)))\n",
    "    val dstPCs = Input(Vec(NUM_FUS + 3 * NUM_ALUS, UInt(32.W)))\n",
    "    val threadValid = Input(Bool())\n",
    "    val pc = Input(UInt((IP_WIDTH + 2).W))\n",
    "    val ioUnit_w_tag = Input(UInt(log2Up(NUM_THREADS).W))               \n",
    "    val ioUnit_w_wen = Input(Vec(2, Bool()))\n",
    "    val ioUnit_w_addr = Input(Vec(2, UInt(NUM_REGS_LG.W)))          // val w_addr       = Output(Vec(2, UInt(NUM_REGS_LG.W)))\n",
    "    val ioUnit_w_data = Input(Vec(2, UInt(REG_WIDTH.W)))               \n",
    "\n",
    "    // Outputs\n",
    "    val thread_finish = Output(Bool())\n",
    "    val thread_new_pc = Output(UInt((IP_WIDTH + 2).W))\n",
    "    // val branchU_finish = Output(Bool())\n",
    "    // val branchU_pcOut = Output(UInt((IP_WIDTH + 2).W))\n",
    "        // val regfile = Module(new RegRead(NUM_THREADS,     NUM_RF_RD_PORTS, NUM_RF_WR_PORTS, NUM_REGS,      REG_WIDTH,  NUM_REGBLOCKS,   REG_BLOCK_WIDTH))\n",
    "        //                                 (threadnum: Int, num_rd: Int,     num_wr: Int,      num_regs: Int, reg_w: Int, num_blocks: Int, block_widths: Array[Int])\n",
    "    val regfile_wrEn = Output(Bool())\n",
    "    val regfile_thread_wr = Output(UInt(log2Up(NUM_THREADS).W))  // (UInt(log2Up(NUM_THREADS).W))\n",
    "    val regfile_wrEn1 = Output(Vec(NUM_RF_WR_PORTS, Bool()))   \n",
    "    val regfile_wrAddr1 = Output(Vec(NUM_RF_WR_PORTS, UInt(log2Up(NUM_REGS).W))) // (Vec(NUM_RF_WR_PORTS, UInt(log2Up(NUM_REGS).W)))\n",
    "    val regfile_wrBen1 = Output(Vec(NUM_RF_WR_PORTS, UInt(NUM_REGBLOCKS.W)))     // (Vec(NUM_RF_WR_PORTS, UInt(NUM_REGBLOCKS.W)))\n",
    "    val regfile_wrData1 = Output(Vec(NUM_RF_WR_PORTS, UInt(REG_WIDTH.W)))        // (Vec(NUM_RF_WR_PORTS, UInt(REG_WIDTH.W)))\n",
    "    val regfile_wrEn2 = Output(Vec(NUM_RF_WR_PORTS, Bool())) \n",
    "    val regfile_wrAddr2 = Output(Vec(NUM_RF_WR_PORTS, UInt(log2Up(NUM_REGS).W)))\n",
    "    val regfile_wrBen2 = Output(Vec(NUM_RF_WR_PORTS, UInt(NUM_REGBLOCKS.W)))\n",
    "    val regfile_wrData2 = Output(Vec(NUM_RF_WR_PORTS, UInt(REG_WIDTH.W)))\n",
    "  })\n",
    "\n",
    "  // Local signals\n",
    "  val dests_wb_s1 = Reg(Vec(NUM_WR, UInt(REG_WIDTH.W)))\n",
    "  val rdWrEn_wb = RegInit(VecInit(Seq.fill(NUM_FUS)(false.B)))\n",
    "  val rd_wb = Reg(Vec(NUM_FUS, UInt(log2Up(NUM_THREADS).W)))\n",
    "  val brUcodes_wb = Wire(new BRMicrocodes(NUM_ALUS, NUM_FUS))\n",
    "\n",
    "  val branchU = Module(new BranchUnit)\n",
    "\n",
    "  // Logic assignments\n",
    "  brUcodes_wb := io.threadMem_out.brUcodes\n",
    "  rdWrEn_wb := io.threadMem_out.rdWrEn\n",
    "  rd_wb := io.threadMem_out.rd\n",
    "  dests_wb_s1 := io.dests_wb\n",
    "\n",
    "  val threadValid_s1 = RegNext(io.threadValid)\n",
    "  val threadValid_s2 = RegNext(threadValid_s1)\n",
    "\n",
    "  val caseFU = (0 until (NUM_FUS + 3 * NUM_ALUS)).map(i => (i.U -> io.dstPCs(i)))\n",
    "  val branchU_rs1 = Wire(UInt(32.W))\n",
    "  val branchU_rs2 = Wire(UInt(32.W))\n",
    "  branchU_rs1 := MuxLookup(brUcodes_wb.rs1, DontCare, caseFU)\n",
    "  branchU_rs2 := MuxLookup(brUcodes_wb.rs2, DontCare, caseFU)\n",
    "  branchU.io.brValid := io.threadValid && brUcodes_wb.brValid\n",
    "  branchU.io.rs1 := branchU_rs1.asSInt\n",
    "  branchU.io.rs2 := branchU_rs2.asSInt\n",
    "  branchU.io.brMode := brUcodes_wb.brMode\n",
    "  branchU.io.pc := io.pc.asSInt\n",
    "  branchU.io.pcOffset := brUcodes_wb.pcOffset\n",
    "    \n",
    "  val scatter = Seq.fill(NUM_ALUS)(Module(new Scatter(REG_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NUM_REGBLOCKS, NUM_DST_POS, dst_encode, dst_pos, NUM_WB_ENS, dst_en_encode, wbens)))\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    scatter(i).io.din := io.dests_wb(i)\n",
    "    scatter(i).io.shift := io.threadMem_out.rd_pos(i)\n",
    "    scatter(i).io.mode := io.threadMem_out.rd_mode(i)\n",
    "  } \n",
    "\n",
    "  // Writeback logic\n",
    "  when (threadValid_s1) {\n",
    "    io.regfile_wrEn := true.B\n",
    "    io.regfile_thread_wr := io.branchThread_vec(WB_DELAY-3)\n",
    "    for (i <- 0 until NUM_RF_WR_PORTS) {\n",
    "      if (i * 2 < NUM_ALUS) {\n",
    "        io.regfile_wrEn1(i) := rdWrEn_wb(i * 2)\n",
    "        io.regfile_wrAddr1(i) := rd_wb(i * 2)\n",
    "        io.regfile_wrBen1(i) := scatter(i * 2).io.wren\n",
    "        io.regfile_wrData1(i) := scatter(i * 2).io.dout\n",
    "      } else {\n",
    "        io.regfile_wrEn1(i) := rdWrEn_wb(i * 2)\n",
    "        io.regfile_wrAddr1(i) := rd_wb(i * 2)\n",
    "        io.regfile_wrBen1(i) := io.destWbens_wb(i * 2)\n",
    "        io.regfile_wrData1(i) := dests_wb_s1(i * 2)\n",
    "      }\n",
    "      if (i * 2 + 1 < NUM_ALUS) {\n",
    "        io.regfile_wrEn2(i) := rdWrEn_wb(i * 2 + 1)\n",
    "        io.regfile_wrAddr2(i) := rd_wb(i * 2 + 1)\n",
    "        io.regfile_wrBen2(i) := scatter(i * 2 + 1).io.wren\n",
    "        io.regfile_wrData2(i) := scatter(i * 2 + 1).io.dout\n",
    "      } else if (i * 2 + 1 < NUM_WR) {\n",
    "        io.regfile_wrEn2(i) := rdWrEn_wb(i * 2 + 1)\n",
    "        io.regfile_wrAddr2(i) := rd_wb(i * 2 + 1)\n",
    "        io.regfile_wrBen2(i) := io.destWbens_wb(i * 2 + 1)\n",
    "        io.regfile_wrData2(i) := dests_wb_s1(i * 2 + 1)\n",
    "      } else {\n",
    "        io.regfile_wrEn2(i) := false.B\n",
    "        io.regfile_wrAddr2(i) := DontCare\n",
    "        io.regfile_wrBen2(i) := DontCare\n",
    "        io.regfile_wrData2(i) := DontCare\n",
    "      }\n",
    "    }\n",
    "  }.otherwise {\n",
    "    io.regfile_wrEn := false.B\n",
    "    io.regfile_thread_wr := io.ioUnit_w_tag\n",
    "    io.regfile_wrEn1(0) := io.ioUnit_w_wen(0)\n",
    "    io.regfile_wrAddr1(0) := io.ioUnit_w_addr(0)\n",
    "    io.regfile_wrBen1(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "    io.regfile_wrData1(0) := io.ioUnit_w_data(0)(REG_WIDTH - 1, 0)\n",
    "    io.regfile_wrEn2(0) := io.ioUnit_w_wen(1)\n",
    "    io.regfile_wrAddr2(0) := io.ioUnit_w_addr(1)\n",
    "    io.regfile_wrBen2(0) := Fill(NUM_REGBLOCKS, 1.U)\n",
    "    io.regfile_wrData2(0) := io.ioUnit_w_data(1)(REG_WIDTH - 1, 0)\n",
    "    for (i <- 1 until NUM_RF_WR_PORTS) {\n",
    "      io.regfile_wrEn1(i) := false.B\n",
    "      io.regfile_wrAddr1(i) := DontCare\n",
    "      io.regfile_wrBen1(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "      io.regfile_wrData1(i) := DontCare\n",
    "      io.regfile_wrEn2(i) := false.B\n",
    "      io.regfile_wrAddr2(i) := DontCare\n",
    "      io.regfile_wrBen2(i) := Fill(NUM_REGBLOCKS, 0.U)\n",
    "      io.regfile_wrData2(i) := DontCare\n",
    "    }\n",
    "  }\n",
    "\n",
    "  io.thread_finish := branchU.io.finish\n",
    "  io.thread_new_pc := branchU.io.pcOut.asUInt\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### primate_V2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mprimate_V2\u001b[39m"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class primate_V2(extCompName: String) extends gComponentLeaf(new input_t, new output_t, ArrayBuffer(), extCompName + \"__type__engine__MT__16__\") {\n",
    "    val filename = \"./primate.cfg\"\n",
    "    val fileSource = Source.fromFile(filename)\n",
    "    val lines = fileSource.getLines.toList\n",
    "    var knobs:Map[String, String] = Map()\n",
    "    for (line <- lines) {\n",
    "        val Array(key, value) = line.split(\"=\")\n",
    "        knobs += (key -> value)\n",
    "    }\n",
    "    \n",
    "    // global parameters\n",
    "    val NUM_THREADS = knobs.apply(\"NUM_THREADS\").toInt\n",
    "    val REG_WIDTH = knobs.apply(\"REG_WIDTH\").toInt\n",
    "    val NUM_REGS = knobs.apply(\"NUM_REGS\").toInt\n",
    "    val NUM_BFUS = knobs.apply(\"NUM_BFUS\").toInt + 2 // IO and LSU are hidden lol\n",
    "    val NUM_ALUS = knobs.apply(\"NUM_ALUS\").toInt\n",
    "    val IMM_WIDTH = knobs.apply(\"IMM_WIDTH\").toInt\n",
    "    val NUM_REGBLOCKS = knobs.apply(\"NUM_REGBLOCKS\").toInt\n",
    "    val NUM_SRC_POS = knobs.apply(\"NUM_SRC_POS\").toInt\n",
    "    val NUM_SRC_MODES = knobs.apply(\"NUM_SRC_MODES\").toInt\n",
    "    val NUM_DST_POS = knobs.apply(\"NUM_DST_POS\").toInt\n",
    "    val NUM_WB_ENS = knobs.apply(\"NUM_WB_ENS\").toInt\n",
    "    val MAX_FIELD_WIDTH = knobs.apply(\"MAX_FIELD_WIDTH\").toInt\n",
    "    val IP_WIDTH = knobs.apply(\"IP_WIDTH\").toInt\n",
    "    val REG_BLOCK_WIDTH:Array[Int] = knobs.apply(\"REG_BLOCK_WIDTH\").split(\" \").map(_.toInt)\n",
    "    val src_pos:Array[Int] = knobs.apply(\"SRC_POS\").split(\" \").map(_.toInt)\n",
    "    val src_mode:Array[Int] = knobs.apply(\"SRC_MODE\").split(\" \").map(_.toInt)\n",
    "    val dst_encode:Array[Long] = knobs.apply(\"DST_ENCODE\").split(\" \").map(_.toLong)\n",
    "    val dst_pos:Array[Long] = knobs.apply(\"DST_POS\").split(\" \").map(_.toLong)\n",
    "    val wbens:Array[Long] = knobs.apply(\"DST_EN\").split(\" \").map(_.toLong)\n",
    "    val dst_en_encode:Array[(Int, Int)] = knobs.apply(\"DST_EN_ENCODE\").split(\";\").map(_.split(\" \") match {case Array(a1, a2) => (a1.toInt, a2.toInt)})\n",
    "    \n",
    "    val NUM_THREADS_LG = log2Up(NUM_THREADS)\n",
    "    val NUM_REGS_LG = log2Up(NUM_REGS)\n",
    "    val NUM_FUOPS_LG = 6 // currently fixed to 6 due to the risc-v encoding\n",
    "    val NUM_FUS = (NUM_BFUS).max(NUM_ALUS)\n",
    "    val NUM_FUS_LG = log2Up(NUM_FUS)\n",
    "    val NUM_RD_BANKS = scala.math.pow(2, log2Up(NUM_FUS)).toInt\n",
    "    val NUM_RF_RD_PORTS = NUM_FUS\n",
    "    val NUM_WR = (NUM_BFUS).max(NUM_ALUS)\n",
    "    val NUM_RF_WR_PORTS = (NUM_WR+1)/2\n",
    "    val NUM_WR_BANKS = scala.math.pow(2, log2Up(NUM_RF_WR_PORTS)).toInt\n",
    "    val NUM_SRC_POS_LG = log2Up(NUM_SRC_POS)\n",
    "    val NUM_SRC_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "    val NUM_DST_POS_LG = log2Up(NUM_DST_POS)\n",
    "    val NUM_DST_MODES_LG = log2Up(NUM_SRC_MODES)\n",
    "    val INST_RAM_SIZE = 4096\n",
    "    // FIXME\n",
    "    val ALU_SRC_WIDTH = NUM_REGS_LG\n",
    "    val SUBINSTR_WIDTH: Int = (math.ceil((7 + ALU_SRC_WIDTH * 3 + 3 + 7)/8) * 8).toInt\n",
    "    val INSTR_WIDTH = SUBINSTR_WIDTH * (NUM_FUS + NUM_ALUS*3 + 1)\n",
    "    \n",
    "    val NONE_SELECTED = (NUM_THREADS).U((log2Up(NUM_THREADS+1)).W)\n",
    "    \n",
    "    val AllOffloadsReady = Reg(Bool())\n",
    "    val AllOffloadsValid  = Reg(Vec(NUM_THREADS, Bool()))\n",
    "    \n",
    "    /////////////////////\n",
    "    // DUMP THE PARAMS //\n",
    "    /////////////////////\n",
    "    println(\"PRIMATE PARAMS DUMP\")\n",
    "    println(\" NUM_THREADS: \" + NUM_THREADS)\n",
    "    println(\" REG_WIDTH: \" + REG_WIDTH)\n",
    "    println(\" NUM_REGS: \" + NUM_REGS)\n",
    "    println(\" NUM_BFUS: \" + NUM_BFUS)\n",
    "    println(\" NUM_ALUS: \" + NUM_ALUS)\n",
    "    println(\" NUM_FUS : \" + NUM_FUS)\n",
    "    println(\" INSTR_WIDTH: \" + INSTR_WIDTH)\n",
    "    println(\" SUBINSTR_WIDTH: \" + SUBINSTR_WIDTH)\n",
    "    \n",
    "    \n",
    "    // Global visible Units\n",
    "    val ioUnit = Module(new inOutUnit(REG_WIDTH, NUM_REGS_LG, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH))\n",
    "    \n",
    "    val alu_bfuInst = Array(Module(new alu_bfu0(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)),\n",
    "                          Module(new alu_bfu1(NUM_THREADS_LG, REG_WIDTH, NUM_FUOPS_LG, NUM_THREADS, IP_WIDTH)))  // def functionalUnits = io.elements(\"off\")\n",
    "    // def dynamicMemPort = functionalUnits.asInstanceOf[Bundle].elements(\"dynamicMem\").asInstanceOf[gOffBundle[dyMemInput_t, llNode_t]]\n",
    "    // val flowTablePort = Module(new flowTable(TAGWIDTH, NUM_THREADS))\n",
    "\n",
    "    // output from the alu_bfuInst\n",
    "    io.mem.mem_addr   := alu_bfuInst(0).io.mem.mem_addr   // ZX: those I/Os are all outputs from the gMemBoudle \n",
    "    io.mem.read       := alu_bfuInst(0).io.mem.read       // ZX: So is this assuming those io.mem are the same for each alu_bfu(i) ? \n",
    "    io.mem.write      := alu_bfuInst(0).io.mem.write      // ZX: where does io been defined, gInOutOffBundle at the top level?\n",
    "    io.mem.writedata  := alu_bfuInst(0).io.mem.writedata\n",
    "    io.mem.byteenable := alu_bfuInst(0).io.mem.byteenable\n",
    "    // input to the alu_bfuInst\n",
    "    alu_bfuInst(0).io.mem.waitrequest    := io.mem.waitrequest  // ZX: Those are inputs to the gMemBoudle\n",
    "    alu_bfuInst(0).io.mem.readdatavalid  := io.mem.readdatavalid\n",
    "    alu_bfuInst(0).io.mem.readdata       := io.mem.readdata\n",
    "    for (i <- 1 until NUM_ALUS) {\n",
    "        alu_bfuInst(i).io.mem.waitrequest   := false.B  // ZX: Taking some default value: always False, why?\n",
    "        alu_bfuInst(i).io.mem.readdatavalid := false.B\n",
    "        alu_bfuInst(i).io.mem.readdata      := DontCare\n",
    "    }\n",
    "    \n",
    "    // Gobal unit, init the regfile\n",
    "    val regfile = Module(new RegRead(NUM_THREADS, NUM_RF_RD_PORTS, NUM_RF_WR_PORTS, NUM_REGS, REG_WIDTH, NUM_REGBLOCKS, REG_BLOCK_WIDTH))\n",
    "    \n",
    "    // Gobal unit, init the threadMem and destMems\n",
    "    class ThreadMemT extends Bundle {\n",
    "        val brUcodes   = new BRMicrocodes(NUM_ALUS, NUM_FUS)\n",
    "        val rdWrEn     = Vec(NUM_FUS, Bool())\n",
    "        val rd         = Vec(NUM_FUS, UInt(NUM_REGS_LG.W))\n",
    "        val rd_pos     = Vec(NUM_ALUS, UInt(NUM_DST_POS_LG.W))\n",
    "        val rd_mode    = Vec(NUM_ALUS, UInt(NUM_DST_MODES_LG.W))\n",
    "    }\n",
    "    class DestMemT extends Bundle {\n",
    "        val dstPC      = UInt(32.W)\n",
    "        val wben       = UInt(NUM_REGBLOCKS.W)\n",
    "        val dest       = UInt(REG_WIDTH.W)\n",
    "    }\n",
    "    val THREAD_MEM_WIDTH = (new ThreadMemT).getWidth\n",
    "    val threadMem = Module(new ram_simple2port(NUM_THREADS, THREAD_MEM_WIDTH))\n",
    "    val destMems = Seq.fill(NUM_WR)(Module(new ram_simple2port(NUM_THREADS, (new DestMemT).getWidth)))\n",
    "    threadMem.io.clock := clock \n",
    "    threadMem.io.rden := false.B\n",
    "    threadMem.io.rdaddress := DontCare\n",
    "    for (destMem <- destMems) {   \n",
    "        destMem.io.clock := clock\n",
    "        destMem.io.wren := false.B\n",
    "        destMem.io.rden := false.B\n",
    "        destMem.io.wraddress := DontCare\n",
    "        destMem.io.rdaddress := DontCare\n",
    "        destMem.io.data := DontCare\n",
    "    }\n",
    "\n",
    "    // global states\n",
    "    val threadStages = RegInit(VecInit(Seq.fill(NUM_THREADS)(ThreadStageEnum.idle))) \n",
    "\n",
    "    val ThreadStateT = new Bundle {         // ZX: controls\n",
    "        val tag         = UInt((TAGWIDTH*2).W)\n",
    "        val invalid     = Bool()\n",
    "        // FIXME: input -> rf & rf -> output\n",
    "        val ip          = UInt((IP_WIDTH+2).W)\n",
    "        \n",
    "        val bfuValids   = Vec(NUM_BFUS, Bool())\n",
    "        val execValids  = Vec(NUM_BFUS, Bool())\n",
    "        val io_dstPC    = UInt(IP_WIDTH.W)\n",
    "        val execDone    = Bool()\n",
    "        val finish      = Bool()\n",
    "    }\n",
    "    val threadStates  = Reg(Vec(NUM_THREADS, ThreadStateT))   // ZX: controls\n",
    "    // connect the thread to ioUnit\n",
    "    Range(0, NUM_THREADS, 1).map(i =>  \n",
    "        ioUnit.io.idle_threads(i) := threadStages(i) === ThreadStageEnum.idle) // idle_threads is bool, and vec\n",
    "    ioUnit.io.in_valid := io.in.valid\n",
    "    ioUnit.io.in_tag := io.in.tag\n",
    "    ioUnit.io.in_data := io.in.bits.data\n",
    "    ioUnit.io.in_empty := io.in.bits.empty\n",
    "    ioUnit.io.in_last := io.in.last\n",
    "    io.in.ready := ioUnit.io.in_ready\n",
    "\n",
    "\n",
    "\n",
    "    \n",
    "\n",
    "    /****************** Start Thread *********************************/\n",
    "    /****************** Scheduler logic *********************************/\n",
    "    val schedulerLogicBlock = Module(new SchedulerLogic(NUM_THREADS, NUM_RD_BANKS, IP_WIDTH))\n",
    "    schedulerLogicBlock.io.ioUnit_new_thread := ioUnit.io.new_thread\n",
    "    schedulerLogicBlock.io.ioUnit_new_tag := ioUnit.io.new_tag\n",
    "    schedulerLogicBlock.io.threadStages := threadStages\n",
    "    val vThread = schedulerLogicBlock.io.vThread\n",
    "    \n",
    "    \n",
    "    when (ioUnit.io.new_thread) {\n",
    "        // spawn new thread\n",
    "        threadStages(ioUnit.io.new_tag) := ThreadStageEnum.order_fetch \n",
    "        threadStates(ioUnit.io.new_tag).ip := 0.U((IP_WIDTH+2).W)           \n",
    "        println(\"Primate core spawning new thread!\")\n",
    "    }\n",
    "    /****************** Fetch logic *********************************/\n",
    "    val fetchUnit = Module(new Fetch(NUM_THREADS, IP_WIDTH, INSTR_WIDTH, INST_RAM_SIZE))\n",
    "    val instr = Wire(UInt(INSTR_WIDTH.W))\n",
    "    fetchUnit.io.ip := (threadStates(vThread).ip)\n",
    "    instr := fetchUnit.io.instr\n",
    "    \n",
    "    when (vThread =/= NONE_SELECTED) {\n",
    "        threadStages(vThread) := ThreadStageEnum.decode\n",
    "    }\n",
    "\n",
    "    /****************** Decode logic *********************************/\n",
    "    val decodeThread = RegInit(NONE_SELECTED) //assume this declared outside, make this as the input\n",
    "    decodeThread := vThread\n",
    "    val decodeThread_d1 = RegNext(decodeThread)  //assume this declared outside, make this as the input\n",
    "\n",
    "    val decodeLogicBlock = Module(new DecodeLogic(NUM_ALUS, NUM_BFUS, NUM_FUS, INSTR_WIDTH, SUBINSTR_WIDTH, ALU_SRC_WIDTH, NUM_SRC_POS_LG, \n",
    "                                                  NUM_SRC_MODES_LG, NUM_DST_POS_LG,  NUM_DST_MODES_LG, NUM_THREADS, NUM_THREADS_LG, NUM_REGS_LG, \n",
    "                                                  REG_WIDTH, THREAD_MEM_WIDTH, NUM_RF_RD_PORTS))\n",
    "\n",
    "    val decodeUnit_bfuValids = Wire(Vec(NUM_BFUS, Bool()))  // !Make sure!\n",
    "    val aluMicrocodes_in = Wire(new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG))\n",
    "    val bfuMicrocodes_in = Wire(new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH))  \n",
    "    val rdWrEn_in = Wire(Vec(NUM_FUS, Bool()))   // ZX: never used\n",
    "    val bfuValids_in = Wire(Vec(NUM_BFUS, Bool()))\n",
    "    val bfuRdRspQ_almFull = Wire(Bool())\n",
    "    val bfuRdRspQ_enq_in = Wire(Bool())\n",
    "    \n",
    "    // Output from the decodeLogicBlock\n",
    "    decodeUnit_bfuValids := decodeLogicBlock.io.decodeUnit_bfuValids\n",
    "    aluMicrocodes_in := decodeLogicBlock.io.aluMicrocodes_in\n",
    "    bfuMicrocodes_in := decodeLogicBlock.io.bfuMicrocodes_in\n",
    "    rdWrEn_in := decodeLogicBlock.io.rdWrEn_in\n",
    "    bfuValids_in := decodeLogicBlock.io.bfuValids_in\n",
    "    bfuRdRspQ_enq_in := decodeLogicBlock.io.bfuRdRspQ_enq_in\n",
    "    ioUnit.io.rd_req_ready := decodeLogicBlock.io.ioUnit_rd_req_ready\n",
    "    ioUnit.io.rd_rsp_valid := decodeLogicBlock.io.ioUnit_rd_rsp_valid\n",
    "    ioUnit.io.rd_rsp := decodeLogicBlock.io.ioUnit_rd_rsp\n",
    "    threadMem.io.wraddress := decodeLogicBlock.io.threadMem_wraddress\n",
    "    threadMem.io.wren := decodeLogicBlock.io.threadMem_wren\n",
    "    threadMem.io.data := decodeLogicBlock.io.threadMem_data\n",
    "    regfile.io.thread_rd := decodeLogicBlock.io.regfile_thread_rd\n",
    "    regfile.io.rdEn := decodeLogicBlock.io.regfile_rdEn\n",
    "    regfile.io.rdAddr1:= decodeLogicBlock.io.regfile_rdAddr1\n",
    "    regfile.io.rdAddr2:= decodeLogicBlock.io.regfile_rdAddr2\n",
    "\n",
    "    // inputs to the decodeLogicBlock\n",
    "    decodeLogicBlock.io.instr := instr\n",
    "    decodeLogicBlock.io.decodeThread := decodeThread\n",
    "    decodeLogicBlock.io.decodeThread_d1 := decodeThread_d1\n",
    "    decodeLogicBlock.io.ioUnit_rd_req_valid := ioUnit.io.rd_req_valid\n",
    "    decodeLogicBlock.io.ioUnit_rd_req := ioUnit.io.rd_req\n",
    "    decodeLogicBlock.io.ioUnit_rd_rsp_ready := ioUnit.io.rd_rsp_ready\n",
    "\n",
    "    when (decodeThread =/= NONE_SELECTED) {\n",
    "        threadStates(decodeThread).bfuValids := decodeUnit_bfuValids \n",
    "        threadStates(decodeThread).invalid := false.B    \n",
    "        threadStates(decodeThread).execValids := VecInit(Seq.fill(NUM_BFUS)(false.B))\n",
    "        threadStages(decodeThread) := ThreadStageEnum.read\n",
    "    } \n",
    "    .otherwise {\n",
    "        threadStates(decodeThread).bfuValids := DontCare\n",
    "        threadStates(decodeThread).execValids := DontCare\n",
    "    }\n",
    "\n",
    "  /***************** Register read / Metadata FIFO enq *************************/\n",
    "  val REG_DELAY = NUM_RF_RD_PORTS + 1\n",
    "  val ALU_DELAY = 3 // 3 (gather)\n",
    "\n",
    "  val readThread_vec = RegInit(VecInit(Seq.fill(REG_DELAY+ALU_DELAY)(NONE_SELECTED)))\n",
    "  val aluMicrocodes_vec = Reg(Vec(REG_DELAY, new ALUMicrocodes(NUM_ALUS, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG)))\n",
    "  val bfuMicrocodes_vec = Reg(Vec(REG_DELAY, new BFUMicrocodes(NUM_FUS-NUM_ALUS, ALU_SRC_WIDTH)))\n",
    "  val bfuValids_vec = RegInit(VecInit(Seq.fill(REG_DELAY)(VecInit(Seq.fill(NUM_BFUS)(false.B)))))\n",
    "  val bfuRdRspQ_enq_vec = RegInit(VecInit(Seq.fill(REG_DELAY)(false.B)))\n",
    "\n",
    "  readThread_vec(REG_DELAY+ALU_DELAY-1) := decodeThread\n",
    "  aluMicrocodes_vec(REG_DELAY-1) := aluMicrocodes_in\n",
    "  bfuMicrocodes_vec(REG_DELAY-1) := bfuMicrocodes_in\n",
    "  bfuValids_vec(REG_DELAY-1) := bfuValids_in\n",
    "  bfuRdRspQ_enq_vec(REG_DELAY-1) := bfuRdRspQ_enq_in\n",
    "\n",
    "  for (i <- 0 until REG_DELAY+ALU_DELAY-1) {\n",
    "    readThread_vec(i) := readThread_vec(i+1)\n",
    "  }\n",
    "  for (i <- 0 until REG_DELAY-1) {\n",
    "    aluMicrocodes_vec(i) := aluMicrocodes_vec(i+1)\n",
    "    bfuMicrocodes_vec(i) := bfuMicrocodes_vec(i+1)\n",
    "    bfuValids_vec(i) := bfuValids_vec(i+1)\n",
    "    bfuRdRspQ_enq_vec(i) := bfuRdRspQ_enq_vec(i+1)\n",
    "  }\n",
    "\n",
    "  val srcA = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))) // vector containing all the RS1s read from the regfile\n",
    "  val srcB = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))) // vector containing all the RS2s read from the regfile\n",
    "  srcA := regfile.io.rdData1\n",
    "  srcB := regfile.io.rdData2  // what is the purpose \n",
    "\n",
    "  // moved from Gather stage to here\n",
    "  val bfuRdRspQ_enq_valid = bfuRdRspQ_enq_vec(0)\n",
    "  val bfuRdRspQ_enq_bits = Wire(new BFU_regfile_rsp_t(REG_WIDTH))\n",
    "\n",
    "  // BFU regfile dump rsp queue\n",
    "  bfuRdRspQ_enq_bits.rdData1 := srcA(0)\n",
    "  bfuRdRspQ_enq_bits.rdData2 := srcB(0)\n",
    "  decodeLogicBlock.io.bfuRdRspQ_enq_valid := bfuRdRspQ_enq_valid\n",
    "  decodeLogicBlock.io.bfuRdRspQ_enq_bits := bfuRdRspQ_enq_bits \n",
    "\n",
    "\n",
    "    /****************** Gather Stage 0-2 *************************/\n",
    "    val gatherThread = readThread_vec(ALU_DELAY) \n",
    "    val aluMicrocodes_out = aluMicrocodes_vec(0)  \n",
    "    val bfuMicrocodes_out = bfuMicrocodes_vec(0)  \n",
    "    val bfuValids_out = bfuValids_vec(0)          \n",
    "    \n",
    "    val gather_srcA = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))\n",
    "    val gather_srcB = Seq.fill(NUM_ALUS)(Module(new Gather(REG_WIDTH, NUM_SRC_POS, src_pos, MAX_FIELD_WIDTH, NUM_SRC_MODES, src_mode)))  \n",
    "    for (i <- 0 until NUM_ALUS) {\n",
    "        gather_srcA(i).io.din   := srcA(i)    // srcA(i) is the input (val srcA = Wire(Vec(NUM_FUS, UInt(REG_WIDTH.W))))\n",
    "        gather_srcA(i).io.shift := aluMicrocodes_out.rs1_pos(i)\n",
    "        gather_srcA(i).io.mode  := aluMicrocodes_out.rs1_mode(i)\n",
    "        gather_srcB(i).io.din   := srcB(i)\n",
    "        gather_srcB(i).io.shift := aluMicrocodes_out.rs2_pos(i)\n",
    "        gather_srcB(i).io.mode  := aluMicrocodes_out.rs2_mode(i)\n",
    "    }\n",
    "    \n",
    "    \n",
    "    // BFU FIFOs\n",
    "    val execBundle_io = new Bundle {\n",
    "        val tag = UInt(NUM_THREADS_LG.W)\n",
    "        val opcode = UInt(NUM_FUOPS_LG.W)\n",
    "        val rd = UInt(NUM_REGS_LG.W)\n",
    "        val imm = UInt(12.W)\n",
    "        val bits = UInt(REG_WIDTH.W)\n",
    "    }\n",
    "    \n",
    "    val fuFifos_iou = Module(new Queue(execBundle_io, NUM_THREADS))\n",
    "    fuFifos_iou.io.enq.valid := false.B\n",
    "    fuFifos_iou.io.enq.bits := DontCare\n",
    "    \n",
    "    val gatherLogicBlock = Module(new gatherLogic(NUM_THREADS, NUM_BFUS, NUM_ALUS, NUM_FUS, REG_WIDTH, NUM_THREADS_LG, NUM_REGS_LG, \n",
    "                                                  NUM_FUOPS_LG, ALU_SRC_WIDTH, NUM_SRC_POS_LG, NUM_SRC_MODES_LG, NONE_SELECTED))\n",
    "    // inputs\n",
    "    gatherLogicBlock.io.gatherThread := gatherThread\n",
    "    gatherLogicBlock.io.aluMicrocodes_out := aluMicrocodes_out\n",
    "    gatherLogicBlock.io.bfuMicrocodes_out := bfuMicrocodes_out\n",
    "    gatherLogicBlock.io.bfuValids_out := bfuValids_out\n",
    "    gatherLogicBlock.io.srcA := srcA\n",
    "\n",
    "    // Outputs\n",
    "    fuFifos_iou.io.enq.valid := gatherLogicBlock.io.fuFifos_enq_valid\n",
    "    fuFifos_iou.io.enq.bits.tag := gatherLogicBlock.io.fuFifos_enq_bits_tag\n",
    "    fuFifos_iou.io.enq.bits.opcode := gatherLogicBlock.io.fuFifos_enq_bits_opcode\n",
    "    fuFifos_iou.io.enq.bits.rd := gatherLogicBlock.io.fuFifos_enq_bits_rd\n",
    "    fuFifos_iou.io.enq.bits.imm := gatherLogicBlock.io.fuFifos_enq_bits_imm\n",
    "    fuFifos_iou.io.enq.bits.bits:= gatherLogicBlock.io.fuFifos_enq_bits_bits\n",
    "\n",
    "\n",
    "  /****************** ALU/BFU Stage 0 *************************/\n",
    "  val preOpThread = readThread_vec(0)\n",
    "  // ALUBFU FIFOs\n",
    "  class execBundle_alu extends Bundle {\n",
    "    val tag     = UInt(NUM_THREADS_LG.W)\n",
    "    val opcode  = UInt(NUM_FUOPS_LG.W)\n",
    "    val alu_bfu = Bool()\n",
    "    val rs1     = UInt(REG_WIDTH.W)\n",
    "    val rs2     = UInt(32.W)\n",
    "    val addEn   = Bool()\n",
    "    val subEn   = Bool()\n",
    "    val sltEn   = Bool()\n",
    "    val sltuEn  = Bool()\n",
    "    val andEn   = Bool()\n",
    "    val orEn    = Bool()\n",
    "    val xorEn   = Bool()\n",
    "    val sllEn   = Bool()\n",
    "    val srEn    = Bool()\n",
    "    val srMode  = Bool()\n",
    "    val luiEn   = Bool()\n",
    "    val catEn   = Bool()\n",
    "    val immSel  = Bool()\n",
    "    val imm     = SInt(32.W)\n",
    "  }\n",
    "  val fuFifos_alu = Seq.fill(NUM_ALUS)(Module(new Queue(new execBundle_alu, NUM_THREADS)))\n",
    "\n",
    "  val aluMicrocodes_out_d0 = RegNext(aluMicrocodes_out)\n",
    "  val aluMicrocodes_out_d1 = RegNext(aluMicrocodes_out_d0)\n",
    "  val aluMicrocodes_out_d2 = RegNext(aluMicrocodes_out_d1)\n",
    "\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    fuFifos_alu(i).io.enq.valid := false.B\n",
    "    fuFifos_alu(i).io.enq.bits := DontCare\n",
    "    when (preOpThread =/= NONE_SELECTED) {\n",
    "      val fuFifos_alu_in = Wire(new execBundle_alu)\n",
    "      fuFifos_alu_in.tag     := preOpThread\n",
    "      fuFifos_alu_in.opcode  := aluMicrocodes_out_d2.opcode(i)\n",
    "      fuFifos_alu_in.alu_bfu := aluMicrocodes_out_d2.bfu_valid(i)\n",
    "      fuFifos_alu_in.rs1     := gather_srcA(i).io.dout\n",
    "      fuFifos_alu_in.rs2     := gather_srcB(i).io.dout\n",
    "      fuFifos_alu_in.addEn   := aluMicrocodes_out_d2.addEn(i)\n",
    "      fuFifos_alu_in.subEn   := aluMicrocodes_out_d2.subEn(i)\n",
    "      fuFifos_alu_in.sltEn   := aluMicrocodes_out_d2.sltEn(i)\n",
    "      fuFifos_alu_in.sltuEn  := aluMicrocodes_out_d2.sltuEn(i)\n",
    "      fuFifos_alu_in.andEn   := aluMicrocodes_out_d2.andEn(i)\n",
    "      fuFifos_alu_in.orEn    := aluMicrocodes_out_d2.orEn(i)\n",
    "      fuFifos_alu_in.xorEn   := aluMicrocodes_out_d2.xorEn(i)\n",
    "      fuFifos_alu_in.sllEn   := aluMicrocodes_out_d2.sllEn(i)\n",
    "      fuFifos_alu_in.srEn    := aluMicrocodes_out_d2.srEn(i)\n",
    "      fuFifos_alu_in.srMode  := aluMicrocodes_out_d2.srMode(i)\n",
    "      fuFifos_alu_in.luiEn   := aluMicrocodes_out_d2.luiEn(i)\n",
    "      fuFifos_alu_in.catEn   := aluMicrocodes_out_d2.catEn(i)\n",
    "      fuFifos_alu_in.immSel  := aluMicrocodes_out_d2.immSel(i)\n",
    "      fuFifos_alu_in.imm     := aluMicrocodes_out_d2.imm(i)\n",
    "      fuFifos_alu(i).io.enq.bits := fuFifos_alu_in\n",
    "      fuFifos_alu(i).io.enq.valid := true.B\n",
    "    } .otherwise {\n",
    "      fuFifos_alu(i).io.enq.bits := DontCare\n",
    "      fuFifos_alu(i).io.enq.valid := false.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  /****************** Function unit execution *********************************/  // No need to refactor\n",
    "  val execThread = RegInit(NONE_SELECTED)  \n",
    "  execThread := preOpThread\n",
    "  val execThread_d0 = RegNext(execThread) \n",
    "    \n",
    "  // FUs\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    fuFifos_alu(i).io.deq.ready := false.B\n",
    "    alu_bfuInst(i).io.in_valid := false.B\n",
    "    val deq = fuFifos_alu(i).io.deq.bits\n",
    "    alu_bfuInst(i).io.in_alu_bfu := deq.alu_bfu\n",
    "    alu_bfuInst(i).io.in_tag     := deq.tag\n",
    "    alu_bfuInst(i).io.in_opcode  := deq.opcode\n",
    "    alu_bfuInst(i).io.in_rs1     := deq.rs1\n",
    "    alu_bfuInst(i).io.in_rs2     := deq.rs2\n",
    "    alu_bfuInst(i).io.in_addEn   := deq.addEn\n",
    "    alu_bfuInst(i).io.in_subEn   := deq.subEn\n",
    "    alu_bfuInst(i).io.in_sltEn   := deq.sltEn\n",
    "    alu_bfuInst(i).io.in_sltuEn  := deq.sltuEn\n",
    "    alu_bfuInst(i).io.in_andEn   := deq.andEn\n",
    "    alu_bfuInst(i).io.in_orEn    := deq.orEn\n",
    "    alu_bfuInst(i).io.in_xorEn   := deq.xorEn\n",
    "    alu_bfuInst(i).io.in_sllEn   := deq.sllEn\n",
    "    alu_bfuInst(i).io.in_srEn    := deq.srEn\n",
    "    alu_bfuInst(i).io.in_srMode  := deq.srMode\n",
    "    alu_bfuInst(i).io.in_luiEn   := deq.luiEn\n",
    "    alu_bfuInst(i).io.in_catEn   := deq.catEn\n",
    "    alu_bfuInst(i).io.in_immSel  := deq.immSel\n",
    "    alu_bfuInst(i).io.in_imm     := deq.imm\n",
    "    when (fuFifos_alu(i).io.deq.valid) {\n",
    "      alu_bfuInst(i).io.in_valid := true.B\n",
    "      when (alu_bfuInst(i).io.in_ready) {\n",
    "        fuFifos_alu(i).io.deq.ready := true.B\n",
    "      }\n",
    "    }\n",
    "  }\n",
    "\n",
    "  fuFifos_iou.io.deq.ready := false.B\n",
    "  when (fuFifos_iou.io.deq.valid) {\n",
    "    val deq = fuFifos_iou.io.deq\n",
    "    ioUnit.io.ar_valid := true.B\n",
    "    ioUnit.io.ar_tag := deq.bits.tag\n",
    "    ioUnit.io.ar_opcode := deq.bits.opcode\n",
    "    ioUnit.io.ar_rd := deq.bits.rd\n",
    "    ioUnit.io.ar_bits := deq.bits.bits\n",
    "    ioUnit.io.ar_imm := deq.bits.imm\n",
    "    when (ioUnit.io.ar_ready) {\n",
    "      fuFifos_iou.io.deq.ready := true.B\n",
    "    }\n",
    "  } .otherwise {\n",
    "    ioUnit.io.ar_valid := false.B\n",
    "    ioUnit.io.ar_tag := DontCare\n",
    "    ioUnit.io.ar_opcode := DontCare\n",
    "    ioUnit.io.ar_rd := DontCare\n",
    "    ioUnit.io.ar_bits := DontCare\n",
    "    ioUnit.io.ar_imm := DontCare\n",
    "  }\n",
    "\n",
    "\n",
    "  when (execThread_d0 =/= NONE_SELECTED) {\n",
    "    threadStages(execThread_d0) := ThreadStageEnum.exec\n",
    "  }\n",
    "\n",
    "  // FUs output\n",
    "  for (i <- 0 until NUM_ALUS) {\n",
    "    alu_bfuInst(i).io.out_ready := true.B\n",
    "    when (alu_bfuInst(i).io.out_valid) {\n",
    "      val destMem_in = Wire(new DestMemT)\n",
    "      destMem_in.dstPC := alu_bfuInst(i).io.out_flag\n",
    "      destMem_in.dest := alu_bfuInst(i).io.out_bits\n",
    "      destMem_in.wben := Fill(NUM_REGBLOCKS, 1.U)\n",
    "      destMems(i).io.wren := true.B\n",
    "      destMems(i).io.wraddress := alu_bfuInst(i).io.out_tag\n",
    "      destMems(i).io.data := destMem_in.asUInt\n",
    "      threadStates(alu_bfuInst(i).io.out_tag).execValids(i) := true.B\n",
    "    }\n",
    "  }\n",
    "\n",
    "  when (ioUnit.io.w_valid) {\n",
    "    threadStates(ioUnit.io.w_tag).execValids(NUM_BFUS-1) := true.B\n",
    "    threadStates(ioUnit.io.w_tag).io_dstPC := ioUnit.io.w_flag\n",
    "  }\n",
    "  when (ioUnit.io.r_valid) {\n",
    "    threadStates(ioUnit.io.r_tag).execValids(NUM_BFUS-1) := true.B\n",
    "    threadStates(ioUnit.io.r_tag).io_dstPC := ioUnit.io.r_flag\n",
    "  }\n",
    "\n",
    "\n",
    "    /****************** Finish execution *********************************/\n",
    "    val finishExecutionLogicBlock = Module(new FinishExecutionLogic(NUM_THREADS, NUM_WR, NUM_WR_BANKS, NUM_BFUS, NONE_SELECTED))\n",
    "\n",
    "    // Provide inputs to the extracted module\n",
    "    finishExecutionLogicBlock.io.threadStates_execValids := threadStates.map(_.execValids)\n",
    "    finishExecutionLogicBlock.io.threadStates_bfuValids := threadStates.map(_.bfuValids)\n",
    "    finishExecutionLogicBlock.io.threadStages := threadStages\n",
    "    \n",
    "    // Extract outputs from the module\n",
    "    val fThread = finishExecutionLogicBlock.io.fThread\n",
    "    threadMem.io.rden := finishExecutionLogicBlock.io.threadMem_rden\n",
    "    threadMem.io.rdaddress := finishExecutionLogicBlock.io.threadMem_rdaddress\n",
    "    \n",
    "    for (i <- 0 until NUM_WR) {\n",
    "        destMems(i).io.rden := finishExecutionLogicBlock.io.destMems_rden(i)\n",
    "        destMems(i).io.rdaddress := finishExecutionLogicBlock.io.destMems_rdaddress(i)\n",
    "    }\n",
    "\n",
    "    when (fThread =/= NONE_SELECTED) {\n",
    "        threadStages(fThread) := ThreadStageEnum.branch\n",
    "    }\n",
    "\n",
    "\n",
    "  /****************** Register write & branch *********************************/\n",
    "  val WB_DELAY = NUM_RF_WR_PORTS.max(3)\n",
    "  val branchThread_out = RegInit(NONE_SELECTED)   // where does this go\n",
    "  val branchThread_vec = RegInit(VecInit(Seq.fill(WB_DELAY)(NONE_SELECTED)))\n",
    "  branchThread_out := branchThread_vec(0)\n",
    "  // val branchU = Module(new BranchUnit)  // local module, define it in the submodule\n",
    "\n",
    "  branchThread_vec(WB_DELAY-1) := fThread\n",
    "  for (i <- 0 until WB_DELAY-1) {\n",
    "    branchThread_vec(i) := branchThread_vec(i+1)   // Ater update the value make branchThread_vec as an input\n",
    "  }\n",
    "    \n",
    "  //// excluded and remain on the top level, start (this part is assign values to the input)\n",
    "  val threadMem_out = Wire(new ThreadMemT)  // defined at the top level, but also a input\n",
    "  val destMems_out = Wire(Vec(NUM_WR, (new DestMemT))) // execluded from module, live at top level\n",
    "  val destWbens_wb = RegInit(VecInit(Seq.fill(NUM_WR)(0.U(NUM_REGBLOCKS.W)))) // input\n",
    "  val dests_wb = Wire(Vec(NUM_WR, UInt(REG_WIDTH.W)))  // input\n",
    "  val dstPCs = Wire(Vec(NUM_FUS+3*NUM_ALUS, UInt(32.W)))  // input\n",
    "\n",
    "  \n",
    "  dstPCs := DontCare\n",
    "  if (NUM_ALUS < NUM_FUS) {\n",
    "    // The last unit is the IO unit\n",
    "    for (i <- 0 until NUM_FUS-1) {\n",
    "      destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT) \n",
    "      dests_wb(i) := destMems_out(i).dest\n",
    "      destWbens_wb(i) := destMems_out(i).wben\n",
    "    }\n",
    "    for (i <- 0 until NUM_ALUS) {\n",
    "      dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "    }\n",
    "    for (i <- 0 until NUM_FUS-NUM_ALUS-1) {\n",
    "      dstPCs(4*NUM_ALUS+i) := destMems_out(NUM_ALUS+i).dstPC\n",
    "    }\n",
    "    dstPCs(NUM_FUS+3*NUM_ALUS-1) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  } else {\n",
    "    // The IO unit is combined with an ALU unit\n",
    "    for (i <- 0 until NUM_FUS) {\n",
    "      destMems_out(i) := destMems(i).io.q.asTypeOf(new DestMemT)\n",
    "      dests_wb(i) := destMems_out(i).dest\n",
    "      destWbens_wb(i) := destMems_out(i).wben\n",
    "    }\n",
    "    for (i <- 0 until NUM_ALUS) {\n",
    "      dstPCs(4*i+2) := destMems_out(i).dstPC\n",
    "    }\n",
    "    dstPCs(4*(NUM_BFUS-1)+2) := threadStates(branchThread_vec(WB_DELAY-2)).io_dstPC\n",
    "  }\n",
    "    \n",
    "  threadMem_out := threadMem.io.q.asTypeOf(chiselTypeOf(threadMem_out)) \n",
    "\n",
    "  val pc = Reg(UInt((IP_WIDTH+2).W))  \n",
    "  val threadValid = RegInit(false.B)  \n",
    "\n",
    "  when (branchThread_vec(WB_DELAY-1) =/= NONE_SELECTED) {\n",
    "    threadValid := true.B\n",
    "    pc := threadStates(branchThread_vec(WB_DELAY-1)).ip\n",
    "  } .otherwise {\n",
    "    threadValid := false.B\n",
    "    pc := DontCare\n",
    "  }\n",
    "  ///// execluded end\n",
    "  val threadValid_s1 = RegNext(threadValid)\n",
    "  val threadValid_s2 = RegNext(threadValid_s1)\n",
    "\n",
    "  val wbBranchBlock = Module(new RegisterWriteAndBranchLogic(NUM_THREADS,NUM_WR, NUM_FUS, NUM_ALUS, NUM_REGS, NUM_RF_WR_PORTS, NUM_REGBLOCKS, NUM_SRC_POS_LG, \n",
    "                                                             NUM_DST_POS_LG, NUM_SRC_MODES_LG, REG_WIDTH, IP_WIDTH, NUM_REGS_LG, NUM_DST_MODES_LG, NUM_DST_POS, \n",
    "                                                             WB_DELAY, dst_encode, dst_pos, NUM_WB_ENS, dst_en_encode, wbens))\n",
    "  \n",
    "    wbBranchBlock.io.branchThread_vec := branchThread_vec\n",
    "    wbBranchBlock.io.threadMem_out := threadMem_out\n",
    "    wbBranchBlock.io.destWbens_wb := destWbens_wb\n",
    "    wbBranchBlock.io.dests_wb := dests_wb\n",
    "    wbBranchBlock.io.dstPCs := dstPCs\n",
    "    wbBranchBlock.io.threadValid := threadValid\n",
    "    wbBranchBlock.io.pc := pc\n",
    "    wbBranchBlock.io.ioUnit_w_tag := ioUnit.io.w_tag\n",
    "    wbBranchBlock.io.ioUnit_w_wen := ioUnit.io.w_wen\n",
    "    wbBranchBlock.io.ioUnit_w_addr := ioUnit.io.w_addr\n",
    "    wbBranchBlock.io.ioUnit_w_data := ioUnit.io.w_data\n",
    "\n",
    "    val thread_finish = Wire(Bool())\n",
    "    val thread_new_pc = Wire(UInt((IP_WIDTH+2).W))\n",
    "    \n",
    "    thread_finish := wbBranchBlock.io.thread_finish\n",
    "    thread_new_pc:= wbBranchBlock.io.thread_new_pc\n",
    "    regfile.io.wrEn := wbBranchBlock.io.regfile_wrEn\n",
    "    regfile.io.thread_wr := wbBranchBlock.io.regfile_thread_wr\n",
    "    regfile.io.wrEn1 := wbBranchBlock.io.regfile_wrEn1\n",
    "    regfile.io.wrAddr1 := wbBranchBlock.io.regfile_wrAddr1\n",
    "    regfile.io.wrBen1 := wbBranchBlock.io.regfile_wrBen1\n",
    "    regfile.io.wrData1 := wbBranchBlock.io.regfile_wrData1\n",
    "    regfile.io.wrEn2 := wbBranchBlock.io.regfile_wrEn2\n",
    "    regfile.io.wrAddr2 := wbBranchBlock.io.regfile_wrAddr2\n",
    "    regfile.io.wrBen2 := wbBranchBlock.io.regfile_wrBen2\n",
    "    regfile.io.wrData2 := wbBranchBlock.io.regfile_wrData2\n",
    "    \n",
    "  when (threadValid_s1) {\n",
    "    threadStates(branchThread_vec(WB_DELAY-3)).ip := thread_new_pc\n",
    "    when (thread_finish) {\n",
    "      threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.idle\n",
    "    } .otherwise {\n",
    "      threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.fetch\n",
    "    }\n",
    "  } .elsewhen (branchThread_vec(WB_DELAY-3) =/= NONE_SELECTED) {\n",
    "    threadStages(branchThread_vec(WB_DELAY-3)) := ThreadStageEnum.fetch\n",
    "  }\n",
    "\n",
    "\n",
    "  // Output\n",
    "  io.out.valid := ioUnit.io.out_valid\n",
    "  io.out.tag := ioUnit.io.out_tag\n",
    "  io.out.bits.data := ioUnit.io.out_data\n",
    "  io.out.bits.empty := ioUnit.io.out_empty\n",
    "  io.out.last := ioUnit.io.out_last\n",
    "  ioUnit.io.out_ready := io.out.ready\n",
    "\n",
    "  // Input unit output ready\n",
    "  val w_tag = ioUnit.io.w_tag\n",
    "  val lastThreadWr = RegNext(branchThread_vec(WB_DELAY-3))\n",
    "  ioUnit.io.w_ready := (!threadValid_s1) && ((!threadValid_s2) || (w_tag(log2Up(NUM_RF_WR_PORTS)-1, 0) =/= lastThreadWr(log2Up(NUM_RF_WR_PORTS)-1, 0)))\n",
    "\n",
    "}\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
