# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim top -voptargs="+acc" 
# Start time: 18:37:08 on Aug 22,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "ahb_default_slave(fast)".
# Loading work.top(fast)
# Loading work.bfm_ahb(fast)
# Loading work.bfm_ahb(fast__1)
# Loading work.amba_ahb_m2s3(fast)
# Loading work.ahb_arbiter_m2(fast)
# Loading work.ahb_m2s_m2(fast)
# Loading work.ahb_lite_s3(fast)
# Loading work.ahb_decoder_s3(fast)
# Loading work.ahb_s2m_s3(fast)
# Loading work.ahb_default_slave(fast)
# Loading work.mem_ahb(fast)
add wave -position insertpoint  \
sim:/top/u_amba_ahb/HRESETn \
sim:/top/u_amba_ahb/HCLK \
sim:/top/u_amba_ahb/M_HBUSREQ_0 \
sim:/top/u_amba_ahb/M_HGRANT_0 \
sim:/top/u_amba_ahb/M_HADDR_0 \
sim:/top/u_amba_ahb/M_HTRANS_0 \
sim:/top/u_amba_ahb/M_HSIZE_0 \
sim:/top/u_amba_ahb/M_HBURST_0 \
sim:/top/u_amba_ahb/M_HPROT_0 \
sim:/top/u_amba_ahb/M_HWRITE_0 \
sim:/top/u_amba_ahb/M_HWDATA_0 \
sim:/top/u_amba_ahb/M_HBUSREQ_1 \
sim:/top/u_amba_ahb/M_HGRANT_1 \
sim:/top/u_amba_ahb/M_HADDR_1 \
sim:/top/u_amba_ahb/M_HTRANS_1 \
sim:/top/u_amba_ahb/M_HSIZE_1 \
sim:/top/u_amba_ahb/M_HBURST_1 \
sim:/top/u_amba_ahb/M_HPROT_1 \
sim:/top/u_amba_ahb/M_HWRITE_1 \
sim:/top/u_amba_ahb/M_HWDATA_1 \
sim:/top/u_amba_ahb/M_HRDATA \
sim:/top/u_amba_ahb/M_HREADY \
sim:/top/u_amba_ahb/M_HRESP \
sim:/top/u_amba_ahb/HADDR \
sim:/top/u_amba_ahb/HWDATA \
sim:/top/u_amba_ahb/HTRANS \
sim:/top/u_amba_ahb/HSIZE \
sim:/top/u_amba_ahb/HBURST \
sim:/top/u_amba_ahb/HWRITE \
sim:/top/u_amba_ahb/HPROT \
sim:/top/u_amba_ahb/HREADY \
sim:/top/u_amba_ahb/HSEL_0 \
sim:/top/u_amba_ahb/HRDATA_0 \
sim:/top/u_amba_ahb/HRESP_0 \
sim:/top/u_amba_ahb/HREADY_0 \
sim:/top/u_amba_ahb/HSEL_1 \
sim:/top/u_amba_ahb/HRDATA_1 \
sim:/top/u_amba_ahb/HRESP_1 \
sim:/top/u_amba_ahb/HREADY_1 \
sim:/top/u_amba_ahb/HSEL_2 \
sim:/top/u_amba_ahb/HRDATA_2 \
sim:/top/u_amba_ahb/HRESP_2 \
sim:/top/u_amba_ahb/HREADY_2 \
sim:/top/u_amba_ahb/REMAP
run -all
# Info: top.u_amba_ahb.Uahb_lite.Uahb_decoder HSEL0: from 0x0000_0000 to 0x00ff_FFFF
# Info: top.u_amba_ahb.Uahb_lite.Uahb_decoder HSEL1: from 0x1000_0000 to 0x10ff_FFFF
# Info: top.u_amba_ahb.Uahb_lite.Uahb_decoder HSEL2: from 0x2000_0000 to 0x20ff_FFFF
# ** Note: Data structure takes 9897000 bytes of memory
#          Process time 1.31 seconds
#          $finish    : ../../rtl/ahb_to_ahb/bench/verilog/bfm_ahb.v(67)
#    Time: 210 ns  Iteration: 1  Instance: /top/GM_BLK[1]/u_bfm_ahb
# 1
# Break in Module bfm_ahb at ../../rtl/ahb_to_ahb/bench/verilog/bfm_ahb.v line 67
# End time: 18:39:42 on Aug 22,2024, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
