

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s'
================================================================
* Date:           Thu Jul 11 13:31:05 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.043 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        8|        9|  40.000 ns|  45.000 ns|    7|    7|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        8|        8|         3|          1|          1|     7|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       56|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       99|     -|
|Memory               |        0|      -|       16|       17|     -|
|Multiplexer          |        -|      -|        -|      310|     -|
|Register             |        -|      -|      113|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      129|      482|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_10s_10ns_20_1_1_U171  |mul_10s_10ns_20_1_1  |        0|   0|  0|  62|    0|
    |mux_7_3_10_1_1_U170       |mux_7_3_10_1_1       |        0|   0|  0|  37|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  99|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w16_U  |dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_w16_ROM_AUTOJfO  |        0|  16|  17|    0|     7|   10|     1|           70|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        0|  16|  17|    0|     7|   10|     1|           70|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |in_index_fu_344_p2                |         +|   0|  0|  10|           3|           1|
    |x_fu_474_p2                       |         +|   0|  0|  22|          15|          15|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_100                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_170                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_350_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          28|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_data_1_phi_phi_fu_281_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_2_phi_phi_fu_269_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_3_phi_phi_fu_257_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_4_phi_phi_fu_245_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_5_phi_phi_fu_305_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_6_phi_phi_fu_293_p4  |  14|          3|   10|         30|
    |ap_phi_mux_do_init_phi_fu_116_p6     |  14|          3|    1|          3|
    |ap_phi_mux_in_index3_phi_fu_132_p6   |  14|          3|    3|          9|
    |ap_phi_mux_p_phi_phi_fu_317_p4       |  14|          3|   10|         30|
    |data_1_phi_reg_277                   |  14|          3|   10|         30|
    |data_2_phi_reg_265                   |  14|          3|   10|         30|
    |data_3_phi_reg_253                   |  14|          3|   10|         30|
    |data_4_phi_reg_241                   |  14|          3|   10|         30|
    |data_5_phi_reg_301                   |  14|          3|   10|         30|
    |data_6_phi_reg_289                   |  14|          3|   10|         30|
    |in_index3_reg_128                    |   9|          2|    3|          6|
    |layer15_out_blk_n                    |   9|          2|    1|          2|
    |layer16_out_blk_n                    |   9|          2|    1|          2|
    |p_phi_reg_313                        |  14|          3|   10|         30|
    |real_start                           |   9|          2|    1|          2|
    |res4_reg_325                         |   9|          2|   15|         30|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 310|         67|  169|        483|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |data_1_phi_reg_277               |  10|   0|   10|          0|
    |data_2_phi_reg_265               |  10|   0|   10|          0|
    |data_3_phi_reg_253               |  10|   0|   10|          0|
    |data_4_phi_reg_241               |  10|   0|   10|          0|
    |data_5_phi_reg_301               |  10|   0|   10|          0|
    |data_6_phi_reg_289               |  10|   0|   10|          0|
    |do_init_reg_112                  |   1|   0|    1|          0|
    |icmp_ln42_reg_497                |   1|   0|    1|          0|
    |icmp_ln42_reg_497_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_index3_reg_128                |   3|   0|    3|          0|
    |in_index_reg_492                 |   3|   0|    3|          0|
    |p_phi_reg_313                    |  10|   0|   10|          0|
    |res4_reg_325                     |  15|   0|   15|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |trunc_ln_reg_501                 |  13|   0|   13|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 113|   0|  113|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|layer15_out_dout            |   in|   70|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer16_out_din             |  out|   16|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_full_n          |   in|    1|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_write           |  out|    1|     ap_fifo|                                                         layer16_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer16_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %layer15_out, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_10_MC_AC_0_MC_AC_IC_ap_q_mode_JC_4" [firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 7 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln42 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 8 'br' 'br_ln42' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i1 0, void %for.body13.split.i.i, i1 1, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end"   --->   Operation 9 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%in_index3 = phi i3 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i3 %in_index, void %for.body13.split.i.i, i3 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end"   --->   Operation 10 'phi' 'in_index3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %in_index3" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 11 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w16_addr = getelementptr i10 %w16, i64 0, i64 %zext_ln42" [firmware/nnet_utils/nnet_dense_resource.h:55->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 12 'getelementptr' 'w16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.68ns)   --->   "%w = load i3 %w16_addr" [firmware/nnet_utils/nnet_dense_resource.h:55->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 13 'load' 'w' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7> <ROM>
ST_2 : Operation 14 [1/1] (0.57ns)   --->   "%in_index = add i3 %in_index3, i3 1" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 14 'add' 'in_index' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.57ns)   --->   "%icmp_ln42 = icmp_eq  i3 %in_index3, i3 6" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 15 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %rewind_header, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 16 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln101 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 17 'br' 'br_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%data_4_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_4_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 18 'phi' 'data_4_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%data_3_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_3_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 19 'phi' 'data_3_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%data_2_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_2_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 20 'phi' 'data_2_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%data_1_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_1_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 21 'phi' 'data_1_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%data_6_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_6_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 22 'phi' 'data_6_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_5_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %data_5_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 23 'phi' 'data_5_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_rewind = phi i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i10 %p_phi, void %for.body13.split.i.i, i10 0, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 24 'phi' 'p_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body13.split.i.i, void %rewind_init"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 26 [1/1] (1.40ns)   --->   "%layer15_out_read = read i70 @_ssdm_op_Read.ap_fifo.volatile.i70P0A, i70 %layer15_out" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 26 'read' 'layer15_out_read' <Predicate = (do_init)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 1> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data = trunc i70 %layer15_out_read" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 27 'trunc' 'data' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_5 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 50, i32 59" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 28 'partselect' 'data_5' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_6 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 60, i32 69" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 29 'partselect' 'data_6' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_1 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 10, i32 19" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 30 'partselect' 'data_1' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_2 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 20, i32 29" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 31 'partselect' 'data_2' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_3 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 30, i32 39" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 32 'partselect' 'data_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_4 = partselect i10 @_ssdm_op_PartSelect.i10.i70.i32.i32, i70 %layer15_out_read, i32 40, i32 49" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 33 'partselect' 'data_4' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln42 = br void %for.body13.split.i.i" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 34 'br' 'br_ln42' <Predicate = (do_init)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_4_phi = phi i10 %data_4, void %rewind_init, i10 %data_4_rewind, void %rewind_header"   --->   Operation 35 'phi' 'data_4_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_3_phi = phi i10 %data_3, void %rewind_init, i10 %data_3_rewind, void %rewind_header"   --->   Operation 36 'phi' 'data_3_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_2_phi = phi i10 %data_2, void %rewind_init, i10 %data_2_rewind, void %rewind_header"   --->   Operation 37 'phi' 'data_2_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_1_phi = phi i10 %data_1, void %rewind_init, i10 %data_1_rewind, void %rewind_header"   --->   Operation 38 'phi' 'data_1_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_6_phi = phi i10 %data_6, void %rewind_init, i10 %data_6_rewind, void %rewind_header"   --->   Operation 39 'phi' 'data_6_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_5_phi = phi i10 %data_5, void %rewind_init, i10 %data_5_rewind, void %rewind_header"   --->   Operation 40 'phi' 'data_5_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_phi = phi i10 %data, void %rewind_init, i10 %p_rewind, void %rewind_header"   --->   Operation 41 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.55ns)   --->   "%a = mux i10 @_ssdm_op_Mux.ap_auto.7i10.i3, i10 %p_phi, i10 %data_1_phi, i10 %data_2_phi, i10 %data_3_phi, i10 %data_4_phi, i10 %data_5_phi, i10 %data_6_phi, i3 %in_index3" [firmware/nnet_utils/nnet_dense_stream.h:43->firmware/nnet_utils/nnet_dense_stream.h:93]   --->   Operation 42 'mux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (0.68ns)   --->   "%w = load i3 %w16_addr" [firmware/nnet_utils/nnet_dense_resource.h:55->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 43 'load' 'w' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 7> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:54->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 44 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i10 %w" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:54->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 45 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.70ns)   --->   "%mul_ln73 = mul i20 %sext_ln73, i20 %zext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:54->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 46 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i20.i32.i32, i20 %mul_ln73, i32 7, i32 19" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%res4 = phi i15 31816, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin, i15 %x, void %for.body13.split.i.i, i15 31816, void %nnet::dense_resource<ap_ufixed<10, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end"   --->   Operation 48 'phi' 'res4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [firmware/nnet_utils/nnet_dense_resource.h:43->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 49 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [firmware/nnet_utils/nnet_dense_resource.h:45->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:42->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 51 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i13 %trunc_ln" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 52 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.77ns)   --->   "%x = add i15 %sext_ln53, i15 %res4" [firmware/nnet_utils/nnet_dense_resource.h:53->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 53 'add' 'x' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i15 %x" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240->firmware/nnet_utils/nnet_dense_stream.h:24->firmware/nnet_utils/nnet_dense_stream.h:97]   --->   Operation 54 'sext' 'sext_ln111' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_10_MC_AC_0_MC_AC_IC_ap_q_mode_JC_4, i32 %rbegin" [firmware/nnet_utils/nnet_dense_stream.h:53->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 55 'specregionend' 'rend' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.34ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer16_out, i16 %sext_ln111" [firmware/nnet_utils/nnet_dense_stream.h:77->firmware/nnet_utils/nnet_dense_stream.h:100]   --->   Operation 56 'write' 'write_ln77' <Predicate = (icmp_ln42)> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%return_ln101 = return void @_ssdm_op_Return" [firmware/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 57 'return' 'return_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer15_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer16_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
rbegin                 (specregionbegin  ) [ 00111]
br_ln42                (br               ) [ 01111]
do_init                (phi              ) [ 00111]
in_index3              (phi              ) [ 00111]
zext_ln42              (zext             ) [ 00000]
w16_addr               (getelementptr    ) [ 00110]
in_index               (add              ) [ 01111]
icmp_ln42              (icmp             ) [ 00111]
br_ln42                (br               ) [ 01111]
br_ln101               (br               ) [ 01111]
data_4_rewind          (phi              ) [ 00110]
data_3_rewind          (phi              ) [ 00110]
data_2_rewind          (phi              ) [ 00110]
data_1_rewind          (phi              ) [ 00110]
data_6_rewind          (phi              ) [ 00110]
data_5_rewind          (phi              ) [ 00110]
p_rewind               (phi              ) [ 00110]
br_ln0                 (br               ) [ 00000]
layer15_out_read       (read             ) [ 00000]
data                   (trunc            ) [ 00000]
data_5                 (partselect       ) [ 00000]
data_6                 (partselect       ) [ 00000]
data_1                 (partselect       ) [ 00000]
data_2                 (partselect       ) [ 00000]
data_3                 (partselect       ) [ 00000]
data_4                 (partselect       ) [ 00000]
br_ln42                (br               ) [ 00000]
data_4_phi             (phi              ) [ 01111]
data_3_phi             (phi              ) [ 01111]
data_2_phi             (phi              ) [ 01111]
data_1_phi             (phi              ) [ 01111]
data_6_phi             (phi              ) [ 01111]
data_5_phi             (phi              ) [ 01111]
p_phi                  (phi              ) [ 01111]
a                      (mux              ) [ 00000]
w                      (load             ) [ 00000]
zext_ln73              (zext             ) [ 00000]
sext_ln73              (sext             ) [ 00000]
mul_ln73               (mul              ) [ 00000]
trunc_ln               (partselect       ) [ 00101]
res4                   (phi              ) [ 00111]
specpipeline_ln43      (specpipeline     ) [ 00000]
speclooptripcount_ln45 (speclooptripcount) [ 00000]
specloopname_ln42      (specloopname     ) [ 00000]
sext_ln53              (sext             ) [ 00000]
x                      (add              ) [ 01111]
sext_ln111             (sext             ) [ 00000]
rend                   (specregionend    ) [ 00000]
write_ln77             (write            ) [ 00000]
return_ln101           (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer15_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer15_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer16_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_10_MC_AC_0_MC_AC_IC_ap_q_mode_JC_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i70P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i10.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="layer15_out_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="70" slack="0"/>
<pin id="88" dir="0" index="1" bw="70" slack="0"/>
<pin id="89" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer15_out_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln77_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="w16_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w16_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="do_init_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="do_init_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="in_index3_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in_index3 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_index3_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index3/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="data_4_rewind_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_4_rewind (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="data_4_rewind_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="1" slack="1"/>
<pin id="153" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_rewind/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="data_3_rewind_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_3_rewind (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="data_3_rewind_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="1" slack="1"/>
<pin id="167" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_rewind/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="data_2_rewind_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_2_rewind (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_2_rewind_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="4" bw="1" slack="1"/>
<pin id="181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_rewind/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="data_1_rewind_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_1_rewind (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="data_1_rewind_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="1" slack="1"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_rewind/3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="data_6_rewind_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_6_rewind (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="data_6_rewind_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="2"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="1" slack="1"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_rewind/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="data_5_rewind_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_5_rewind (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="data_5_rewind_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="1" slack="1"/>
<pin id="223" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_rewind/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_rewind_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="1"/>
<pin id="229" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_rewind (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_rewind_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="4" bw="1" slack="1"/>
<pin id="237" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_rewind/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="data_4_phi_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_4_phi (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="data_4_phi_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_phi/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="data_3_phi_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_3_phi (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="data_3_phi_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_phi/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="data_2_phi_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_2_phi (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="data_2_phi_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_phi/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="data_1_phi_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_1_phi (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="data_1_phi_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_phi/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="data_6_phi_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_6_phi (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="data_6_phi_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="10" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_phi/3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="data_5_phi_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="data_5_phi (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="data_5_phi_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_phi/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_phi_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_phi (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_phi_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi/3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="res4_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="2"/>
<pin id="327" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="res4 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="res4_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="3"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="15" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="4" bw="11" slack="2"/>
<pin id="335" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="6" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res4/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln42_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="in_index_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln42_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="data_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="70" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="data_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="70" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_5/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="data_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="70" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="8" slack="0"/>
<pin id="377" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_6/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="data_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="70" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="data_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="70" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_2/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="data_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="70" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_3/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="data_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="70" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="7" slack="0"/>
<pin id="421" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_4/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="a_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="0" index="2" bw="10" slack="0"/>
<pin id="431" dir="0" index="3" bw="10" slack="0"/>
<pin id="432" dir="0" index="4" bw="10" slack="0"/>
<pin id="433" dir="0" index="5" bw="10" slack="0"/>
<pin id="434" dir="0" index="6" bw="10" slack="0"/>
<pin id="435" dir="0" index="7" bw="10" slack="0"/>
<pin id="436" dir="0" index="8" bw="3" slack="1"/>
<pin id="437" dir="1" index="9" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln73_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln73_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln73_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="10" slack="0"/>
<pin id="458" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="13" slack="0"/>
<pin id="463" dir="0" index="1" bw="20" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln53_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="1"/>
<pin id="473" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="x_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="0" index="1" bw="15" slack="0"/>
<pin id="477" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln111_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="return_ln101_fu_485">
<pin_list>
<pin id="486" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln101/4 "/>
</bind>
</comp>

<comp id="487" class="1005" name="w16_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="1"/>
<pin id="489" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w16_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="in_index_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln42_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="1"/>
<pin id="503" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="506" class="1005" name="x_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="15" slack="0"/>
<pin id="508" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="84" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="127"><net_src comp="116" pin="6"/><net_sink comp="112" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="142"><net_src comp="132" pin="6"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="251"><net_src comp="147" pin="6"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="263"><net_src comp="161" pin="6"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="275"><net_src comp="175" pin="6"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="287"><net_src comp="189" pin="6"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="299"><net_src comp="203" pin="6"/><net_sink comp="293" pin=2"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="311"><net_src comp="217" pin="6"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="323"><net_src comp="231" pin="6"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="329" pin=4"/></net>

<net id="342"><net_src comp="132" pin="6"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="348"><net_src comp="132" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="132" pin="6"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="86" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="86" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="371"><net_src comp="361" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="86" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="86" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="393"><net_src comp="383" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="400"><net_src comp="36" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="86" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="404"><net_src comp="394" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="411"><net_src comp="36" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="86" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="415"><net_src comp="405" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="86" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="426"><net_src comp="416" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="317" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="440"><net_src comp="281" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="441"><net_src comp="269" pin="4"/><net_sink comp="427" pin=3"/></net>

<net id="442"><net_src comp="257" pin="4"/><net_sink comp="427" pin=4"/></net>

<net id="443"><net_src comp="245" pin="4"/><net_sink comp="427" pin=5"/></net>

<net id="444"><net_src comp="305" pin="4"/><net_sink comp="427" pin=6"/></net>

<net id="445"><net_src comp="293" pin="4"/><net_sink comp="427" pin=7"/></net>

<net id="446"><net_src comp="128" pin="1"/><net_sink comp="427" pin=8"/></net>

<net id="450"><net_src comp="427" pin="9"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="106" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="447" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="329" pin="6"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="490"><net_src comp="99" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="495"><net_src comp="344" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="500"><net_src comp="350" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="461" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="509"><net_src comp="474" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="329" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer16_out | {4 }
	Port: w16 | {}
 - Input state : 
	Port: dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16> : layer15_out | {3 }
	Port: dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16> : w16 | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln42 : 1
		w16_addr : 2
		w : 3
		in_index : 1
		icmp_ln42 : 1
		br_ln42 : 2
	State 3
		data_4_phi : 1
		data_3_phi : 1
		data_2_phi : 1
		data_1_phi : 1
		data_6_phi : 1
		data_5_phi : 1
		p_phi : 1
		a : 2
		zext_ln73 : 3
		sext_ln73 : 1
		mul_ln73 : 4
		trunc_ln : 5
	State 4
		x : 1
		sext_ln111 : 2
		write_ln77 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln73_fu_455       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |           a_fu_427          |    0    |    0    |    37   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       in_index_fu_344       |    0    |    0    |    10   |
|          |           x_fu_474          |    0    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln42_fu_350      |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|   read   | layer15_out_read_read_fu_86 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln77_write_fu_92   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln42_fu_339      |    0    |    0    |    0    |
|          |       zext_ln73_fu_447      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         data_fu_356         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        data_5_fu_361        |    0    |    0    |    0    |
|          |        data_6_fu_372        |    0    |    0    |    0    |
|          |        data_1_fu_383        |    0    |    0    |    0    |
|partselect|        data_2_fu_394        |    0    |    0    |    0    |
|          |        data_3_fu_405        |    0    |    0    |    0    |
|          |        data_4_fu_416        |    0    |    0    |    0    |
|          |       trunc_ln_fu_461       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln73_fu_451      |    0    |    0    |    0    |
|   sext   |       sext_ln53_fu_471      |    0    |    0    |    0    |
|          |      sext_ln111_fu_480      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln101_fu_485     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   141   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  data_1_phi_reg_277 |   10   |
|data_1_rewind_reg_185|   10   |
|  data_2_phi_reg_265 |   10   |
|data_2_rewind_reg_171|   10   |
|  data_3_phi_reg_253 |   10   |
|data_3_rewind_reg_157|   10   |
|  data_4_phi_reg_241 |   10   |
|data_4_rewind_reg_143|   10   |
|  data_5_phi_reg_301 |   10   |
|data_5_rewind_reg_213|   10   |
|  data_6_phi_reg_289 |   10   |
|data_6_rewind_reg_199|   10   |
|   do_init_reg_112   |    1   |
|  icmp_ln42_reg_497  |    1   |
|  in_index3_reg_128  |    3   |
|   in_index_reg_492  |    3   |
|    p_phi_reg_313    |   10   |
|   p_rewind_reg_227  |   10   |
|     res4_reg_325    |   15   |
|   trunc_ln_reg_501  |   13   |
|   w16_addr_reg_487  |    3   |
|      x_reg_506      |   15   |
+---------------------+--------+
|        Total        |   194  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
|  do_init_reg_112  |  p0  |   2  |   1  |    2   ||    9    |
| in_index3_reg_128 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   194  |   168  |
+-----------+--------+--------+--------+--------+
