
---------- Begin Simulation Statistics ----------
final_tick                               1079729854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702704                       # Number of bytes of host memory used
host_op_rate                                    71325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15554.42                       # Real time elapsed on the host
host_tick_rate                               69416270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105790973                       # Number of instructions simulated
sim_ops                                    1109416379                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.079730                       # Number of seconds simulated
sim_ticks                                1079729854000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.989289                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144277529                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           173850783                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         20280346                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223106374                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20387832                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       20631348                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          243516                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285363026                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864224                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12291200                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260679018                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32467656                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94554597                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050728125                       # Number of instructions committed
system.cpu0.commit.committedOps            1052542155                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1944917871                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.342009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1449926713     74.55%     74.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    292807898     15.06%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72468869      3.73%     93.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62323267      3.20%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20091195      1.03%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5994157      0.31%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4116907      0.21%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4721209      0.24%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32467656      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1944917871                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857299                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015920079                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326216198                       # Number of loads committed
system.cpu0.commit.membars                    3625388                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625397      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583895173     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328027664     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127152432     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052542155                       # Class of committed instruction
system.cpu0.commit.refs                     455180131                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050728125                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052542155                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.050883                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.050883                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            368357082                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7996868                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143114622                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1176528221                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               748271287                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                829962225                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12305703                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16509586                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6769517                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285363026                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                211966280                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1209149832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4692439                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1202794259                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          398                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               40589820                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132424                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         736220305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164665361                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.558162                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1965665814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612825                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1096017203     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               654085944     33.28%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130369095      6.63%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64189798      3.27%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12146725      0.62%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6548440      0.33%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  382433      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816681      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  109495      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1965665814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      189254834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12395954                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               272655691                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526728                       # Inst execution rate
system.cpu0.iew.exec_refs                   506837447                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 139888049                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              305178067                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            368293977                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816845                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8716318                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141124993                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1147081574                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            366949398                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4895974                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1135057181                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1741344                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4270251                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12305703                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8092713                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       112749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21030650                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        43883                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14834                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5844781                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42077779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12161060                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14834                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1163278                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11232676                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                480413567                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1123530304                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850989                       # average fanout of values written-back
system.cpu0.iew.wb_producers                408826639                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521379                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1123615169                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1384047850                       # number of integer regfile reads
system.cpu0.int_regfile_writes              719009179                       # number of integer regfile writes
system.cpu0.ipc                              0.487595                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.487595                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626961      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            617451094     54.16%     54.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036297      0.70%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811566      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           370573362     32.51%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          138453801     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1139953156                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     78                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                153                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                89                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2238914                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001964                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 405217     18.10%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1602692     71.58%     89.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               231002     10.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1138565031                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4247945146                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1123530237                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1241634674                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1141639088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1139953156                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442486                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94539415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           134260                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           996                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25444715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1965665814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579932                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800697                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1128943992     57.43%     57.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          596117333     30.33%     87.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          194286372      9.88%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35930257      1.83%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6335611      0.32%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2759631      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             865837      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             277561      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             149220      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1965665814                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529000                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16688973                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2942115                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           368293977                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141124993                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1531                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2154920648                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4539703                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              327185194                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670600303                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12428303                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               765328963                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13854239                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                61047                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1422776879                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1166370731                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          752206622                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                818781080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15180123                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12305703                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41771358                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81606314                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1422776823                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        293516                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4783                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26151191                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4784                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3059527688                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2314964635                       # The number of ROB writes
system.cpu0.timesIdled                       21780670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.640272                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9241984                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9869668                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1621558                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17811067                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            324540                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         599760                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          275220                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19571495                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4980                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           933764                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12199683                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1395627                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19496539                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55062848                       # Number of instructions committed
system.cpu1.commit.committedOps              56874224                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    354098643                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.160617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.804784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    331290346     93.56%     93.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11134820      3.14%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3528852      1.00%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3577848      1.01%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       998720      0.28%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       360469      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1697812      0.48%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       114149      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1395627      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    354098643                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502026                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52960326                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123667                       # Number of loads committed
system.cpu1.commit.membars                    3622521                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622521      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32001963     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934865     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314734      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56874224                       # Class of committed instruction
system.cpu1.commit.refs                      21249611                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55062848                       # Number of Instructions Simulated
system.cpu1.committedOps                     56874224                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.494223                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.494223                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            316362047                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               693701                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8367945                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81621332                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9571312                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 25954021                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                934400                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1057857                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4340856                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19571495                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9269153                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    344940518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82084                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      93001148                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3244388                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054732                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10599882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9566524                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.260077                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         357162636                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.270151                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               302144426     84.60%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30393766      8.51%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14616820      4.09%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6053958      1.70%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1991302      0.56%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1048261      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  910375      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3603      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           357162636                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         427766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              999716                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14553594                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179591                       # Inst execution rate
system.cpu1.iew.exec_refs                    22616846                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5232470                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              273038557                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21557348                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2538221                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1290882                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6775785                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           76361641                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17384376                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           769887                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64219931                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1772480                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2654831                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                934400                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6498997                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          369622                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10209                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3503                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5433681                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1649841                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           695                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       209094                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        790622                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37452163                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63779051                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847380                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31736232                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178358                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63799943                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80093159                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42486148                       # number of integer regfile writes
system.cpu1.ipc                              0.153983                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.153983                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622641      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38599271     59.39%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19332540     29.75%     94.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3435220      5.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64989818                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1963223                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030208                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 345081     17.58%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1448674     73.79%     91.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169465      8.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63330385                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         489231267                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63779039                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         95849608                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  68748390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64989818                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7613251                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19487416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           125799                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2178967                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12473012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    357162636                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.181961                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          317456790     88.88%     88.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26342942      7.38%     96.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6953308      1.95%     98.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2853112      0.80%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2521740      0.71%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             374739      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             457729      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144313      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              57963      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      357162636                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.181744                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15141440                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1717333                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21557348                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6775785                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    120                       # number of misc regfile reads
system.cpu1.numCycles                       357590402                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1801860250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              293025061                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37986407                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11544262                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11880245                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2661161                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                43365                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97805745                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              79103592                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           53336452                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26532606                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9567150                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                934400                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24768321                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15350045                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97805733                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22003                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               676                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22998537                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           693                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   429073350                       # The number of ROB reads
system.cpu1.rob.rob_writes                  155811300                       # The number of ROB writes
system.cpu1.timesIdled                          15270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12379227                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10325683                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            24433205                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             123840                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2428127                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13936427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27832217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       167793                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53962                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64418630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5043912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128819157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5097874                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11433716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2843774                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11051919                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              393                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            295                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2501684                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2501678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11433717                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41767611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41767611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1073866752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1073866752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              587                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13936524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13936524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13936524                       # Request fanout histogram
system.membus.respLayer1.occupancy        71590824719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42087622742                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       453970800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   482012216.589554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3319500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1059344000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1077460000000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2269854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    182518486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       182518486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    182518486                       # number of overall hits
system.cpu0.icache.overall_hits::total      182518486                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29447793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29447793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29447793                       # number of overall misses
system.cpu0.icache.overall_misses::total     29447793                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 409539974996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 409539974996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 409539974996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 409539974996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    211966279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    211966279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    211966279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    211966279                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138927                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138927                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138927                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138927                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13907.323207                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13907.323207                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13907.323207                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13907.323207                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3289                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.390625                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26735110                       # number of writebacks
system.cpu0.icache.writebacks::total         26735110                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2712649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2712649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2712649                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2712649                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26735144                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26735144                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26735144                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26735144                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 359123623997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 359123623997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 359123623997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 359123623997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.126129                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.126129                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.126129                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.126129                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13432.642218                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13432.642218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13432.642218                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13432.642218                       # average overall mshr miss latency
system.cpu0.icache.replacements              26735110                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    182518486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      182518486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29447793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29447793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 409539974996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 409539974996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    211966279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    211966279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138927                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138927                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13907.323207                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13907.323207                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2712649                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2712649                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26735144                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26735144                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 359123623997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 359123623997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.126129                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.126129                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13432.642218                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13432.642218                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999954                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          209253463                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26735110                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.826916                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999954                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        450667700                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       450667700                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    417454833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       417454833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    417454833                       # number of overall hits
system.cpu0.dcache.overall_hits::total      417454833                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49383157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49383157                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49383157                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49383157                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1300348004937                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1300348004937                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1300348004937                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1300348004937                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    466837990                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    466837990                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    466837990                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    466837990                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105782                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26331.811977                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26331.811977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26331.811977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26331.811977                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6743129                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       482851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           143988                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4603                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.831187                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.899196                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35855834                       # number of writebacks
system.cpu0.dcache.writebacks::total         35855834                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14277395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14277395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14277395                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14277395                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35105762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35105762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35105762                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35105762                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 623675639378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 623675639378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 623675639378                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 623675639378                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075199                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075199                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075199                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075199                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17765.620338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17765.620338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17765.620338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17765.620338                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35855834                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    301030273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      301030273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38658390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38658390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 829045955500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 829045955500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    339688663                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    339688663                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21445.434109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21445.434109                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8225741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8225741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30432649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30432649                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 457351946000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 457351946000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089590                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089590                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15028.331776                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15028.331776                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116424560                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116424560                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10724767                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10724767                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 471302049437                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 471302049437                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127149327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127149327                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43945.201741                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43945.201741                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6051654                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6051654                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4673113                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4673113                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 166323693378                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 166323693378                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35591.626690                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35591.626690                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1755                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1420                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     93990500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     93990500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447244                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 66190.492958                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66190.492958                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1404                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1404                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005039                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005039                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2975                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       637500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       637500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048593                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3194.078947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3194.078947                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051800                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051800                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759678                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759678                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64836117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64836117000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85346.840372                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85346.840372                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759678                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759678                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64076439000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64076439000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419369                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419369                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84346.840372                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84346.840372                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987883                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          454376344                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35865128                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.669029                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987883                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        973176702                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       973176702                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26398084                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33523884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              289808                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60228789                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26398084                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33523884                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17013                       # number of overall hits
system.l2.overall_hits::.cpu1.data             289808                       # number of overall hits
system.l2.overall_hits::total                60228789                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            337059                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2330913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1495258                       # number of demand (read+write) misses
system.l2.demand_misses::total                4165981                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           337059                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2330913                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2751                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1495258                       # number of overall misses
system.l2.overall_misses::total               4165981                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  28688609999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 240418147552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    254643493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 164035684215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     433397085259                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  28688609999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 240418147552                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    254643493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 164035684215                       # number of overall miss cycles
system.l2.overall_miss_latency::total    433397085259                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26735143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35854797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1785066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64394770                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26735143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35854797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1785066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64394770                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.139192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.837649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.139192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.837649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85114.505173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103143.338062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92563.974191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109703.933512                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104032.420037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85114.505173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103143.338062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92563.974191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109703.933512                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104032.420037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             732032                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     22805                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.099627                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9677559                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2843774                       # number of writebacks
system.l2.writebacks::total                   2843774                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         175942                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          82000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              258135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        175942                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         82000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             258135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       336918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2154971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1413258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3907846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       336918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2154971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1413258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10184328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14092174                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25310929499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 204307153581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    225138493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141658965956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371502187529                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25310929499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 204307153581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    225138493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141658965956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 926445656718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1297947844247                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.136561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.136561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218840                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75124.895372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94807.379580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83415.521675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100235.743195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95065.718436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75124.895372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94807.379580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83415.521675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100235.743195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90967.774871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92104.159674                       # average overall mshr miss latency
system.l2.replacements                       18790439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8662067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8662067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8662067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8662067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55568133                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55568133                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55568133                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55568133                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10184328                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10184328                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 926445656718                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 926445656718                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90967.774871                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90967.774871                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.908163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2028.089888                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2005.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1783500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1803000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.908163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20039.325843                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3913390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           124131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4037521                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1509210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1112391                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2621601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151190528408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 116665016053                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  267855544461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5422600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1236522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6659122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.278319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.393686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100178.589068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104877.705818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102172.506213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        84273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        39020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           123293                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1424937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1073371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2498308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 128973268582                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101377569137                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 230350837719                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.262777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.868057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90511.558463                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94447.836896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92202.737901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26398084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26415097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       337059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           339810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  28688609999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    254643493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  28943253492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26735143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26754907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.139192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85114.505173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92563.974191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85174.813843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           193                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       336918                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       339617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25310929499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    225138493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25536067992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.136561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75124.895372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83415.521675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75190.782534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29610494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       165677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29776171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       821703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       382867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1204570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89227619144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47370668162                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136598287306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30432197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30980741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.697970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108588.649602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123726.171652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113400.040932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        91669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        42980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       134649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       730034                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       339887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1069921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75333884999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40281396819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 115615281818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.619617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103192.296522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118514.085031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108059.643486                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           85                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                94                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          576                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          112                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             688                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15792475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1859483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17651958                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          661                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.871407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.925620                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879795                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27417.491319                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16602.526786                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25656.915698                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          225                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          253                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          435                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7042483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1721493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8763976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.531014                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.694215                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.556266                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20064.054131                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20493.964286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20147.071264                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999923                       # Cycle average of tags in use
system.l2.tags.total_refs                   138392848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18790786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.364931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.638933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.793396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.223739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.495289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.844192                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.431858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.356940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1047797802                       # Number of tag accesses
system.l2.tags.data_accesses               1047797802                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21562880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     138162816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        172736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90532096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    641434688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          891865216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21562880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       172736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21735616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182001536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182001536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         336920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2158794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1414564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10022417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13935394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2843774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2843774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19970625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        127960541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           159981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83846988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    594069605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826007740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19970625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       159981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20130606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168562104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168562104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168562104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19970625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       127960541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          159981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83846988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    594069605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            994569844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2729790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    336920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2026502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1387712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10012367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008550046500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23581519                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2570156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13935395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2843774                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13935395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2843774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 169195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                113984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            676220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            684223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            789110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1568396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            967266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1299394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            827679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            831439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            923710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            838865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           798376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           714449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           765346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           686498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           687946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           707283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            137010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            203522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            219430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 561980329565                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68831000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            820096579565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40823.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59573.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11366201                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1619443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13935395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2843774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2209318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2117945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1572875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1227127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  855545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  814225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  781788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  739389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  629900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  420397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 403156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 853074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 406294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 211237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 178693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 150873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 119562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  66808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 146965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 158809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 168326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 174077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 185182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3510305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    300.753919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.269334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.199077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1071576     30.53%     30.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1112494     31.69%     62.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       273642      7.80%     70.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       237352      6.76%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       251929      7.18%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       121411      3.46%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        51283      1.46%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36892      1.05%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       353726     10.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3510305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.007560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.947849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    782.151270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       167863    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167864                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.788449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148068     88.21%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3031      1.81%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12086      7.20%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3066      1.83%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              954      0.57%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              394      0.23%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              163      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167864                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              881036800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10828480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174704640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               891865280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182001536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       815.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1079729842000                       # Total gap between requests
system.mem_ctrls.avgGap                      64349.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21562880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129696128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       172736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     88813568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    640791488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174704640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19970624.985608667135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120119053.409076154232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159980.757557158358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82255360.144927516580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 593473900.555869936943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161804028.436172157526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       336920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2158794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1414564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10022418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2843774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11427447729                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116093155011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    112128360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  83094481635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 609369366830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25913805883703                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33917.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53776.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41544.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58742.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60800.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9112470.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12074596800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6417781425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43714457220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7239941640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85232743440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     226000771740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     224299824960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       604980117225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.306928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 580391915647                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36054460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 463283478353                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12989059440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6903826050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54576210780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7009405560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85232743440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     377735780070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      96522975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       640970001180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.639232                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 246837250640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36054460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 796838143360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10351368402.298851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48076556337.391907                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        87500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 359408860500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   179160803000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 900569051000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9246481                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9246481                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9246481                       # number of overall hits
system.cpu1.icache.overall_hits::total        9246481                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22672                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22672                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22672                       # number of overall misses
system.cpu1.icache.overall_misses::total        22672                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    574905999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    574905999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    574905999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    574905999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9269153                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9269153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9269153                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9269153                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002446                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002446                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002446                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002446                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25357.533477                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25357.533477                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25357.533477                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25357.533477                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          344                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          172                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19732                       # number of writebacks
system.cpu1.icache.writebacks::total            19732                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2908                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2908                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2908                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2908                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19764                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19764                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19764                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19764                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    479822000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    479822000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    479822000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    479822000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002132                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002132                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002132                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002132                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24277.575390                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24277.575390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24277.575390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24277.575390                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19732                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9246481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9246481                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22672                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    574905999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    574905999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9269153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9269153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002446                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002446                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25357.533477                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25357.533477                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2908                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2908                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19764                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19764                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    479822000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    479822000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002132                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002132                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24277.575390                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24277.575390                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201474                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8899853                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19732                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           451.036540                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365720500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201474                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18558070                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18558070                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16185530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16185530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16185530                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16185530                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4044412                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4044412                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4044412                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4044412                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 440286336939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 440286336939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 440286336939                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 440286336939                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20229942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20229942                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20229942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20229942                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199922                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199922                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108862.879682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108862.879682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108862.879682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108862.879682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1330631                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       344120                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23642                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2627                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.282506                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   130.993529                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1784934                       # number of writebacks
system.cpu1.dcache.writebacks::total          1784934                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2957440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2957440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2957440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2957440                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1086972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1086972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1086972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1086972                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 108746052407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 108746052407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 108746052407                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 108746052407                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053731                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053731                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053731                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053731                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100044.943574                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100044.943574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100044.943574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100044.943574                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1784934                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14465442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14465442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2450199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2450199                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 246703084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 246703084000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16915641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16915641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144848                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144848                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100686.958080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100686.958080                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1901129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1901129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50477283000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50477283000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032459                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032459                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91932.327390                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91932.327390                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1720088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1720088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1594213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1594213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 193583252939                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 193583252939                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314301                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314301                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.481010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.481010                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121428.725609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121428.725609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1056311                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1056311                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       537902                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       537902                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  58268769407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  58268769407                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162297                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162297                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108325.995083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108325.995083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          182                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5451000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.397380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.397380                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29950.549451                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29950.549451                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013100                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       985500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.328798                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.328798                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6796.551724                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6796.551724                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       841500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.328798                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.328798                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5803.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5803.448276                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103336                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103336                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707862                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62970542000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62970542000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390825                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390825                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88958.782927                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88958.782927                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707862                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62262680000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62262680000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390825                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87958.782927                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87958.782927                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.070275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19083013                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1794709                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.632929                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365732000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.070275                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45878815                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45878815                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1079729854000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57736586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11505841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55733535                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15946665                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17270094                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             400                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            696                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6677434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6677434                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26754907                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30981680                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          782                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80205395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107576997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5365120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             193206772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3422096128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4589480256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2527744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228479872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8242584000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36080370                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183233920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100480381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               95195459     94.74%     94.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5230946      5.21%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  53976      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100480381                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128809020790                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53800205683                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40112729425                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2692638938                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29691409                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4635514814500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55781                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704420                       # Number of bytes of host memory used
host_op_rate                                    55842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66304.23                       # Real time elapsed on the host
host_tick_rate                               53628326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698549292                       # Number of instructions simulated
sim_ops                                    3702577287                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.555785                       # Number of seconds simulated
sim_ticks                                3555784960500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.280818                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213612636                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221864168                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12864382                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248291046                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330863                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         343969                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13106                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249311534                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10112                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201336                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12850441                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171959318                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38790717                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         611302                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      231615477                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295441152                       # Number of instructions committed
system.cpu0.commit.committedOps            1295642656                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   7059092302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183542                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.019459                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6726318959     95.29%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    131016301      1.86%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26243584      0.37%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9147182      0.13%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8369737      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7247733      0.10%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     79052331      1.12%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32905758      0.47%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38790717      0.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   7059092302                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426221251                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              683482                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076177723                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353868570                       # Number of loads committed
system.cpu0.commit.membars                     399361                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400372      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671189624     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169419158     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37210583      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12415152      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12415539      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197101060     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715690      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156968846     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25413330      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295642656                       # Class of committed instruction
system.cpu0.commit.refs                     380198926                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295441152                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295642656                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.489158                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.489158                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6601463884                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13971                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184140236                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1643325246                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92059413                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                280599147                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13738067                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21553                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108597248                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249311534                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48365483                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   7029192131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               392465                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          248                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1891960481                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27504016                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.035061                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53513265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213943499                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.266066                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7096457759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.266648                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.793545                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5920692557     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890958206     12.55%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41791307      0.59%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177616064      2.50%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9771165      0.14%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  732012      0.01%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42164449      0.59%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12718331      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13668      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7096457759                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457721298                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410087934                       # number of floating regfile writes
system.cpu0.idleCycles                       14422867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13563091                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188780838                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.344078                       # Inst execution rate
system.cpu0.iew.exec_refs                  1470780891                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26809199                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3175640135                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416136783                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            292905                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10832461                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31090739                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1524099022                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1443971692                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11636257                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2446696409                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              23389360                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1930093413                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13738067                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1979811777                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105786799                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          397542                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1018640                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62268213                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4760383                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1018640                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4036251                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9526840                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1178079199                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369520609                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827124                       # average fanout of values written-back
system.cpu0.iew.wb_producers                974417955                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.192595                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371637945                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2559354077                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746393253                       # number of integer regfile writes
system.cpu0.ipc                              0.182177                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.182177                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           403281      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731895503     29.77%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13712      0.00%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171431554      6.97%     36.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1009      0.00%     36.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41330296      1.68%     38.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12967505      0.53%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12795166      0.52%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           885187689     36.01%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             727083      0.03%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      563283962     22.91%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25916258      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2458332665                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              970383741                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1811270777                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435773639                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         588204259                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  340829414                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.138643                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10935125      3.21%      3.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7284      0.00%      3.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                67017      0.02%      3.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               61808      0.02%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             62259683     18.27%     21.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               45289      0.01%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             199604161     58.56%     80.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9786      0.00%     80.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         67839260     19.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1828375057                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10549796224                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933746970                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1165368403                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1523246718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2458332665                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             852304                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      228456369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7114497                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        241002                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    216660761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7096457759                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.346417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.106755                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6222299238     87.68%     87.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298854849      4.21%     91.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143130325      2.02%     93.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           89853166      1.27%     95.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          193557069      2.73%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          102213459      1.44%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           21572698      0.30%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10889731      0.15%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14087224      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7096457759                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.345714                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16851126                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10806793                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416136783                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31090739                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459476819                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243839075                       # number of misc regfile writes
system.cpu0.numCycles                      7110880626                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      689416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5420751009                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097602040                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             308604131                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139432804                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1027207235                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8575648                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2245778864                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577819519                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1340113587                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                316070286                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2438052                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13738067                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1205981079                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               242511552                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572709488                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1673069376                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        484514                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11169                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                695112511                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11167                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8547489219                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3091924832                       # The number of ROB writes
system.cpu0.timesIdled                         159872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2909                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.010672                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              214081504                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           235226813                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12835407                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        248489424                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            301390                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         305656                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4266                       # Number of indirect misses.
system.cpu1.branchPred.lookups              249420986                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3389                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198443                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12828210                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172182403                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38551195                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         606106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      231219190                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297317167                       # Number of instructions committed
system.cpu1.commit.committedOps            1297518252                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   7055968350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183889                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.021066                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6723793495     95.29%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    130218912      1.85%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     26101687      0.37%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9019307      0.13%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8373878      0.12%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7208289      0.10%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     78819581      1.12%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33882006      0.48%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38551195      0.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   7055968350                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426869876                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619117                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077854612                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354583047                       # Number of loads committed
system.cpu1.commit.membars                     398012                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398012      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672561678     51.83%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169858618     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37058656      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12340048      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12340048      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197224072     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        462966      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157557418     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25337488      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297518252                       # Class of committed instruction
system.cpu1.commit.refs                     380581944                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297317167                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297518252                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.470195                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.470195                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6599965959                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184640241                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1644844600                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89273673                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                281693076                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13709947                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13957                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            108626246                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  249420986                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 48007569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   7029126819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               371297                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1893105674                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27434288                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035147                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50424938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214382894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.266763                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7093268901                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.266930                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.793109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5915763030     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               892564170     12.58%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41613405      0.59%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178255667      2.51%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9742009      0.14%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  727191      0.01%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41981247      0.59%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12618877      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3305      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7093268901                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                458096723                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410772609                       # number of floating regfile writes
system.cpu1.idleCycles                        3308900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13558365                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188949608                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.344509                       # Inst execution rate
system.cpu1.iew.exec_refs                  1467624391                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26473444                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3179355971                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416757441                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            288565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10986980                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30735462                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1525582697                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1441150947                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11579161                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2444831374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              23613516                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1924402057                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13709947                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1974419248                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105509947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386586                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1012939                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62174394                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4736565                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1012939                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4015607                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9542758                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1179204112                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1371103388                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827857                       # average fanout of values written-back
system.cpu1.iew.wb_producers                976212750                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193206                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373224542                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2557982104                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747426822                       # number of integer regfile writes
system.cpu1.ipc                              0.182809                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.182809                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400259      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733069665     29.84%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171857115      7.00%     36.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41163976      1.68%     38.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12884480      0.52%     39.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12718202      0.52%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           883042897     35.95%     76.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469536      0.02%     76.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      562586642     22.90%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25838512      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2456410535                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              969588786                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1809804535                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436378884                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         588568538                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  340059210                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.138437                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11010349      3.24%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7205      0.00%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                65936      0.02%      3.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               60593      0.02%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             62285267     18.32%     21.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               44640      0.01%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             198886548     58.49%     80.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   54      0.00%     80.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         67698612     19.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1826480700                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10543442925                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934724504                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1166090290                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1524737177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2456410535                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             845520                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      228064445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7098279                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        239414                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    216523489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7093268901                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.346302                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.106488                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6219134761     87.68%     87.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          299289568      4.22%     91.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143303193      2.02%     93.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           90042179      1.27%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          193033289      2.72%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          101793639      1.44%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           21576064      0.30%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10939355      0.15%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14156853      0.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7093268901                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.346140                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16720248                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10714282                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416757441                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30735462                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459919647                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243974970                       # number of misc regfile writes
system.cpu1.numCycles                      7096577801                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14881968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5418881570                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099551821                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             308002939                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136620743                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1027715179                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8592418                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2248231965                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1579388466                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1341846671                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                317210942                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2462744                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13709947                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1206452682                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               242294850                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        573112457                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1675119508                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        393017                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11428                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                695061710                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11426                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8546099347                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3094817824                       # The number of ROB writes
system.cpu1.timesIdled                          34029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        293065139                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             43010282                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           353497483                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           11927366                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15369594                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    480080096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     954985571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10292063                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4902973                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252773738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    227187454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505510393                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      232090427                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          478125900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5224988                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2572                       # Transaction distribution
system.membus.trans_dist::CleanEvict        469682541                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           283639                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5174                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1660758                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1656759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     478125899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1434768230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1434768230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  31040654016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             31040654016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           223956                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         480075470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               480075470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           480075470                       # Request fanout histogram
system.membus.respLayer1.occupancy       2458522355979                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             69.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1122168090769                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1174                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          587                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    587736.797274                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   724463.440483                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          587    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      5678000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            587                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3555439959000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    345001500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48202239                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48202239                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48202239                       # number of overall hits
system.cpu0.icache.overall_hits::total       48202239                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163238                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163238                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163238                       # number of overall misses
system.cpu0.icache.overall_misses::total       163238                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10891701495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10891701495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10891701495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10891701495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48365477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48365477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48365477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48365477                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003375                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66722.831050                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66722.831050                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66722.831050                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66722.831050                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4631                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               88                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.625000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150873                       # number of writebacks
system.cpu0.icache.writebacks::total           150873                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12365                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12365                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12365                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12365                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150873                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150873                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150873                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150873                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10108786998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10108786998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10108786998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10108786998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003119                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003119                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67001.961902                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67001.961902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67001.961902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67001.961902                       # average overall mshr miss latency
system.cpu0.icache.replacements                150873                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48202239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48202239                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10891701495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10891701495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48365477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48365477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66722.831050                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66722.831050                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12365                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12365                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150873                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150873                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10108786998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10108786998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67001.961902                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67001.961902                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48353278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150906                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           320.419851                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96881828                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96881828                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    183553148                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       183553148                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    183553148                       # number of overall hits
system.cpu0.dcache.overall_hits::total      183553148                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    220734557                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     220734557                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    220734557                       # number of overall misses
system.cpu0.dcache.overall_misses::total    220734557                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19787154817237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19787154817237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19787154817237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19787154817237                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404287705                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404287705                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404287705                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404287705                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.545984                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.545984                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.545984                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.545984                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89642.306516                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89642.306516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89642.306516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89642.306516                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5437070942                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       963756                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107035227                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15007                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.797024                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.220430                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126067629                       # number of writebacks
system.cpu0.dcache.writebacks::total        126067629                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     94501967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     94501967                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     94501967                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     94501967                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126232590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126232590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126232590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126232590                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12650930815226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12650930815226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12650930815226                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12650930815226                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312235                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312235                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312235                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312235                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100219.212925                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100219.212925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100219.212925                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100219.212925                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126067525                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    164504805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      164504805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    213660565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    213660565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 19340304012500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19340304012500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378165370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378165370                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.564992                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.564992                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90518.828369                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90518.828369                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     89048369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     89048369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124612196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124612196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12543978573000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12543978573000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100664.132209                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100664.132209                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19048343                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19048343                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7073992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7073992                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 446850804737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 446850804737                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26122335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26122335                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.270802                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.270802                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63168.124128                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63168.124128                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5453598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5453598                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1620394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1620394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 106952242226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 106952242226                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062031                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66003.849820                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66003.849820                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1736                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71075500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71075500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242086                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40942.108295                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40942.108295                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1649                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           87                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1014000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1014000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012132                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012132                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11655.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11655.172414                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4290                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4290                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2361                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2361                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11648000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11648000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6651                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.354984                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.354984                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4933.502753                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4933.502753                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2361                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2361                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9287000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.354984                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.354984                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3933.502753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3933.502753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5198                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5198                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196138                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196138                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4873082000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4873082000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201336                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201336                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974182                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24845.170237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24845.170237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196138                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196138                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4676944000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4676944000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974182                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23845.170237                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23845.170237                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.979475                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          310086232                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126303333                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.455091                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.979475                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935309027                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935309027                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40489                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12684213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7945                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12788393                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25521040                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40489                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12684213                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7945                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12788393                       # number of overall hits
system.l2.overall_hits::total                25521040                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113383916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113155404                       # number of demand (read+write) misses
system.l2.demand_misses::total              226676983                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110385                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113383916                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27278                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113155404                       # number of overall misses
system.l2.overall_misses::total             226676983                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9430093849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 12256680808799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2392502972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 12229224753947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     24497728159567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9430093849                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 12256680808799                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2392502972                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 12229224753947                       # number of overall miss cycles
system.l2.overall_miss_latency::total    24497728159567                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126068129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125943797                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252198023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126068129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125943797                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252198023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.731637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.899386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.774437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.898460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898806                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.731637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.899386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.774437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.898460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898806                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85429.123966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108098.937144                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87708.152064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108074.597603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108073.293703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85429.123966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108098.937144                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87708.152064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108074.597603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108073.293703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           31495999                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1363616                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.097411                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 264544804                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5224971                       # number of writebacks
system.l2.writebacks::total                   5224971                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7206005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7324655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            14532057                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7206005                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7324655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           14532057                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    106177911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    105830749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         212144926                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    106177911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    105830749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    273531837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        485676763                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8279701357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10715831151538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2107405975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10683730608068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21409948866938                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8279701357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10715831151538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2107405975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10683730608068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 24310488884194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 45720437751132                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.724611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.842226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.764870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.841184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.724611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.842226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.764870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.925775                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75734.748292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100923.356380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78223.004900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100951.100781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100921.333687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75734.748292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100923.356380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78223.004900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100951.100781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88876.268119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94137.585395                       # average overall mshr miss latency
system.l2.replacements                      700818429                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6710881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6710881                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           17                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             17                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6710898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6710898                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           17                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           17                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235574085                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235574085                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2572                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2572                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235576657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235576657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2572                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2572                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    273531837                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      273531837                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 24310488884194                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 24310488884194                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88876.268119                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88876.268119                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8778                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9005                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17783                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         35812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         33253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              69065                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    258317500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    263008000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    521325500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        44590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        42258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86848                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.803140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.786904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.795240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7213.154808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7909.301416                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7548.331282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2935                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2996                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5931                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        32877                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        30257                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         63134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    781372170                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    727861660                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1509233830                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.737318                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.716006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.726948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23766.528880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24055.975807                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23905.246460                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              182                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       362000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1473000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1835000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.975207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.973262                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5656.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12483.050847                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10082.417582                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          101                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          163                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1293000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2656000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3949000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.834711                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.871658                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20854.838710                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 26297.029703                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24226.993865                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           518207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           504543                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1022750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1080243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1068717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2148960                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  98079301315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  97454816734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  195534118049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1598450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1573260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3171710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.675807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.679301                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90793.739293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91188.609084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90990.115241                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       249505                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       245532                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           495037                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       830738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       823185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1653923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74174341614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73592279752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 147766621366                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.519715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.523235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.521461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89287.286261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89399.442108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89343.108093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40489                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9430093849                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2392502972                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11822596821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186097                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.731637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.774437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.739738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85429.123966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87708.152064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85880.714651                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1060                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          337                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1397                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       136266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8279701357                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2107405975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10387107332                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.724611                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.764870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.732231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75734.748292                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78223.004900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76226.698751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12166006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12283850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24449856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112303673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112086687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       224390360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 12158601507484                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 12131769937213                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 24290371444697                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124469679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124370537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248840216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.902257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.901232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.901745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108265.394913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108235.601051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108250.512387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6956500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7079123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     14035623                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    105347173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    105007564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    210354737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10641656809924                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10610138328316                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 21251795138240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.846368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.844312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101015.115137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101041.657612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101028.364948                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        34999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        34999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        34999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        34999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   747612840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 700818494                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.066771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.128857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.946486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.998597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.919863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.502013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.030414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.436248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4657436558                       # Number of tag accesses
system.l2.tags.data_accesses               4657436558                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6996800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6800180800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1724288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6778397824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  17118790464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        30706090176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6996800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1724288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8721088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334399232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334399232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      106252825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      105912466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    267481101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           479782659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5224988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5224988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1967723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1912427460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           484925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1906301393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4814349196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8635530696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1967723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       484925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2452648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94043716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94043716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94043716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1967723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1912427460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          484925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1906301393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4814349196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8729574413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3357757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 105271508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 104931532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 267116613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003293787750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       209610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       209610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           654383507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3171457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   479782658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5227560                       # Number of write requests accepted
system.mem_ctrls.readBursts                 479782658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5227560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2326738                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1869803                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          22729438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          19714831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          19059323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          16285421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          17125219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15594953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          14688585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          39027487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          49906069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          51704305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         39272289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         45529422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         42480973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         31801149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         27661166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         24875290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            170457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            206031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            249899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            258087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            261817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            235029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           270458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           211167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           170179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170912                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 19507193290499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2387279600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            28459491790499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40856.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59606.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                410841037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3078268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             479782658                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5227560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3879136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8131331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15322235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                27536198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                43614559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                55255763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                52470532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                45958428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                42171900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                40235896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               40350065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               43488399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               27439454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               12728688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8992460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5804622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2919364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 964617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 146143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 111808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 115056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 116625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 120570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 122520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 121284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 121270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 121765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 122248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 122685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  37184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  67653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  85974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  93512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  95503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  95688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  95291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  94753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  94223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  93902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  93551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  92960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  92352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  91879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  91335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  95824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     66894384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.009879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.166017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.137464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5109090      7.64%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     21065117     31.49%     39.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      8659099     12.94%     52.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6590457      9.85%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3834959      5.73%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2623256      3.92%     71.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2252387      3.37%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2302717      3.44%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     14457302     21.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     66894384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       209610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2277.830151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    543.162978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5033.658546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       164090     78.28%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        15173      7.24%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         7350      3.51%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4547      2.17%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3540      1.69%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3208      1.53%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2779      1.33%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2282      1.09%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1792      0.85%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1042      0.50%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          794      0.38%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          715      0.34%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          537      0.26%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          476      0.23%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          235      0.11%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          219      0.10%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          195      0.09%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          185      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           98      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          169      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           98      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           56      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           23      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        209610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       209610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.209804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207442     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              830      0.40%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1023      0.49%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              207      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        209610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            30557178880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               148911232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               214896960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             30706090112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334563840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8593.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8635.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3555784840000                       # Total gap between requests
system.mem_ctrls.avgGap                       7331.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6996800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6737376512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1724288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6715618048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  17095463232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    214896960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1967723.042232603999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1894764893.502619981766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 484924.712589351169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1888645720.312534570694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4807788834.788284301758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60435870.669125631452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    106252825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    105912466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    267481100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5227560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3747379152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6294987492556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    986862457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6277180924954                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15882589131380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 90988696637433                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34277.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59245.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36629.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59267.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59378.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17405576.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         302609607720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         160840828500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2236466933820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8901180540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     280690722000.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1613461130340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6717314880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4609687717800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1296.391027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4242015321                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 118735500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3432807445179                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         175016265480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          93023358780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1172568334980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8626352760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     280690722000.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1599228849930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18702393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3347856277050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        941.523831                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34634157805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 118735500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3402415302695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2222                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6741560.701439                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8164053.695592                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1112    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     59605500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1112                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3548288345000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7496615500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47969623                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47969623                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47969623                       # number of overall hits
system.cpu1.icache.overall_hits::total       47969623                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37946                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37946                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37946                       # number of overall misses
system.cpu1.icache.overall_misses::total        37946                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2724375500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2724375500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2724375500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2724375500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     48007569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     48007569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     48007569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     48007569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000790                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000790                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000790                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000790                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71796.118168                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71796.118168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71796.118168                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71796.118168                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35223                       # number of writebacks
system.cpu1.icache.writebacks::total            35223                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2723                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2723                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35223                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35223                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35223                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35223                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2536666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2536666500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2536666500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2536666500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000734                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000734                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000734                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000734                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72017.332425                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72017.332425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72017.332425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72017.332425                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35223                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47969623                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47969623                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37946                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37946                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2724375500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2724375500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     48007569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     48007569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000790                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000790                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71796.118168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71796.118168                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35223                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35223                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2536666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2536666500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000734                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000734                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72017.332425                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72017.332425                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48371238                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35255                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1372.039087                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96050361                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96050361                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    182663563                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       182663563                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    182663563                       # number of overall hits
system.cpu1.dcache.overall_hits::total      182663563                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    221954161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     221954161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    221954161                       # number of overall misses
system.cpu1.dcache.overall_misses::total    221954161                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19855286620447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19855286620447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19855286620447                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19855286620447                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404617724                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404617724                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404617724                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404617724                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.548553                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.548553                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.548553                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.548553                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89456.699217                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89456.699217                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89456.699217                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89456.699217                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5420102146                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       919397                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106762590                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14892                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.767803                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.737644                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125933891                       # number of writebacks
system.cpu1.dcache.writebacks::total        125933891                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     95846660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     95846660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     95846660                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     95846660                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126107501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126107501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126107501                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126107501                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12624111827435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12624111827435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12624111827435                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12624111827435                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311671                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311671                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311671                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311671                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100105.955057                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100105.955057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100105.955057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100105.955057                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125933813                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    163963937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      163963937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    214860737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    214860737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 19404311125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 19404311125500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378824674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378824674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.567177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.567177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90311.107541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90311.107541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     90343053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     90343053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124517684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124517684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12518206516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12518206516000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100533.563698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100533.563698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18699626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18699626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7093424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7093424                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 450975494947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 450975494947                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25793050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25793050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63576.559775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63576.559775                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5503607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5503607                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1589817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1589817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 105905311435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 105905311435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66614.781094                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66614.781094                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6767                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6767                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1582                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     76121000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     76121000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.189484                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.189484                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48116.940582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48116.940582                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1402                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1402                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          180                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          180                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2293000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.021559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.021559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12738.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12738.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2832                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2832                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.389975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.389975                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5515.889831                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5515.889831                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2827                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2827                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12795000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12795000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.389287                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.389287                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4525.999293                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4525.999293                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194593                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194593                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4855160500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4855160500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198443                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198443                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24950.334801                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24950.334801                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194593                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194593                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4660567500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4660567500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23950.334801                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23950.334801                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.967580                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          309069734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126177393                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.449486                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.967580                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935840921                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935840921                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3555784960500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249317498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11935869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245476310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       695593828                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        405534217                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             165                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          301805                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5187                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         306992                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3349445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3349445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186097                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249131401                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       452621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378636901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       105669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378251178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757446369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19311808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16136682368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4508544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16120162624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32280665344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1107042059                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364419648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1359499642                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182188                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.395232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1116717765     82.14%     82.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1              237878902     17.50%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4902975      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1359499642                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505117980660                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189754827686                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226701218                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189567064708                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52962244                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           247606                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
