// Seed: 381083558
program module_0 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    output wand id_4,
    input wand id_5,
    input uwire id_6,
    output wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    output tri1 id_12,
    output tri id_13,
    output uwire id_14
);
  wire id_16;
  assign id_11 = 1;
  assign id_4 = id_0;
  assign id_13 = id_6;
  assign module_1.id_0 = 0;
  assign id_8 = id_9;
  assign id_1 = id_6;
endprogram
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3
    , id_38,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13
    , id_39,
    input tri id_14,
    input uwire id_15,
    output wand id_16,
    output tri0 id_17,
    output wire id_18,
    output wand id_19,
    input wire id_20,
    output tri0 id_21,
    output tri0 id_22,
    output supply0 id_23,
    input uwire id_24,
    input wire id_25,
    output wor id_26,
    output supply1 id_27,
    output wor id_28,
    input tri1 id_29,
    input tri1 id_30,
    output supply0 id_31,
    input tri1 id_32,
    input wor id_33,
    input supply0 id_34,
    input tri0 id_35,
    input supply0 id_36
);
  always disable id_40;
  always @(posedge id_40)
    if (1) id_10 = 1'b0;
    else assert (id_0);
  module_0 modCall_1 (
      id_34,
      id_13,
      id_35,
      id_35,
      id_2,
      id_15,
      id_34,
      id_21,
      id_17,
      id_30,
      id_28,
      id_31,
      id_23,
      id_26,
      id_10
  );
endmodule
