{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633401372136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633401372138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 23:36:11 2021 " "Processing started: Mon Oct 04 23:36:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633401372138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633401372138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633401372138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633401376265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633401376265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 23:36:15 2021 " "Processing started: Mon Oct 04 23:36:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633401376265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633401376265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633401376265 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1633401376266 ""}
{ "Info" "0" "" "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1633401376831 ""}
{ "Warning" "0" "" "Warning: File AD7864Drv_run_msim_rtl_verilog.do already exists - backing up current file as AD7864Drv_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File AD7864Drv_run_msim_rtl_verilog.do already exists - backing up current file as AD7864Drv_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1633401376859 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" {  } { { "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" "0" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1633401376942 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1633401376944 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1633401376945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4474 " "Peak virtual memory: 4474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633401376948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 23:36:16 2021 " "Processing ended: Mon Oct 04 23:36:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633401376948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633401376948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633401376948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633401376948 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1633401377560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633401379199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633401379199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 23:36:18 2021 " "Processing started: Mon Oct 04 23:36:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633401379199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633401379199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633401379200 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1633401379200 ""}
{ "Warning" "0" "" "Warning: File AD7864Drv_run_msim_gate_verilog.do already exists - backing up current file as AD7864Drv_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File AD7864Drv_run_msim_gate_verilog.do already exists - backing up current file as AD7864Drv_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1633401379736 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" {  } { { "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" "0" { Text "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1633401379759 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1633401379760 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1633401379761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4470 " "Peak virtual memory: 4470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633401379765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 23:36:19 2021 " "Processing ended: Mon Oct 04 23:36:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633401379765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633401379765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633401379765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633401379765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AD7864Drv.vo D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/ simulation " "Generated file AD7864Drv.vo in folder \"D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633401380348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4511 " "Peak virtual memory: 4511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633401380593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 23:36:20 2021 " "Processing ended: Mon Oct 04 23:36:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633401380593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633401380593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633401380593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633401380593 ""}
