#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct  8 19:31:08 2025
# Process ID: 2117910
# Current directory: /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: super-test, OS: Linux, CPU Frequency: 2699.998 MHz, CPU Physical cores: 20, Host memory: 134761 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 42703
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1715.094 ; gain = 4.023 ; free physical = 12938 ; free virtual = 89479
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2118265
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.289 ; gain = 225.828 ; free physical = 11508 ; free virtual = 88050
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2138.987; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.363; parent = 2922.230; children = 965.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-2117910-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-2117910-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2990.195 ; gain = 299.734 ; free physical = 11706 ; free virtual = 88248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2138.987; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3955.332; parent = 2990.199; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.008 ; gain = 317.547 ; free physical = 11705 ; free virtual = 88248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2138.987; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3973.145; parent = 3008.012; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.008 ; gain = 317.547 ; free physical = 11704 ; free virtual = 88246
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2138.987; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3973.145; parent = 3008.012; children = 965.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.008 ; gain = 0.000 ; free physical = 11697 ; free virtual = 88239
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3092.820 ; gain = 0.000 ; free physical = 11662 ; free virtual = 88205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3092.820 ; gain = 0.000 ; free physical = 11661 ; free virtual = 88204
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3092.820 ; gain = 402.359 ; free physical = 11730 ; free virtual = 88273
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2141.588; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.957; parent = 3092.824; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3092.820 ; gain = 402.359 ; free physical = 11729 ; free virtual = 88273
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2141.588; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.957; parent = 3092.824; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3092.820 ; gain = 402.359 ; free physical = 11729 ; free virtual = 88273
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2141.588; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.957; parent = 3092.824; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3092.820 ; gain = 402.359 ; free physical = 11732 ; free virtual = 88277
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2141.588; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.957; parent = 3092.824; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3092.820 ; gain = 402.359 ; free physical = 11713 ; free virtual = 88261
Synthesis current peak Physical Memory [PSS] (MB): peak = 2469.106; parent = 2141.588; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.957; parent = 3092.824; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3543.570 ; gain = 853.109 ; free physical = 11133 ; free virtual = 87682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.775; parent = 2703.269; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4508.707; parent = 3543.574; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3544.570 ; gain = 854.109 ; free physical = 11134 ; free virtual = 87682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.135; parent = 2703.634; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4509.707; parent = 3544.574; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3563.602 ; gain = 873.141 ; free physical = 11135 ; free virtual = 87683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.689; parent = 2704.188; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4528.738; parent = 3563.605; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11158 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.812; parent = 2704.312; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11158 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.812; parent = 2704.312; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11159 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.898; parent = 2704.403; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11159 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.914; parent = 2704.419; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11159 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.914; parent = 2704.419; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11159 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.945; parent = 2704.450; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3569.539 ; gain = 879.078 ; free physical = 11159 ; free virtual = 87707
Synthesis current peak Physical Memory [PSS] (MB): peak = 2912.945; parent = 2704.450; children = 330.119
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4534.676; parent = 3569.543; children = 965.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3569.539 ; gain = 794.266 ; free physical = 11196 ; free virtual = 87745
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3569.547 ; gain = 879.078 ; free physical = 11195 ; free virtual = 87744
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3569.547 ; gain = 0.000 ; free physical = 11191 ; free virtual = 87740
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3607.195 ; gain = 0.000 ; free physical = 11244 ; free virtual = 87793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7475baa0
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3607.195 ; gain = 1830.227 ; free physical = 11450 ; free virtual = 87999
INFO: [Common 17-1381] The checkpoint '/data1/jdn/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 19:32:15 2025...
