// Seed: 2067754592
module module_0 #(
    parameter id_1 = 32'd5,
    parameter id_5 = 32'd66,
    parameter id_8 = 32'd28
) ();
  wire _id_1, id_2, id_3;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      wait (-1);
    end
  end
  wire [1 : id_1  |  1] id_4;
  wire _id_5;
  logic [1 : id_1] id_6;
  wire id_7, _id_8;
  wire [(  id_5  ? "" : -1  ) : id_8] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    _id_1
);
  output wire _id_1;
  module_0 modCall_1 ();
  logic [id_1 : -1] id_2;
  ;
endmodule
