{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 19:01:52 2017 " "Info: Processing started: Fri Dec 08 19:01:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 6-4 -c 6-4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 6-4 -c 6-4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "6-4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design 6-4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "Critical Warning: No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOAD " "Info: Pin LOAD not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { LOAD } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 152 640 816 168 "LOAD" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_EN " "Info: Pin CLK_EN not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLK_EN } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 120 640 816 136 "CLK_EN" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_CNT " "Info: Pin RST_CNT not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { RST_CNT } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 136 640 816 152 "RST_CNT" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_CNT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[31\] " "Info: Pin DOUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[31] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[30\] " "Info: Pin DOUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[30] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[29\] " "Info: Pin DOUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[29] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[28\] " "Info: Pin DOUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[28] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[27\] " "Info: Pin DOUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[27] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[26\] " "Info: Pin DOUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[26] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[25\] " "Info: Pin DOUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[25] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[24\] " "Info: Pin DOUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[24] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[23\] " "Info: Pin DOUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[23] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[22\] " "Info: Pin DOUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[22] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[21\] " "Info: Pin DOUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[21] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[20\] " "Info: Pin DOUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[20] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[19\] " "Info: Pin DOUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[19] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[18\] " "Info: Pin DOUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[18] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[17\] " "Info: Pin DOUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[17] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[16\] " "Info: Pin DOUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[16] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[15\] " "Info: Pin DOUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[15] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[14\] " "Info: Pin DOUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[14] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[13\] " "Info: Pin DOUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[13] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[12\] " "Info: Pin DOUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[12] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[11\] " "Info: Pin DOUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[11] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[10\] " "Info: Pin DOUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[10] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[9\] " "Info: Pin DOUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[9] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[8\] " "Info: Pin DOUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[8] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[7\] " "Info: Pin DOUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[7] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[6\] " "Info: Pin DOUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[6] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[5\] " "Info: Pin DOUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[5] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[4\] " "Info: Pin DOUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[4] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[3\] " "Info: Pin DOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[3] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[2\] " "Info: Pin DOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[2] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[1\] " "Info: Pin DOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[1] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOUT\[0\] " "Info: Pin DOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { DOUT[0] } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKK " "Info: Pin CLKK not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CLKK } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 96 16 184 112 "CLKK" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIN " "Info: Pin FIN not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { FIN } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIN (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node FIN (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { FIN } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTCTRL:inst\|RST_CNT  " "Info: Automatically promoted node FTCTRL:inst\|RST_CNT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RST_CNT " "Info: Destination node RST_CNT" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { RST_CNT } } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 136 640 816 152 "RST_CNT" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_CNT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTCTRL:inst|RST_CNT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 1 35 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 1 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.299 ns register register " "Info: Estimated most critical path is register to register delay of 2.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER32B:inst7\|CQI\[0\] 1 REG LAB_X25_Y26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y26; Fanout = 4; REG Node = 'COUNTER32B:inst7\|CQI\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.309 ns) 0.754 ns COUNTER32B:inst7\|Add0~2 2 COMB LAB_X26_Y26 2 " "Info: 2: + IC(0.445 ns) + CELL(0.309 ns) = 0.754 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { COUNTER32B:inst7|CQI[0] COUNTER32B:inst7|Add0~2 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.789 ns COUNTER32B:inst7\|Add0~6 3 COMB LAB_X26_Y26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.789 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~2 COUNTER32B:inst7|Add0~6 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.824 ns COUNTER32B:inst7\|Add0~10 4 COMB LAB_X26_Y26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.824 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~6 COUNTER32B:inst7|Add0~10 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.859 ns COUNTER32B:inst7\|Add0~14 5 COMB LAB_X26_Y26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.859 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~10 COUNTER32B:inst7|Add0~14 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.894 ns COUNTER32B:inst7\|Add0~18 6 COMB LAB_X26_Y26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.894 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~14 COUNTER32B:inst7|Add0~18 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.929 ns COUNTER32B:inst7\|Add0~22 7 COMB LAB_X26_Y26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.929 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~18 COUNTER32B:inst7|Add0~22 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.964 ns COUNTER32B:inst7\|Add0~26 8 COMB LAB_X26_Y26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.964 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~22 COUNTER32B:inst7|Add0~26 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.999 ns COUNTER32B:inst7\|Add0~30 9 COMB LAB_X26_Y26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 0.999 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~26 COUNTER32B:inst7|Add0~30 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 1.122 ns COUNTER32B:inst7\|Add0~34 10 COMB LAB_X26_Y26 2 " "Info: 10: + IC(0.088 ns) + CELL(0.035 ns) = 1.122 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { COUNTER32B:inst7|Add0~30 COUNTER32B:inst7|Add0~34 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.157 ns COUNTER32B:inst7\|Add0~38 11 COMB LAB_X26_Y26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.157 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~34 COUNTER32B:inst7|Add0~38 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.192 ns COUNTER32B:inst7\|Add0~42 12 COMB LAB_X26_Y26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.192 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~42'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~38 COUNTER32B:inst7|Add0~42 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.227 ns COUNTER32B:inst7\|Add0~46 13 COMB LAB_X26_Y26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.227 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~46'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~42 COUNTER32B:inst7|Add0~46 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.262 ns COUNTER32B:inst7\|Add0~50 14 COMB LAB_X26_Y26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.262 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~50'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~46 COUNTER32B:inst7|Add0~50 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.297 ns COUNTER32B:inst7\|Add0~54 15 COMB LAB_X26_Y26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.297 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~54'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~50 COUNTER32B:inst7|Add0~54 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.332 ns COUNTER32B:inst7\|Add0~58 16 COMB LAB_X26_Y26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.332 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~58'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~54 COUNTER32B:inst7|Add0~58 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.367 ns COUNTER32B:inst7\|Add0~62 17 COMB LAB_X26_Y26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.367 ns; Loc. = LAB_X26_Y26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~58 COUNTER32B:inst7|Add0~62 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.035 ns) 1.534 ns COUNTER32B:inst7\|Add0~66 18 COMB LAB_X26_Y25 2 " "Info: 18: + IC(0.132 ns) + CELL(0.035 ns) = 1.534 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.167 ns" { COUNTER32B:inst7|Add0~62 COUNTER32B:inst7|Add0~66 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.569 ns COUNTER32B:inst7\|Add0~70 19 COMB LAB_X26_Y25 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.569 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~70'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~66 COUNTER32B:inst7|Add0~70 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.604 ns COUNTER32B:inst7\|Add0~74 20 COMB LAB_X26_Y25 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.604 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~74'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~70 COUNTER32B:inst7|Add0~74 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.639 ns COUNTER32B:inst7\|Add0~78 21 COMB LAB_X26_Y25 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.639 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~78'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~74 COUNTER32B:inst7|Add0~78 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.674 ns COUNTER32B:inst7\|Add0~82 22 COMB LAB_X26_Y25 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.674 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~82'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~78 COUNTER32B:inst7|Add0~82 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.709 ns COUNTER32B:inst7\|Add0~86 23 COMB LAB_X26_Y25 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.709 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~86'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~82 COUNTER32B:inst7|Add0~86 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.744 ns COUNTER32B:inst7\|Add0~90 24 COMB LAB_X26_Y25 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.744 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~90'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~86 COUNTER32B:inst7|Add0~90 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.779 ns COUNTER32B:inst7\|Add0~94 25 COMB LAB_X26_Y25 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 1.779 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~94'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~90 COUNTER32B:inst7|Add0~94 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.088 ns) + CELL(0.035 ns) 1.902 ns COUNTER32B:inst7\|Add0~98 26 COMB LAB_X26_Y25 2 " "Info: 26: + IC(0.088 ns) + CELL(0.035 ns) = 1.902 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~98'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { COUNTER32B:inst7|Add0~94 COUNTER32B:inst7|Add0~98 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.937 ns COUNTER32B:inst7\|Add0~102 27 COMB LAB_X26_Y25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 1.937 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~102'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~98 COUNTER32B:inst7|Add0~102 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.972 ns COUNTER32B:inst7\|Add0~106 28 COMB LAB_X26_Y25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 1.972 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~106'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~102 COUNTER32B:inst7|Add0~106 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.007 ns COUNTER32B:inst7\|Add0~110 29 COMB LAB_X26_Y25 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.007 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~110'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~106 COUNTER32B:inst7|Add0~110 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.042 ns COUNTER32B:inst7\|Add0~114 30 COMB LAB_X26_Y25 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.042 ns; Loc. = LAB_X26_Y25; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~114'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~110 COUNTER32B:inst7|Add0~114 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.077 ns COUNTER32B:inst7\|Add0~118 31 COMB LAB_X26_Y25 1 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.077 ns; Loc. = LAB_X26_Y25; Fanout = 1; COMB Node = 'COUNTER32B:inst7\|Add0~118'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~114 COUNTER32B:inst7|Add0~118 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.202 ns COUNTER32B:inst7\|Add0~121 32 COMB LAB_X26_Y25 1 " "Info: 32: + IC(0.000 ns) + CELL(0.125 ns) = 2.202 ns; Loc. = LAB_X26_Y25; Fanout = 1; COMB Node = 'COUNTER32B:inst7\|Add0~121'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { COUNTER32B:inst7|Add0~118 COUNTER32B:inst7|Add0~121 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.058 ns) + CELL(0.155 ns) 2.299 ns COUNTER32B:inst7\|CQI\[31\] 33 REG LAB_X26_Y25 2 " "Info: 33: + IC(-0.058 ns) + CELL(0.155 ns) = 2.299 ns; Loc. = LAB_X26_Y25; Fanout = 2; REG Node = 'COUNTER32B:inst7\|CQI\[31\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { COUNTER32B:inst7|Add0~121 COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 69.77 % ) " "Info: Total cell delay = 1.604 ns ( 69.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.695 ns ( 30.23 % ) " "Info: Total interconnect delay = 0.695 ns ( 30.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { COUNTER32B:inst7|CQI[0] COUNTER32B:inst7|Add0~2 COUNTER32B:inst7|Add0~6 COUNTER32B:inst7|Add0~10 COUNTER32B:inst7|Add0~14 COUNTER32B:inst7|Add0~18 COUNTER32B:inst7|Add0~22 COUNTER32B:inst7|Add0~26 COUNTER32B:inst7|Add0~30 COUNTER32B:inst7|Add0~34 COUNTER32B:inst7|Add0~38 COUNTER32B:inst7|Add0~42 COUNTER32B:inst7|Add0~46 COUNTER32B:inst7|Add0~50 COUNTER32B:inst7|Add0~54 COUNTER32B:inst7|Add0~58 COUNTER32B:inst7|Add0~62 COUNTER32B:inst7|Add0~66 COUNTER32B:inst7|Add0~70 COUNTER32B:inst7|Add0~74 COUNTER32B:inst7|Add0~78 COUNTER32B:inst7|Add0~82 COUNTER32B:inst7|Add0~86 COUNTER32B:inst7|Add0~90 COUNTER32B:inst7|Add0~94 COUNTER32B:inst7|Add0~98 COUNTER32B:inst7|Add0~102 COUNTER32B:inst7|Add0~106 COUNTER32B:inst7|Add0~110 COUNTER32B:inst7|Add0~114 COUNTER32B:inst7|Add0~118 COUNTER32B:inst7|Add0~121 COUNTER32B:inst7|CQI[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOAD 0 " "Info: Pin \"LOAD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_EN 0 " "Info: Pin \"CLK_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RST_CNT 0 " "Info: Pin \"RST_CNT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[31\] 0 " "Info: Pin \"DOUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[30\] 0 " "Info: Pin \"DOUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[29\] 0 " "Info: Pin \"DOUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[28\] 0 " "Info: Pin \"DOUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[27\] 0 " "Info: Pin \"DOUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[26\] 0 " "Info: Pin \"DOUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[25\] 0 " "Info: Pin \"DOUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[24\] 0 " "Info: Pin \"DOUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[23\] 0 " "Info: Pin \"DOUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[22\] 0 " "Info: Pin \"DOUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[21\] 0 " "Info: Pin \"DOUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[20\] 0 " "Info: Pin \"DOUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[19\] 0 " "Info: Pin \"DOUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[18\] 0 " "Info: Pin \"DOUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[17\] 0 " "Info: Pin \"DOUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[16\] 0 " "Info: Pin \"DOUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[15\] 0 " "Info: Pin \"DOUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[14\] 0 " "Info: Pin \"DOUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[13\] 0 " "Info: Pin \"DOUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[12\] 0 " "Info: Pin \"DOUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[11\] 0 " "Info: Pin \"DOUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[10\] 0 " "Info: Pin \"DOUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[9\] 0 " "Info: Pin \"DOUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[8\] 0 " "Info: Pin \"DOUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[7\] 0 " "Info: Pin \"DOUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[6\] 0 " "Info: Pin \"DOUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[5\] 0 " "Info: Pin \"DOUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[4\] 0 " "Info: Pin \"DOUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[3\] 0 " "Info: Pin \"DOUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[2\] 0 " "Info: Pin \"DOUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[1\] 0 " "Info: Pin \"DOUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOUT\[0\] 0 " "Info: Pin \"DOUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 19:01:56 2017 " "Info: Processing ended: Fri Dec 08 19:01:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
