#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 26 09:35:23 2023
# Process ID: 69980
# Current directory: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47860 E:\SCHOOL\2022-2023\LETNY SEMESTER\BPC-DE1\PC\digital-electronics-1-main\labs\xx-project_UART\project_UART\uart1\uart1.xpr
# Log file: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/vivado.log
# Journal file: E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1'
INFO: [Project 1-313] Project file moved from 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.gen/sources_1', nor could it be found using path 'C:/Users/xbegan00/Documents/xbegan00/digital-electronics-1/labs/xx-project_UART/project_UART/uart1/uart1.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-50t:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.418 ; gain = 250.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
ERROR: [Synth 8-549] port width mismatch for port 'baud_sw': port width = 3, actual width = 2 [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:77]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.672 ; gain = 328.316
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.188 ; gain = 15.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'cnt': port width = 8, actual width = 3 [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:114]
ERROR: [Synth 8-690] width mismatch in assignment; target has 9 bits, source has 4 bits [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:139]
ERROR: [Synth 8-285] failed synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.188 ; gain = 15.516
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1391.867 ; gain = 8.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:89]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3934.223 ; gain = 2550.980
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3934.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:89]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3959.598 ; gain = 25.375
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3959.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:89]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3989.516 ; gain = 29.918
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:91]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3989.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:91]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3989.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3989.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 4266.141 ; gain = 276.625
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4266.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4275.176 ; gain = 9.035
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4275.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 4275.848 ; gain = 0.672
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4275.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4280.930 ; gain = 5.082
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4280.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4288.715 ; gain = 7.785
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4288.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 4297.191 ; gain = 8.477
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 4297.191 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:109]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 4297.555 ; gain = 0.363
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:133]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
ERROR: [Synth 8-97] array index 9 out of range [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:136]
ERROR: [Synth 8-97] array index 9 out of range [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:136]
ERROR: [Synth 8-285] failed synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
13 Infos, 9 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 9 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
ERROR: [Synth 8-549] port width mismatch for port 'Tx_packet': port width = 9, actual width = 16 [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:124]
ERROR: [Synth 8-285] failed synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 9 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4297.555 ; gain = 0.000
17 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4297.555 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:56]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4297.555 ; gain = 0.000
17 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4297.555 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4297.555 ; gain = 0.000
17 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4297.555 ; gain = 0.000
17 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4297.555 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
INFO: [Synth 8-638] synthesizing module 'baud' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-226] default block is never used [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'baud' (1#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/baud.vhd:27]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/clock_enable.vhd:25]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (3#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/cnt_up_down.vhd:44]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/hex_7seg.vhd:40]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 3 wide [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8digits' (5#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Transmitter' [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
	Parameter g_FRAME_WIDTH bound to: 9 - type: integer 
	Parameter g_PACKET_WIDTH bound to: 16 - type: integer 
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:71]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Transmitter' (6#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/Transmitter.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UART' (7#1) [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/sources_1/new/UART.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4297.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4297.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc:127]
Finished Parsing XDC File [E:/SCHOOL/2022-2023/LETNY SEMESTER/BPC-DE1/PC/digital-electronics-1-main/labs/xx-project_UART/project_UART/uart1/uart1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.555 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 12:48:20 2023...
