/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [2:0] _02_;
  reg [7:0] _03_;
  reg [2:0] _04_;
  wire [20:0] _05_;
  wire [40:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[49] | ~(in_data[30]);
  assign celloutsig_1_6z = celloutsig_1_1z[1] | _00_;
  assign celloutsig_0_4z = celloutsig_0_1z[0] | celloutsig_0_3z[1];
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_6z[1];
  assign celloutsig_1_4z = celloutsig_1_1z[6] | celloutsig_1_0z[10];
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] + _01_;
  reg [20:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 21'h000000;
    else _12_ <= in_data[88:68];
  assign { _05_[20:12], _01_, _05_[8:0] } = _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_1_0z[10:4], celloutsig_1_4z };
  reg [5:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 6'h00;
    else _14_ <= { celloutsig_1_2z[4:0], celloutsig_1_6z };
  assign out_data[101:96] = _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_9z[4:2];
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= celloutsig_1_2z[3:1];
  assign { _02_[2], _00_, _02_[0] } = _16_;
  assign celloutsig_1_13z = { celloutsig_1_1z[6:1], celloutsig_1_4z } / { 1'h1, _03_[5:0] };
  assign celloutsig_1_16z = { celloutsig_1_3z[7:5], _03_, _02_[2], _00_, _02_[0] } <= { celloutsig_1_7z[4:0], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z[3:0], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_14z = celloutsig_1_13z[4:2] && celloutsig_1_0z[5:3];
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_13z } < { _04_[2:1], celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_12z[0] & ~(celloutsig_0_17z);
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } * { in_data[63:62], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_3z = _05_[17:15] | _05_[4:2];
  assign celloutsig_1_11z = | in_data[149:147];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_6z } << { _05_[14:12], _01_[2], _04_, _04_ };
  assign celloutsig_0_13z = { _05_[15:14], celloutsig_0_3z } << { celloutsig_0_1z[5:4], _04_ };
  assign celloutsig_0_1z = { _05_[12], _01_, _05_[8:6] } << in_data[6:0];
  assign celloutsig_1_0z = in_data[141:131] << in_data[148:138];
  assign celloutsig_1_1z = in_data[159:153] << in_data[129:123];
  assign celloutsig_1_2z = celloutsig_1_1z[5:0] << celloutsig_1_0z[6:1];
  assign celloutsig_1_7z = { celloutsig_1_1z[5:1], celloutsig_1_6z } >> { celloutsig_1_3z[2:0], _02_[2], _00_, _02_[0] };
  assign celloutsig_0_10z = { in_data[83:74], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } >> { celloutsig_0_1z[6:1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_12z = { celloutsig_1_10z[22], celloutsig_1_6z, celloutsig_1_11z } <<< celloutsig_1_2z[5:3];
  assign celloutsig_0_2z = _05_[18:13] <<< in_data[29:24];
  assign celloutsig_1_10z = { celloutsig_1_1z[5:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } >>> { celloutsig_1_1z[4:1], celloutsig_1_0z, _02_[2], _00_, _02_[0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_8z = { celloutsig_1_3z[4:2], celloutsig_1_4z } ^ celloutsig_1_1z[3:0];
  assign celloutsig_1_15z = { in_data[157:155], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_14z } ^ { _00_, _02_[0], celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_3z = celloutsig_1_0z[9:1] ^ { celloutsig_1_2z[2:0], celloutsig_1_2z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z[0] & celloutsig_0_3z[1]) | (_05_[13] & celloutsig_0_3z[0]));
  assign celloutsig_0_22z = ~((celloutsig_0_10z[2] & celloutsig_0_8z) | (celloutsig_0_3z[0] & celloutsig_0_12z[3]));
  assign _02_[1] = _00_;
  assign _05_[11:9] = _01_;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
