{"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uartport\/dataregisterempty"]}],"metadata":{"title":"dataRegisterEmpty","symbolKind":"property","roleHeading":"Type Property","modules":[{"name":"CoreAVR"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegisterEmpty","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"extendedModule":"CoreAVR","role":"symbol","externalID":"s:7CoreAVR8UARTPortPAAE17dataRegisterEmptySbvpZ"},"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"dataRegisterEmpty","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmpty"},"kind":"symbol","abstract":[{"type":"text","text":"UDREn is Bit 5 on UCSRnA. See Section 20.11.2."}],"references":{"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/dataRegisterEmpty":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"dataRegisterEmpty","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"kind":"symbol","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmpty","abstract":[{"type":"text","text":"UDREn is Bit 5 on UCSRnA. See Section 20.11.2."}],"url":"\/documentation\/coreavr\/uartport\/dataregisterempty","title":"dataRegisterEmpty","role":"symbol"}}}