

================================================================
== Vitis HLS Report for 'lab2_z0'
================================================================
* Date:           Tue Oct 18 01:21:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab2_z0_ex
* Solution:       ex_sol5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  9.00 ns|  6.450 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  63.000 ns|  63.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |        6|        6|         2|          -|          -|     3|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    42|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    26|    -|
|Register         |        -|   -|      7|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|      7|    68|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_103_p2  |         +|   0|  0|  10|           2|           1|
    |tmp_res_fu_122_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln7_fu_97_p2  |      icmp|   0|  0|   8|           2|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  42|          21|          20|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    |i_fu_40    |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  26|          6|    3|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  3|   0|    3|          0|
    |i_fu_40           |  2|   0|    2|          0|
    |zext_ln7_reg_140  |  2|   0|   64|         62|
    +------------------+---+----+-----+-----------+
    |Total             |  7|   0|   69|         62|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab2_z0|  return value|
|in_a_address0      |  out|    2|   ap_memory|          in_a|         array|
|in_a_ce0           |  out|    1|   ap_memory|          in_a|         array|
|in_a_q0            |   in|   16|   ap_memory|          in_a|         array|
|in_b_address0      |  out|    2|   ap_memory|          in_b|         array|
|in_b_ce0           |  out|    1|   ap_memory|          in_b|         array|
|in_b_q0            |   in|   16|   ap_memory|          in_b|         array|
|res_address0       |  out|    2|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   32|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

