
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_5862d0f73161417a9ccc92d7d587582d + Eco2C1G5T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_5862d0f73161417a9ccc92d7d587582d
verilog: temp_5862d0f73161417a9ccc92d7d587582d.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_5862d0f73161417a9ccc92d7d587582d.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_5862d0f73161417a9ccc92d7d587582d



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco2C1G5T1.UCF.json in-UCF: 12
num IN-STRUCTURES in Eco2C1G5T1.UCF.json in-UCF: 12
num IN-MODELS in Eco2C1G5T1.UCF.json in-UCF: 12
num IN-PARTS in Eco2C1G5T1.UCF.json in-UCF: 12
num IN-NODES in temp_5862d0f73161417a9ccc92d7d587582d netlist: 3
['Ara_sensor', 'IPTG_sensor', 'aTc_sensor', 'Cuma_sensor', 'Van_sensor', 'OHC14_sensor', 'Sal_sensor', 'RpaR-AM2_sensor', 'OC6_in', 'OHC12_in', 'pC-HSL_in', 'DAPG_in']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco2C1G5T1.UCF.json out-UCF: 7
num OUT-STRUCTURES in Eco2C1G5T1.UCF.json out-UCF: 7
num OUT-MODELS in Eco2C1G5T1.UCF.json out-UCF: 7
num OUT-PARTS in Eco2C1G5T1.UCF.json out-UCF: 7
num OUT-NODES in temp_5862d0f73161417a9ccc92d7d587582d netlist: 2
['BFP_reporter', 'RFP_reporter', 'YFP_reporter', 'OC6_out', 'OHC12_out', 'pC-HSL_out', 'DAPG_out']
Valid output match!

GATES: 
num PARTS in Eco2C1G5T1.UCF.json UCF: 80
num STRUCTURES in Eco2C1G5T1.UCF.json UCF: 12
num MODELS in Eco2C1G5T1.UCF.json UCF: 12
num GATES in Eco2C1G5T1.UCF.json UCF: 12
num GATE USES: [12, True]
num GATES in temp_5862d0f73161417a9ccc92d7d587582d netlist: 9
['933W', 'Lambda', 'P2', 'P22', 'P2hd', 'R1t', 'TP901', 'Wphi']
['R12_P2hd', 'R13_P2', 'R14_P2', 'R15_P2', 'R17_Wphi', 'R1_Lambda', 'R2_Lambda', 'R3_P22', 'R4_TP901', 'R5_R1t', 'R8_933W', 'R9_933W']
Valid intermediate match!
Cello object deleted...

Archivo Verilog temporal eliminado: temp_5862d0f73161417a9ccc92d7d587582d.v
Archivo Verilog temporal creado: temp_a42a3469e91a42929dde06e4812615f9.v
