# Digital-Logic-Verilog

Verilog code and FPGA projects from my Digital Logic course in the CMU - CU Boulder ECE program.  
This repository contains modules, test logic, and bitstreams for lab assignments and projects.  

---

## 📂 Files Overview

- **ButtonCounter.v** – Counts button presses.  
- **ButtonIncrement.v** – Increments a value with each button press.  
- **ClockDivider100.v** – Clock divider (÷100) for timing.  
- **Debouncer.v** – Button debouncer for stable inputs.  
- **DisplayFeedback.v** – Display and feedback control.  
- **Project4.sof** – SOF bitstream for Project 4.  
- **RandomGuesser.sof** – SOF file for Random Guesser project.  
- **RandomGuesserProject.sof** – Full SOF build for Random Guesser.  
- **Reaction2.v** – Reaction timer game logic.  
- **RnG.v** – Random number generator.  
- **Rps2.v** – Rock-Paper-Scissors game logic.  
- **flag.v** – Status flag logic.  
- **hex.v** – Hex digit → 7-segment decoder.  
- **hexResults.v** – Display results in hex.  
- **led_scroller.v** – LED scrolling display.  
- **makeGuess.v** – Guessing logic for Random Guesser.  
- **seg7.v** – 7-segment display driver.  
- **README.md** – Project documentation.  

---

## 🛠️ Tools & Setup

- **Language:** Verilog HDL  
- **Target Hardware:** Intel/Altera FPGA (Quartus Prime)  
- **Bitstream Format:** `.sof` files for programming FPGA boards  

---

## 🚀 Projects Highlighted

- **Reaction Timer** – Tests reaction speed using LEDs & button inputs.  
- **Random Guesser** – User guesses a randomly generated value.  
- **Rock-Paper-Scissors** – Digital implementation of the classic game.  
- **LED Scroller** – Scrolls messages across LED matrix/display.  

---

## 📜 License

For educational purposes only.  

