TimeQuest Timing Analyzer report for radioberry-10CL016
Thu May 10 12:15:09 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_ce0'
 14. Slow 1200mV 85C Model Setup: 'spi_sck'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 18. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 19. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 20. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'spi_ce0'
 25. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 26. Slow 1200mV 85C Model Hold: 'spi_ce1'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 30. Slow 1200mV 85C Model Hold: 'spi_sck'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_ce0'
 47. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 48. Slow 1200mV 0C Model Setup: 'spi_sck'
 49. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 50. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 51. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 52. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 53. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'spi_ce0'
 58. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 59. Slow 1200mV 0C Model Hold: 'spi_ce1'
 60. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 63. Slow 1200mV 0C Model Hold: 'spi_sck'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'spi_ce0'
 80. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 82. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 83. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 84. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 85. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'spi_ce0'
 90. Fast 1200mV 0C Model Hold: 'spi_ce1'
 91. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 92. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 94. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 95. Fast 1200mV 0C Model Hold: 'spi_sck'
 96. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 97. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 98. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry-10CL016                                  ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Thu May 10 12:14:58 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 39.46 MHz  ; 39.46 MHz       ; spi_sck                                                     ;                                                   ;
; 98.56 MHz  ; 98.56 MHz       ; ad9866_clk                                                  ;                                                   ;
; 101.47 MHz ; 101.47 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 112.69 MHz ; 112.69 MHz      ; clk_10mhz                                                   ;                                                   ;
; 120.15 MHz ; 120.15 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 140.21 MHz ; 140.21 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 198.77 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 245.04 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.149     ; 0.000         ;
; spi_sck                                                     ; 0.272     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.385     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.244     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.434     ; 0.000         ;
; ad9866_clk                                                  ; 2.724     ; 0.000         ;
; virt_ad9866_txclk                                           ; 3.274     ; 0.000         ;
; clk_10mhz                                                   ; 91.126    ; 0.000         ;
; spi_ce1                                                     ; 2495.919  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.239  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.010 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce0                                                     ; 0.300  ; 0.000         ;
; ad9866_clk                                                  ; 0.415  ; 0.000         ;
; spi_ce1                                                     ; 0.415  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.454  ; 0.000         ;
; clk_10mhz                                                   ; 0.455  ; 0.000         ;
; spi_sck                                                     ; 0.483  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.703  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.816  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.305  ; 0.000         ;
; virt_ad9866_txclk                                           ; 13.040 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.190  ; 0.000             ;
; clk_10mhz ; 95.991 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.050 ; 0.000             ;
; clk_10mhz ; 2.787 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.754     ; 0.000         ;
; ad9866_clk                                                  ; 5.770     ; 0.000         ;
; spi_sck                                                     ; 31.515    ; 0.000         ;
; clk_10mhz                                                   ; 49.555    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.355  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.379  ; 0.000         ;
; spi_ce1                                                     ; 1249.440  ; 0.000         ;
; spi_ce0                                                     ; 1249.447  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.372  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.871 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.178      ; 2.067      ;
; 0.168    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.178      ; 2.048      ;
; 0.176    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.178      ; 2.040      ;
; 0.221    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.232      ; 2.049      ;
; 0.236    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.178      ; 1.980      ;
; 0.243    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.232      ; 2.027      ;
; 0.258    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.336      ; 2.116      ;
; 0.338    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.336      ; 2.036      ;
; 0.402    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.162      ; 1.798      ;
; 0.562    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.201      ; 1.677      ;
; 0.573    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.201      ; 1.666      ;
; 0.600    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.248      ; 1.686      ;
; 0.608    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.201      ; 1.631      ;
; 0.611    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.248      ; 1.675      ;
; 0.619    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.355      ; 1.774      ;
; 0.622    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.201      ; 1.617      ;
; 0.727    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.248      ; 1.559      ;
; 0.730    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.195      ; 1.503      ;
; 0.781    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.248      ; 1.505      ;
; 0.788    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.012      ; 1.262      ;
; 0.807    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.012      ; 1.243      ;
; 0.808    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.012      ; 1.242      ;
; 0.817    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.012      ; 1.233      ;
; 0.851    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.284      ; 1.471      ;
; 0.885    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.355      ; 1.508      ;
; 0.898    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.355      ; 1.495      ;
; 0.942    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.208      ; 1.304      ;
; 0.979    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.296      ; 1.355      ;
; 0.991    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.208      ; 1.255      ;
; 0.997    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.296      ; 1.337      ;
; 1.007    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.296      ; 1.327      ;
; 1.026    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.296      ; 1.308      ;
; 2494.969 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.315     ; 4.784      ;
; 2495.034 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 4.712      ;
; 2495.062 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.065     ; 4.894      ;
; 2495.063 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.065     ; 4.893      ;
; 2495.107 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.315     ; 4.646      ;
; 2495.315 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.343     ; 4.410      ;
; 2495.377 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.322     ; 4.322      ;
; 2495.400 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 4.509      ;
; 2495.401 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 4.508      ;
; 2495.405 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.219     ; 4.444      ;
; 2495.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.343     ; 4.272      ;
; 2495.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 4.703      ;
; 2495.543 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.219     ; 4.306      ;
; 2495.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.124     ; 4.198      ;
; 2495.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 4.101      ;
; 2495.778 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.371      ; 4.614      ;
; 2495.779 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.371      ; 4.613      ;
; 2495.783 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 4.074      ;
; 2495.831 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.161      ; 4.351      ;
; 2495.882 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 3.975      ;
; 2495.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 4.113      ;
; 2495.914 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.832      ;
; 2495.919 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 4.210      ;
; 2495.920 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.108      ; 4.209      ;
; 2495.921 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.102     ; 3.998      ;
; 2495.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.007     ; 4.063      ;
; 2495.970 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.973      ;
; 2496.030 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 3.827      ;
; 2496.030 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.879      ;
; 2496.031 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 3.878      ;
; 2496.039 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.343     ; 3.686      ;
; 2496.083 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.322     ; 3.616      ;
; 2496.086 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.318     ; 3.617      ;
; 2496.086 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.315     ; 3.667      ;
; 2496.108 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.835      ;
; 2496.116 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.161      ; 4.066      ;
; 2496.133 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 4.075      ;
; 2496.152 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.511      ;
; 2496.156 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.318     ; 3.547      ;
; 2496.163 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.371      ; 4.229      ;
; 2496.164 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.371      ; 4.228      ;
; 2496.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.484      ;
; 2496.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.461      ;
; 2496.202 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.544      ;
; 2496.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.434      ;
; 2496.257 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.322     ; 3.442      ;
; 2496.278 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.385      ;
; 2496.320 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.326     ; 3.375      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.324 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.476      ;
; 2496.328 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.358     ; 3.335      ;
; 2496.335 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.476      ;
; 2496.335 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.476      ;
; 2496.335 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
; 2496.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.123     ; 3.476      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.272 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.338      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.517      ; 5.159      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.517      ; 5.159      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.517      ; 5.159      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.517      ; 5.159      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.517      ; 5.159      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.349 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.240      ; 4.882      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.364 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.253      ; 4.880      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.367 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.238      ; 4.862      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.404 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.619      ; 6.206      ;
; 0.404 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 2.917      ; 4.504      ;
; 0.412 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.630      ; 5.209      ;
; 0.412 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.630      ; 5.209      ;
; 0.412 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.630      ; 5.209      ;
; 0.412 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.630      ; 5.209      ;
; 0.422 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.581      ; 5.150      ;
; 0.422 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.581      ; 5.150      ;
; 0.422 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.581      ; 5.150      ;
; 0.422 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.581      ; 5.150      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.428 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.190      ; 4.753      ;
; 0.470 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.245      ; 4.766      ;
; 0.470 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.245      ; 4.766      ;
; 0.470 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.245      ; 4.766      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
; 0.482 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.848      ; 6.357      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.695      ;
; 0.387 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.907     ; 2.448      ;
; 0.396 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.904     ; 2.442      ;
; 0.413 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.668      ;
; 0.421 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.905     ; 2.416      ;
; 0.444 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.637      ;
; 0.489 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.905     ; 2.348      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.574      ;
; 0.575 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.505      ;
; 0.584 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.497      ;
; 0.586 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.527      ;
; 0.592 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.488      ;
; 0.603 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.478      ;
; 0.612 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.468      ;
; 0.640 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.440      ;
; 0.652 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.474      ;
; 0.662 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.451      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.405      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.447      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.425      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.392      ;
; 0.689 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.424      ;
; 0.694 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.435      ;
; 0.695 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.431      ;
; 0.696 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.431      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.421      ;
; 0.711 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.418      ;
; 0.718 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.395      ;
; 0.723 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.404      ;
; 0.734 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 2.350      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.345      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.389      ;
; 0.749 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.364      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.364      ;
; 0.767 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.359      ;
; 0.767 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.360      ;
; 0.774 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.355      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.350      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.328      ;
; 0.795 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.316      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 2.253      ;
; 0.855 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.625     ; 2.262      ;
; 0.901 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.625     ; 2.216      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.227      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.179      ;
; 0.936 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.190      ;
; 0.943 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.137      ;
; 0.950 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 2.134      ;
; 0.955 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.627     ; 2.160      ;
; 0.978 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.149      ;
; 0.989 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 2.095      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.131      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 2.088      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.130      ;
; 1.006 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.121      ;
; 1.016 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.110      ;
; 1.018 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.664     ; 2.060      ;
; 1.020 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.091      ;
; 1.021 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.664     ; 2.057      ;
; 1.026 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.085      ;
; 1.026 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.085      ;
; 1.028 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.664     ; 2.050      ;
; 1.031 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.096      ;
; 1.033 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.078      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.901     ; 1.795      ;
; 1.047 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.080      ;
; 1.050 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 2.076      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.629     ; 2.062      ;
; 1.053 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.027      ;
; 1.061 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.050      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.064      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 2.017      ;
; 1.076 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.900     ; 1.766      ;
; 1.078 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.049      ;
; 1.080 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.053      ;
; 1.081 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.905     ; 1.756      ;
; 1.083 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.050      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.900     ; 1.754      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.021      ;
; 1.091 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.625     ; 2.026      ;
; 1.100 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.901     ; 1.741      ;
; 1.103 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.631     ; 2.008      ;
; 1.107 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.613     ; 2.022      ;
; 1.110 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.017      ;
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.018      ;
; 1.116 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.017      ;
; 1.118 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.615     ; 2.009      ;
; 1.133 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.000      ;
; 1.138 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.900     ; 1.704      ;
; 1.163 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.847     ; 1.981      ;
; 1.253 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.449     ; 2.289      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 1.821      ;
; 1.275 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 1.805      ;
; 1.278 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 1.806      ;
; 1.280 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.662     ; 1.800      ;
; 1.282 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.616     ; 1.844      ;
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.846      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.847     ; 1.852      ;
; 1.294 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.658     ; 1.790      ;
; 1.294 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.625     ; 1.823      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.412     ; 2.335      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.748      ;
; 1.339 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 2.655      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.357      ; 2.711      ;
; 1.392 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 3.033      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.571      ;
; 1.521 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.542      ; 3.012      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.474      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.521     ; 1.903      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.438      ; 2.842      ;
; 1.608 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.387      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.480      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.467      ; 2.817      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.455      ;
; 1.697 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.408     ; 1.886      ;
; 1.709 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.319      ;
; 1.732 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.521     ; 1.738      ;
; 1.733 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.688     ; 1.570      ;
; 1.746 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.438      ; 2.683      ;
; 1.748 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.285      ; 2.279      ;
; 1.768 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.330      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.408     ; 1.814      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.322      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.521     ; 1.681      ;
; 1.822 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.521     ; 1.648      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.357      ; 2.260      ;
; 1.842 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.688     ; 1.461      ;
; 1.853 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.572      ;
; 1.859 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.011     ; 2.121      ;
; 1.863 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.165      ;
; 1.866 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.162      ;
; 1.873 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.421      ; 2.539      ;
; 1.874 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.224      ;
; 1.875 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 2.119      ;
; 1.876 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.152      ;
; 1.881 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.285      ; 2.146      ;
; 1.893 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.205      ;
; 1.896 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.202      ;
; 1.904 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.194      ;
; 1.908 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.190      ;
; 1.911 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.338     ; 1.742      ;
; 1.914 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.184      ;
; 1.920 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.286      ; 2.108      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.421      ; 2.489      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.171      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.798     ; 1.262      ;
; 1.937 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.161      ;
; 1.946 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.152      ;
; 1.947 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.151      ;
; 1.949 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 2.046      ;
; 1.951 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.147      ;
; 1.955 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.467      ; 2.503      ;
; 1.958 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.558      ;
; 1.963 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.553      ;
; 1.968 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.356      ; 2.130      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 2.024      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.426      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.529      ; 2.511      ;
; 2.011 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.984      ;
; 2.013 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.412      ;
; 2.014 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.411      ;
; 2.021 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.404      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.298      ; 2.015      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.422      ; 2.385      ;
; 2.046 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.467      ; 2.412      ;
; 2.053 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.372      ;
; 2.055 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.461      ;
; 2.094 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.458      ; 2.355      ;
; 2.097 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.525      ; 2.419      ;
; 2.110 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.315      ;
; 2.120 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.467      ; 2.338      ;
; 2.131 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.434      ; 2.294      ;
; 2.145 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.468      ; 2.314      ;
; 2.175 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.454      ; 2.270      ;
; 2.179 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.816      ;
; 2.181 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 2.340      ;
; 2.184 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.811      ;
; 2.185 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.440      ; 2.246      ;
; 2.186 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.809      ;
; 2.188 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.285      ; 1.839      ;
; 2.204 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.791      ;
; 2.206 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.789      ;
; 2.211 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.784      ;
; 2.218 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.777      ;
; 2.223 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.772      ;
; 2.230 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.765      ;
; 2.231 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.763      ;
; 2.233 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.762      ;
; 2.237 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.758      ;
; 2.241 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.754      ;
; 2.243 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.285      ; 1.784      ;
; 2.243 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.752      ;
; 2.249 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.745      ;
; 2.250 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.471      ; 2.212      ;
; 2.250 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.744      ;
; 2.258 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.736      ;
; 2.259 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.736      ;
; 2.264 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.731      ;
; 2.267 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.530      ; 2.254      ;
; 2.272 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.722      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.434 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.474      ; 7.313      ;
; 1.758 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.478      ; 7.179      ;
; 1.962 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.476      ; 6.776      ;
; 1.973 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.478      ; 6.779      ;
; 2.161 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.479      ; 6.580      ;
; 1.902 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.474      ; 6.842      ;
; 2.205 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.424      ; 6.669      ;
; 1.760 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.476      ; 6.986      ;
; 2.361 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.478      ; 6.382      ;
; 2.629 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.622      ; 6.459      ;
; 2.695 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.623      ; 6.395      ;
; 2.724 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.642      ; 6.384      ;
; 2.750 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.640      ; 6.360      ;
; 6.100 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.474      ; 7.647      ;
; 6.501 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.478      ; 7.251      ;
; 6.561 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.476      ; 7.177      ;
; 6.651 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.424      ; 7.223      ;
; 6.661 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.478      ; 7.276      ;
; 6.689 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.479      ; 7.052      ;
; 6.668 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.474      ; 7.076      ;
; 7.194 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.623      ; 6.896      ;
; 7.625 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.622      ; 6.463      ;
; 7.766 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.642      ; 6.342      ;
; 6.260 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.476      ; 7.486      ;
; 6.836 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.478      ; 6.907      ;
; 7.997 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.640      ; 6.113      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                          ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.724 ; ad9866_adio[5]                                                   ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.413      ; 3.710      ;
; 2.766 ; ad9866_adio[7]                                                   ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.484      ; 3.739      ;
; 2.874 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.627      ;
; 2.881 ; ad9866_adio[1]                                                   ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.418      ; 3.558      ;
; 2.950 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.551      ;
; 2.951 ; ad9866_adio[9]                                                   ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.413      ; 3.483      ;
; 2.996 ; ad9866_adio[8]                                                   ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.468      ; 3.493      ;
; 2.996 ; ad9866_adio[5]                                                   ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.484      ; 3.509      ;
; 2.997 ; ad9866_adio[8]                                                   ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.468      ; 3.492      ;
; 3.020 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.481      ;
; 3.077 ; ad9866_adio[11]                                                  ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.802      ; 3.746      ;
; 3.094 ; ad9866_adio[9]                                                   ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.418      ; 3.345      ;
; 3.096 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.405      ;
; 3.103 ; ad9866_adio[11]                                                  ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.802      ; 3.720      ;
; 3.124 ; ad9866_adio[7]                                                   ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.413      ; 3.310      ;
; 3.166 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.335      ;
; 3.202 ; ad9866_adio[0]                                                   ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.706      ; 3.525      ;
; 3.242 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.259      ;
; 3.305 ; ad9866_adio[3]                                                   ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.418      ; 3.134      ;
; 3.312 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.189      ;
; 3.347 ; ad9866_adio[1]                                                   ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.445      ; 3.119      ;
; 3.353 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 9.297      ;
; 3.366 ; ad9866_adio[0]                                                   ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.716      ; 3.371      ;
; 3.378 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2] ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.385      ; 3.538      ;
; 3.380 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 9.156      ;
; 3.388 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.113      ;
; 3.402 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 9.248      ;
; 3.453 ; ad9866_adio[3]                                                   ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.706      ; 3.274      ;
; 3.458 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 9.043      ;
; 3.478 ; ad9866_adio[4]                                                   ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.484      ; 3.027      ;
; 3.499 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 9.151      ;
; 3.526 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 9.010      ;
; 3.534 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 8.967      ;
; 3.548 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 9.102      ;
; 3.555 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.992      ;
; 3.556 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.980      ;
; 3.604 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 8.897      ;
; 3.606 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 9.131      ;
; 3.628 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.767      ;
; 3.638 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.909      ;
; 3.642 ; ad9866_adio[4]                                                   ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.706      ; 3.085      ;
; 3.645 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 9.005      ;
; 3.653 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.751      ;
; 3.672 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.864      ;
; 3.680 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.540     ; 8.821      ;
; 3.687 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.708      ;
; 3.694 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.956      ;
; 3.701 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.846      ;
; 3.702 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.834      ;
; 3.711 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 9.026      ;
; 3.726 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.558     ; 8.757      ;
; 3.729 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.675      ;
; 3.752 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.985      ;
; 3.756 ; ad9866_adio[6]                                                   ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.465      ; 2.730      ;
; 3.756 ; ad9866_adio[6]                                                   ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.465      ; 2.730      ;
; 3.774 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.621      ;
; 3.782 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.955      ;
; 3.784 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.763      ;
; 3.791 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.859      ;
; 3.799 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[9]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.605      ;
; 3.800 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.558     ; 8.683      ;
; 3.818 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.718      ;
; 3.822 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.241      ; 2.950      ;
; 3.825 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.825      ;
; 3.833 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.562      ;
; 3.840 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.810      ;
; 3.847 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.700      ;
; 3.848 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.688      ;
; 3.857 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.880      ;
; 3.859 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.791      ;
; 3.872 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.558     ; 8.611      ;
; 3.875 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.529      ;
; 3.875 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.205      ; 10.371     ;
; 3.887 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.850      ;
; 3.898 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.839      ;
; 3.908 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.205      ; 10.338     ;
; 3.913 ; ad9866_adio[10]                                                  ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.199      ; 3.307      ;
; 3.915 ; ad9866_adio[10]                                                  ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.199      ; 3.305      ;
; 3.920 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.475      ;
; 3.927 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.205      ; 10.319     ;
; 3.928 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.809      ;
; 3.930 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.617      ;
; 3.937 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.713      ;
; 3.942 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.205      ; 10.304     ;
; 3.945 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[7]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.459      ;
; 3.946 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.558     ; 8.537      ;
; 3.964 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[15]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.572      ;
; 3.971 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.679      ;
; 3.977 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.979      ; 10.043     ;
; 3.979 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.646     ; 8.416      ;
; 3.983 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7] ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.241      ; 2.789      ;
; 3.986 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.664      ;
; 3.993 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.494     ; 8.554      ;
; 3.994 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.542      ;
; 4.001 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 1.205      ; 10.245     ;
; 4.003 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.304     ; 8.734      ;
; 4.005 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.645      ;
; 4.018 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]       ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.558     ; 8.465      ;
; 4.019 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.497     ; 8.525      ;
; 4.021 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[6]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.637     ; 8.383      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                                                ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 3.274 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.082     ; 9.224      ;
; 3.714 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.976     ; 8.890      ;
; 4.805 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.315     ; 8.460      ;
; 5.481 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.826     ; 7.273      ;
; 6.925 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.949     ; 5.706      ;
; 7.052 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.288     ; 5.240      ;
; 7.370 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.949     ; 5.261      ;
; 8.082 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.178     ; 4.320      ;
; 8.082 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.178     ; 4.320      ;
; 8.082 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.178     ; 4.320      ;
; 8.436 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.826     ; 4.318      ;
; 8.439 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.826     ; 4.315      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                        ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.126 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 8.522      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.515 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.404      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.654 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.994      ;
; 91.811 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.840      ;
; 91.811 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.840      ;
; 91.811 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.840      ;
; 91.811 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.840      ;
; 91.811 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.840      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.895 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.082     ; 8.024      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.939 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.353     ; 7.709      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 91.995 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.571      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.142 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.424      ;
; 92.167 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.349     ; 7.485      ;
; 92.167 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.349     ; 7.485      ;
; 92.167 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.349     ; 7.485      ;
; 92.167 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.349     ; 7.485      ;
; 92.167 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.349     ; 7.485      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.190 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.376      ;
; 92.200 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.722      ;
; 92.200 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.722      ;
; 92.200 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.722      ;
; 92.200 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.722      ;
; 92.200 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.722      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.333 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.233      ;
; 92.339 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.312      ;
; 92.339 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.312      ;
; 92.339 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.312      ;
; 92.339 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.312      ;
; 92.339 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.312      ;
; 92.464 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.033     ; 7.504      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.480 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.435     ; 7.086      ;
; 92.496 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_state.1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.156      ; 7.661      ;
; 92.556 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 7.367      ;
; 92.556 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 7.367      ;
; 92.556 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 7.367      ;
; 92.556 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 7.367      ;
; 92.556 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 7.367      ;
; 92.580 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.342      ;
; 92.580 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.342      ;
; 92.580 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.342      ;
; 92.580 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.342      ;
; 92.580 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 7.342      ;
; 92.624 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.027      ;
; 92.624 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.027      ;
; 92.624 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.027      ;
; 92.624 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.027      ;
; 92.624 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.027      ;
; 92.680 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.432     ; 6.889      ;
; 92.680 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.432     ; 6.889      ;
; 92.680 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.432     ; 6.889      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.919 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 4.165      ;
; 2496.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 4.005      ;
; 2496.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.874      ;
; 2496.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.911      ;
; 2496.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.807      ;
; 2496.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.806      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.146     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.315 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 3.476      ;
; 2496.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.820      ;
; 2496.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.698      ;
; 2496.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.647      ;
; 2496.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.646      ;
; 2496.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.516      ;
; 2496.569 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.515      ;
; 2496.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.553      ;
; 2496.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.552      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.462      ;
; 2496.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.461      ;
; 2496.702 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.382      ;
; 2496.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.340      ;
; 2496.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.011     ; 3.313      ;
; 2496.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.339      ;
; 2496.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.222      ;
; 2496.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 3.128      ;
; 2496.935 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.011     ; 3.122      ;
; 2496.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.648     ; 2.419      ;
; 2496.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 3.091      ;
; 2497.012 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.053      ; 3.109      ;
; 2497.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.128      ;
; 2497.105 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.121      ; 3.037      ;
; 2497.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 2.912      ;
; 2497.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.287      ; 3.219      ;
; 2497.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.011     ; 2.906      ;
; 2497.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 2.917      ;
; 2497.169 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 2.915      ;
; 2497.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.053      ; 2.893      ;
; 2497.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 2.701      ;
; 2497.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.203      ; 2.945      ;
; 2497.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.047      ; 2.775      ;
; 2497.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.271     ; 2.401      ;
; 2497.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.096      ; 2.789      ;
; 2497.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 2.687      ;
; 2497.417 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.310      ; 2.961      ;
; 2497.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.053      ; 2.654      ;
; 2497.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.056     ; 2.495      ;
; 2497.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.061      ; 2.648      ;
; 2497.498 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.096      ; 2.666      ;
; 2497.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 2.569      ;
; 2497.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.063      ; 2.569      ;
; 2497.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.244      ; 2.767      ;
; 2497.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.047      ; 2.559      ;
; 2497.559 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.238      ; 2.747      ;
; 2497.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.096      ; 2.573      ;
; 2497.595 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.056     ; 2.370      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.239 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.238     ; 4.690      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2599.794 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 4.134      ;
; 2601.396 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 2.532      ;
; 2601.791 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 2.137      ;
; 2601.793 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.239     ; 2.135      ;
; 5202.338 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.915      ;
; 5202.368 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.885      ;
; 5202.567 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.686      ;
; 5202.597 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.656      ;
; 5202.603 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.646      ;
; 5202.603 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.646      ;
; 5202.603 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.646      ;
; 5202.603 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.646      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.652 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.602      ;
; 5202.753 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.500      ;
; 5202.783 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.470      ;
; 5202.808 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.441      ;
; 5202.808 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.441      ;
; 5202.808 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.441      ;
; 5202.808 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.441      ;
; 5202.833 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.420      ;
; 5202.835 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.418      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.857 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.397      ;
; 5202.863 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.390      ;
; 5202.865 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.388      ;
; 5202.901 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.352      ;
; 5202.931 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.322      ;
; 5202.968 ; profile:profile_CW|timer[8]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.285      ;
; 5202.998 ; profile:profile_CW|timer[8]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.255      ;
; 5203.004 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.245      ;
; 5203.004 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.245      ;
; 5203.004 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.245      ;
; 5203.004 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.245      ;
; 5203.020 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.233      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.046 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.079     ; 5.209      ;
; 5203.050 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.203      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.053 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.201      ;
; 5203.111 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.138      ;
; 5203.111 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.138      ;
; 5203.111 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.138      ;
; 5203.111 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.138      ;
; 5203.119 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.130      ;
; 5203.119 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.130      ;
; 5203.119 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.130      ;
; 5203.119 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.085     ; 5.130      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.160 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.094      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.168 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.086      ;
; 5203.169 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.084      ;
; 5203.173 ; profile:profile_CW|timer[10]        ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.081      ;
; 5203.199 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.081     ; 5.054      ;
; 5203.203 ; profile:profile_CW|timer[10]        ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 5.051      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.244      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.010 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.245      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.218      ;
; 33325.037 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.217      ;
; 33325.063 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.191      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.109      ;
; 33325.145 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.110      ;
; 33325.306 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.948      ;
; 33325.319 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.935      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.932      ;
; 33325.322 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.933      ;
; 33325.348 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.906      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.853      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.401 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 7.854      ;
; 33325.441 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.813      ;
; 33325.604 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.650      ;
; 33325.632 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.622      ;
; 33325.697 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.557      ;
; 33325.734 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.520      ;
; 33325.775 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 7.479      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.568      ; 1.122      ;
; 0.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.568      ; 1.142      ;
; 0.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.866      ; 1.502      ;
; 0.421 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.026      ;
; 0.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.568      ; 1.265      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.746      ;
; 0.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 0.819      ;
; 0.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 0.819      ;
; 0.502 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 0.820      ;
; 0.512 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.512      ; 1.236      ;
; 0.513 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.778      ;
; 0.555 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.820      ;
; 0.558 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 1.751      ;
; 0.566 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.836      ;
; 0.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.907      ; 1.741      ;
; 0.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.801      ;
; 0.591 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.883      ; 1.728      ;
; 0.591 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.830      ;
; 0.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.959      ; 1.809      ;
; 0.599 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.641      ; 1.494      ;
; 0.606 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.845      ;
; 0.614 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 1.807      ;
; 0.615 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.898      ; 1.767      ;
; 0.615 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.907      ; 1.776      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.883      ; 1.766      ;
; 0.644 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.866      ; 1.764      ;
; 0.646 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.404      ; 1.262      ;
; 0.652 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.917      ;
; 0.653 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.919      ;
; 0.662 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 1.855      ;
; 0.678 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.623      ; 1.555      ;
; 0.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.126      ; 1.018      ;
; 0.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.952      ;
; 0.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.952      ;
; 0.689 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.109     ; 0.792      ;
; 0.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.641      ; 1.586      ;
; 0.698 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 1.891      ;
; 0.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.866      ; 1.819      ;
; 0.701 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.966      ;
; 0.701 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.966      ;
; 0.706 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.925      ;
; 0.707 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.109     ; 0.810      ;
; 0.712 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.898      ; 1.864      ;
; 0.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.941      ;
; 0.736 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.001      ;
; 0.737 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.004      ;
; 0.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.959      ; 1.955      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 1.033      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.006      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.106      ; 1.085      ;
; 0.781 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 1.000      ;
; 0.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 1.010      ;
; 0.793 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.032      ;
; 0.797 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 1.016      ;
; 0.813 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.052      ;
; 0.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.084      ;
; 0.826 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 1.045      ;
; 0.830 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 1.049      ;
; 0.831 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.109     ; 0.934      ;
; 0.838 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 1.077      ;
; 0.838 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.512      ; 1.562      ;
; 0.857 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 1.126      ;
; 0.858 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.710      ; 1.822      ;
; 0.863 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.444      ; 1.519      ;
; 0.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.661      ; 1.781      ;
; 0.868 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 2.061      ;
; 0.871 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.661      ; 1.786      ;
; 0.876 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.710      ; 1.840      ;
; 0.881 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.883      ; 2.018      ;
; 0.905 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[10]                                             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.109     ; 1.008      ;
; 0.921 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.600      ; 1.775      ;
; 0.922 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[4]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.109     ; 1.025      ;
; 0.923 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.939      ; 2.116      ;
; 0.924 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.921      ; 2.099      ;
; 0.926 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.126      ; 1.264      ;
; 0.935 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.540      ;
; 0.936 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.883      ; 2.073      ;
; 0.941 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.907      ; 2.102      ;
; 0.949 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.095      ; 1.256      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][2]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.392      ; 1.019      ;
; 0.469 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.146      ; 0.827      ;
; 0.471 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.146      ; 0.829      ;
; 0.477 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.138      ; 0.828      ;
; 0.478 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.138      ; 0.828      ;
; 0.478 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.138      ; 0.828      ;
; 0.479 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.746      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.111      ; 0.804      ;
; 0.483 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.803      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.799      ;
; 0.491 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.758      ;
; 0.497 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.822      ;
; 0.498 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.818      ;
; 0.500 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.820      ;
; 0.502 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.827      ;
; 0.506 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[9]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.414      ; 1.174      ;
; 0.506 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.776      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[4]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.820      ;
; 0.507 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.417      ; 1.178      ;
; 0.510 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.518 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.417      ; 1.189      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.465      ; 1.242      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[6]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.443      ; 1.220      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[3]                                             ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[3]                                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.792      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[8]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[1]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[0] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[0]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[0]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[2] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.415 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 0.803      ;
; 0.417 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.570      ; 1.241      ;
; 0.453 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.570      ; 1.277      ;
; 0.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 1.237      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 0.746      ;
; 0.532 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.801      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 0.810      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.918      ;
; 0.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.954      ;
; 0.689 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 0.958      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 1.517      ;
; 0.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.019      ;
; 0.754 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.142      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.031      ;
; 0.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 1.533      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.057      ; 1.034      ;
; 0.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.526      ; 1.548      ;
; 0.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.047      ;
; 0.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.526      ; 1.564      ;
; 0.788 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.062      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.182      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 1.587      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.075      ;
; 0.803 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.071      ;
; 0.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.526      ; 1.585      ;
; 0.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.526      ; 1.592      ;
; 0.818 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.092      ;
; 0.818 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.526      ; 1.598      ;
; 0.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 1.606      ;
; 0.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.090      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.091      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.092      ;
; 0.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.213      ;
; 0.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.094      ;
; 0.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.214      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 1.614      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 1.622      ;
; 0.842 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 1.629      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.458      ; 1.570      ;
; 0.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.458      ; 1.579      ;
; 0.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.350      ; 1.478      ;
; 0.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.578      ;
; 0.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.586      ;
; 0.910 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.458      ; 1.622      ;
; 0.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.593      ;
; 0.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.594      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.458      ; 1.640      ;
; 0.972 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.626      ; 1.852      ;
; 0.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.378      ;
; 0.991 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.379      ;
; 1.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.318      ;
; 1.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.317      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.273     ; 1.019      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.273     ; 1.019      ;
; 1.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.273     ; 1.022      ;
; 1.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.359      ;
; 1.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.582      ; 1.949      ;
; 1.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 1.896      ;
; 1.131 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.263      ; 1.606      ;
; 1.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.524      ;
; 1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 1.745      ;
; 1.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.387      ; 1.799      ;
; 1.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.343      ; 1.791      ;
; 1.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.890      ;
; 1.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.482      ;
; 1.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.483      ;
; 1.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.622      ;
; 1.239 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 1.829      ;
; 1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.922      ;
; 1.254 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.522      ;
; 1.283 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.551      ;
; 1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.552      ;
; 1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.570      ; 2.108      ;
; 1.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.564      ;
; 1.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.237     ; 1.266      ;
; 1.292 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.239      ; 1.785      ;
; 1.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.570      ; 2.143      ;
; 1.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.273     ; 1.265      ;
; 1.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.570      ; 2.188      ;
; 1.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.350      ; 1.971      ;
; 1.378 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 2.151      ;
; 1.387 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.533      ; 2.174      ;
; 1.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.808      ;
; 1.439 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.311      ; 1.962      ;
; 1.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.038     ; 1.622      ;
; 1.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 2.224      ;
; 1.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.055      ; 1.730      ;
; 1.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.736      ;
; 1.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.176      ; 1.861      ;
; 1.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.458      ; 2.199      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.495 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.785      ;
; 0.555 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.701 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.431      ;
; 0.745 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.748 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.039      ;
; 0.749 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.760 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.050      ;
; 0.761 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.051      ;
; 0.764 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.771 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.496      ;
; 0.772 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.784 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.509      ;
; 0.805 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.535      ;
; 0.816 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.818 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.110      ;
; 0.821 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.113      ;
; 0.827 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.119      ;
; 0.833 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.835 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.127      ;
; 0.846 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.571      ;
; 1.004 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.729      ;
; 1.016 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.314      ;
; 1.049 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.339      ;
; 1.049 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.779      ;
; 1.064 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.789      ;
; 1.088 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.381      ;
; 1.092 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.094 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.099 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.392      ;
; 1.102 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.827      ;
; 1.103 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.103 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.393      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.110 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.400      ;
; 1.110 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.400      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.836      ;
; 1.116 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.542 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.834      ;
; 0.703 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.995      ;
; 0.749 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.756 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.764 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.770 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.775 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.784 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.076      ;
; 0.787 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.797 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.089      ;
; 0.798 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.090      ;
; 0.808 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.100      ;
; 0.957 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.249      ;
; 1.106 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.398      ;
; 1.117 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.132 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.424      ;
; 1.133 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.135 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.141 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.144 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.436      ;
; 1.182 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.229 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.521      ;
; 1.237 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.529      ;
; 1.246 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.538      ;
; 1.249 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.256 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.547      ;
; 1.257 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.551      ;
; 1.265 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.265 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.273 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.273 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.273 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.273 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.564      ;
; 1.273 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.275 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.281 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.573      ;
; 1.282 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.573      ;
; 1.282 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.284 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.576      ;
; 1.285 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.577      ;
; 1.363 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.655      ;
; 1.377 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.669      ;
; 1.385 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.677      ;
; 1.386 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.678      ;
; 1.389 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.682      ;
; 1.396 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.687      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.642 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.935      ;
; 0.689 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.981      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.760 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.051      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.774 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.065      ;
; 0.780 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.071      ;
; 0.799 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.090      ;
; 0.820 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.087      ;
; 0.823 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.090      ;
; 0.836 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.055      ; 1.103      ;
; 0.882 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.173      ;
; 0.987 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.278      ;
; 1.013 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.350      ; 1.575      ;
; 1.022 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.350      ; 1.584      ;
; 1.077 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.350      ; 1.639      ;
; 1.086 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.350      ; 1.648      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.094 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.386      ;
; 1.099 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.390      ;
; 1.100 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.125      ; 0.820      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.125      ; 0.820      ;
; 0.487 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.487 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.487 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.803      ;
; 0.488 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.104      ; 0.804      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.819      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.777      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.794      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.797      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.795      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.802      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.801      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.539 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.820      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.821      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.556 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.823      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.820      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.820      ;
; 0.638 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.372      ; 1.222      ;
; 0.658 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.378      ; 1.248      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.141      ; 1.014      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.125      ; 1.001      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.125      ; 1.002      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.934      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.936      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.937      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.934      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.935      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.937      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.937      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.992      ;
; 0.679 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 1.011      ;
; 0.681 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 1.000      ;
; 0.683 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 1.002      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 1.016      ;
; 0.708 ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.977      ;
; 0.710 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; -0.120     ; 0.802      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; -0.120     ; 0.804      ;
; 0.713 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.983      ;
; 0.727 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.994      ;
; 0.730 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.999      ;
; 0.730 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.999      ;
; 0.731 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.998      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 1.000      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 1.000      ;
; 0.732 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.999      ;
; 0.732 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 1.001      ;
; 0.734 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 1.003      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 1.000      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 1.002      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.703 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.834      ; 5.798      ;
; 0.725 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.665      ; 5.651      ;
; 0.751 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.663      ; 5.675      ;
; 0.921 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.836      ; 6.018      ;
; 1.058 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.816      ; 6.135      ;
; 1.488 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.817      ; 6.566      ;
; 1.725 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.661      ; 6.647      ;
; 1.328 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.666      ; 6.255      ;
; 1.835 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.663      ; 6.759      ;
; 1.409 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.666      ; 6.336      ;
; 1.999 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.666      ; 6.926      ;
; 2.051 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.610      ; 6.922      ;
; 2.380 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.662      ; 7.303      ;
; 5.933 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.834      ; 6.048      ;
; 5.939 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.665      ; 5.885      ;
; 5.956 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.836      ; 6.073      ;
; 5.976 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.663      ; 5.920      ;
; 5.982 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.817      ; 6.080      ;
; 6.049 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.816      ; 6.146      ;
; 6.263 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.661      ; 6.205      ;
; 6.127 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.666      ; 6.074      ;
; 6.199 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.666      ; 6.146      ;
; 6.471 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.663      ; 6.415      ;
; 6.491 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.610      ; 6.382      ;
; 6.852 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.662      ; 6.795      ;
; 6.486 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.666      ; 6.433      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.816 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.649      ; 1.274      ;
; 0.889 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.302      ;
; 0.909 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.732      ; 1.883      ;
; 0.911 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.324      ;
; 0.999 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.836      ; 2.077      ;
; 0.999 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.844      ; 2.085      ;
; 1.028 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.836      ; 2.106      ;
; 1.043 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.749      ; 2.034      ;
; 1.075 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.782      ; 2.099      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.494      ;
; 1.082 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.836      ; 2.160      ;
; 1.095 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.768      ; 2.105      ;
; 1.108 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.776      ; 2.126      ;
; 1.115 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.835      ; 2.192      ;
; 1.146 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.831      ; 2.219      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.648      ; 1.604      ;
; 1.148 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.135      ;
; 1.159 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.572      ;
; 1.159 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.648      ; 1.616      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.150      ;
; 1.166 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.764      ; 2.172      ;
; 1.167 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 2.186      ;
; 1.179 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.593      ;
; 1.187 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.602      ;
; 1.191 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.178      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.831      ; 2.265      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.616      ;
; 1.204 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.619      ;
; 1.205 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.192      ;
; 1.206 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.620      ;
; 1.211 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.626      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.631      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.604      ; 1.630      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.632      ;
; 1.218 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.831      ; 2.291      ;
; 1.218 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.633      ;
; 1.220 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.635      ;
; 1.221 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.636      ;
; 1.224 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.732      ; 2.198      ;
; 1.230 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.645      ;
; 1.231 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.776      ; 2.249      ;
; 1.234 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.636      ; 1.679      ;
; 1.236 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.831      ; 2.309      ;
; 1.236 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.651      ;
; 1.240 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.227      ;
; 1.242 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.732      ; 2.216      ;
; 1.243 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.658      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.659      ;
; 1.250 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.665      ;
; 1.254 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.241      ;
; 1.254 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.669      ;
; 1.257 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.244      ;
; 1.259 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.636      ; 1.704      ;
; 1.270 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.685      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.695      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 2.365      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.345      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.649      ; 1.837      ;
; 1.397 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.732      ; 2.371      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.820      ;
; 1.430 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.844      ;
; 1.444 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.063     ; 1.623      ;
; 1.451 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.963      ;
; 1.452 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.606      ; 1.867      ;
; 1.456 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.968      ;
; 1.457 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.970      ;
; 1.461 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.974      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.976      ;
; 1.481 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.750      ; 2.473      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 1.998      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 1.997      ;
; 1.491 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 2.003      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.638      ; 1.945      ;
; 1.498 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.536     ; 1.204      ;
; 1.499 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.278      ; 2.019      ;
; 1.502 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.015      ;
; 1.503 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.016      ;
; 1.505 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.605      ; 1.919      ;
; 1.518 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.704      ; 2.031      ;
; 1.520 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.638      ; 1.967      ;
; 1.539 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.638      ; 1.986      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.399     ; 1.386      ;
; 1.549 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.638      ; 1.996      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 2.063      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.637      ; 1.999      ;
; 1.560 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.107     ; 1.695      ;
; 1.568 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.225     ; 1.585      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.777      ; 2.591      ;
; 1.575 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.705      ; 2.089      ;
; 1.590 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.225     ; 1.607      ;
; 1.592 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.225     ; 1.609      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.107     ; 1.746      ;
; 1.639 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 2.151      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 2.155      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.399     ; 1.487      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.750      ; 2.637      ;
; 1.686 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.637      ; 2.132      ;
; 1.731 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.638      ; 2.178      ;
; 1.746 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.703      ; 2.258      ;
; 1.752 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.745      ; 2.739      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.305 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.178     ; 1.369      ;
; 1.460 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.178     ; 1.524      ;
; 1.469 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.178     ; 1.533      ;
; 1.579 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.189     ; 1.632      ;
; 1.781 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.840      ;
; 1.807 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.301      ;
; 1.827 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.886      ;
; 1.830 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.344     ; 1.295      ;
; 1.843 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.337      ;
; 1.850 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.344      ;
; 1.860 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.347     ; 1.322      ;
; 1.861 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.347     ; 1.323      ;
; 1.883 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.347     ; 1.345      ;
; 2.005 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.514      ;
; 2.006 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.500      ;
; 2.010 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.519      ;
; 2.014 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.523      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.562     ; 1.707      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.562     ; 1.707      ;
; 2.030 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.527      ;
; 2.046 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.562     ; 1.726      ;
; 2.048 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.178     ; 2.112      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.562      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.574      ;
; 2.073 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.567      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.579      ;
; 2.087 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 1.581      ;
; 2.105 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.614      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.614      ;
; 2.115 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.624      ;
; 2.119 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.343     ; 1.585      ;
; 2.121 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.626      ;
; 2.142 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.651      ;
; 2.147 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.656      ;
; 2.153 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.343     ; 1.619      ;
; 2.154 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.663      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.664      ;
; 2.159 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.343     ; 1.625      ;
; 2.161 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.579     ; 1.391      ;
; 2.162 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.659      ;
; 2.168 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.628      ;
; 2.171 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.680      ;
; 2.171 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.562     ; 1.851      ;
; 2.174 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.679      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.674      ;
; 2.188 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.343     ; 1.654      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.699      ;
; 2.203 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.667      ;
; 2.204 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.701      ;
; 2.204 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.664      ;
; 2.211 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.716      ;
; 2.212 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.300     ; 1.721      ;
; 2.221 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.685      ;
; 2.222 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.682      ;
; 2.227 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.691      ;
; 2.231 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.691      ;
; 2.244 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.704      ;
; 2.317 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.829      ;
; 2.325 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.831      ;
; 2.325 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.832      ;
; 2.332 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.301     ; 1.840      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.824      ;
; 2.342 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.854      ;
; 2.344 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.835      ;
; 2.346 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.852      ;
; 2.351 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.863      ;
; 2.354 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.845      ;
; 2.364 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.575     ; 1.598      ;
; 2.365 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.871      ;
; 2.369 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 1.830      ;
; 2.372 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.884      ;
; 2.373 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.866      ;
; 2.374 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.871      ;
; 2.376 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.888      ;
; 2.383 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.889      ;
; 2.386 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.891      ;
; 2.387 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.893      ;
; 2.395 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.350     ; 1.854      ;
; 2.400 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.891      ;
; 2.408 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.576     ; 1.641      ;
; 2.408 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.899      ;
; 2.408 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.349     ; 1.868      ;
; 2.409 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.900      ;
; 2.410 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.350     ; 1.869      ;
; 2.411 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.575     ; 1.645      ;
; 2.412 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.575     ; 1.646      ;
; 2.417 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.350     ; 1.876      ;
; 2.422 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.581     ; 1.650      ;
; 2.425 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.297     ; 1.937      ;
; 2.435 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 1.940      ;
; 2.438 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.577     ; 1.670      ;
; 2.441 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.344     ; 1.906      ;
; 2.460 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.967      ;
; 2.462 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.926      ;
; 2.472 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.303     ; 1.978      ;
; 2.478 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.318     ; 1.969      ;
; 2.509 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.345     ; 1.973      ;
; 2.513 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 2.020      ;
; 2.525 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.315     ; 2.019      ;
; 2.543 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.348     ; 2.004      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 13.040 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.676     ; 4.174      ;
; 13.045 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.676     ; 4.179      ;
; 13.378 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.014     ; 4.174      ;
; 13.378 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.014     ; 4.174      ;
; 13.379 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.014     ; 4.175      ;
; 13.948 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.794     ; 4.964      ;
; 14.265 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.119     ; 4.956      ;
; 14.362 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.794     ; 5.378      ;
; 15.653 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.676     ; 6.787      ;
; 16.419 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.185     ; 8.044      ;
; 17.422 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.820     ; 8.412      ;
; 18.029 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.922     ; 8.917      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.190 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.078      ; 3.879      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.207 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.100      ; 3.884      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.367 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.257      ; 3.881      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.383 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.267      ; 3.875      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.476 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.373      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.486 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.888      ;
; 0.534 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.885      ;
; 0.534 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.885      ;
; 0.534 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.885      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.543 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.440      ; 3.888      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.421      ; 3.867      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.545 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.423      ; 3.869      ;
; 0.552 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.867      ;
; 0.552 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.428      ; 3.867      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.991 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.127     ; 3.883      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.043 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.100     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.097     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.096     ; 3.858      ;
; 96.257 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.114      ; 3.858      ;
; 96.257 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.114      ; 3.858      ;
; 96.257 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.114      ; 3.858      ;
; 96.337 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.193      ; 3.857      ;
; 96.552 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.409      ; 3.858      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.050 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.293      ; 3.585      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.088 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.257      ; 3.587      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.192 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 3.596      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.282 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.599      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.284 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.581      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.604      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.604      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.604      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.604      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.593      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.593      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.593      ;
; 2.332 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.019      ; 3.593      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.028      ; 3.604      ;
; 2.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.015      ; 3.594      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.999      ; 3.586      ;
; 2.351 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.024      ; 3.617      ;
; 2.360 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.022      ; 3.624      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.589      ; 3.588      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.415      ; 3.589      ;
; 3.048 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.333      ; 3.593      ;
; 3.048 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.333      ; 3.593      ;
; 3.048 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.333      ; 3.593      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.316 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.060      ; 3.588      ;
; 3.318 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.593      ;
; 3.318 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.593      ;
; 3.318 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.593      ;
; 3.318 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.593      ;
; 3.318 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.593      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 3.593      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 3.593      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.062      ; 3.593      ;
; 3.319 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.594      ;
; 3.338 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.066      ; 3.616      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 18.484 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 42.47 MHz  ; 42.47 MHz       ; spi_sck                                                     ;                                                   ;
; 105.14 MHz ; 105.14 MHz      ; ad9866_clk                                                  ;                                                   ;
; 106.92 MHz ; 106.92 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 119.49 MHz ; 119.49 MHz      ; clk_10mhz                                                   ;                                                   ;
; 125.82 MHz ; 125.82 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 154.7 MHz  ; 154.7 MHz       ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 210.75 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 262.05 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_ce0                                                     ; 0.097     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.425     ; 0.000         ;
; spi_sck                                                     ; 0.523     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.313     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.768     ; 0.000         ;
; ad9866_clk                                                  ; 2.779     ; 0.000         ;
; virt_ad9866_txclk                                           ; 4.666     ; 0.000         ;
; clk_10mhz                                                   ; 91.631    ; 0.000         ;
; spi_ce1                                                     ; 2496.184  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.490  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.385 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce0                                                     ; 0.267  ; 0.000         ;
; ad9866_clk                                                  ; 0.345  ; 0.000         ;
; spi_ce1                                                     ; 0.379  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; spi_sck                                                     ; 0.447  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.652  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.817  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.284  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.216 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.525  ; 0.000            ;
; clk_10mhz ; 96.335 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.743 ; 0.000            ;
; clk_10mhz ; 2.464 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.775     ; 0.000         ;
; ad9866_clk                                                  ; 5.674     ; 0.000         ;
; spi_sck                                                     ; 31.351    ; 0.000         ;
; clk_10mhz                                                   ; 49.512    ; 0.000         ;
; spi_ce1                                                     ; 1249.298  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.334  ; 0.000         ;
; spi_ce0                                                     ; 1249.376  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.449  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.435  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.935 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.097    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.047      ; 1.979      ;
; 0.115    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.047      ; 1.961      ;
; 0.124    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.047      ; 1.952      ;
; 0.153    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.084      ; 1.960      ;
; 0.171    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.084      ; 1.942      ;
; 0.183    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.047      ; 1.893      ;
; 0.223    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.183      ; 1.989      ;
; 0.297    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.183      ; 1.915      ;
; 0.348    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.032      ; 1.713      ;
; 0.492    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.068      ; 1.605      ;
; 0.503    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.068      ; 1.594      ;
; 0.515    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.094      ; 1.608      ;
; 0.522    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.094      ; 1.601      ;
; 0.536    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.068      ; 1.561      ;
; 0.549    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.068      ; 1.548      ;
; 0.555    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.207      ; 1.681      ;
; 0.672    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.094      ; 1.451      ;
; 0.689    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.059      ; 1.399      ;
; 0.714    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.109     ; 1.206      ;
; 0.726    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.094      ; 1.397      ;
; 0.732    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.109     ; 1.188      ;
; 0.733    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.109     ; 1.187      ;
; 0.741    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; -0.109     ; 1.179      ;
; 0.790    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.135      ; 1.374      ;
; 0.833    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.207      ; 1.403      ;
; 0.844    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.207      ; 1.392      ;
; 0.859    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.082      ; 1.252      ;
; 0.892    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.152      ; 1.289      ;
; 0.917    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.152      ; 1.264      ;
; 0.919    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.082      ; 1.192      ;
; 0.922    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.152      ; 1.259      ;
; 0.940    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.152      ; 1.241      ;
; 2495.255 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.267     ; 4.537      ;
; 2495.378 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 4.589      ;
; 2495.378 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 4.589      ;
; 2495.382 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.267     ; 4.410      ;
; 2495.453 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.248     ; 4.321      ;
; 2495.585 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.293     ; 4.181      ;
; 2495.660 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.182     ; 4.217      ;
; 2495.711 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 4.213      ;
; 2495.711 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 4.213      ;
; 2495.712 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.293     ; 4.054      ;
; 2495.747 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.291     ; 3.984      ;
; 2495.787 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.182     ; 4.090      ;
; 2495.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.179      ; 4.387      ;
; 2495.953 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.097     ; 3.972      ;
; 2496.008 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.332      ; 4.346      ;
; 2496.008 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.332      ; 4.346      ;
; 2496.020 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.870      ;
; 2496.074 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.816      ;
; 2496.102 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.139      ; 4.059      ;
; 2496.172 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.103      ; 3.953      ;
; 2496.172 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.103      ; 3.953      ;
; 2496.173 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.717      ;
; 2496.198 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.008     ; 3.816      ;
; 2496.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 3.765      ;
; 2496.225 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.248     ; 3.549      ;
; 2496.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.008     ; 3.770      ;
; 2496.252 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 3.680      ;
; 2496.253 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.293     ; 3.513      ;
; 2496.268 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 3.656      ;
; 2496.268 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.098     ; 3.656      ;
; 2496.291 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.267     ; 3.501      ;
; 2496.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.591      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.332      ; 4.029      ;
; 2496.325 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.332      ; 4.029      ;
; 2496.331 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.090     ; 3.638      ;
; 2496.337 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.284     ; 3.401      ;
; 2496.362 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.291     ; 3.369      ;
; 2496.383 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.284     ; 3.355      ;
; 2496.390 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.179      ; 3.811      ;
; 2496.404 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.299      ;
; 2496.419 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.139      ; 3.742      ;
; 2496.450 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.253      ;
; 2496.458 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.245      ;
; 2496.500 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.248     ; 3.274      ;
; 2496.504 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.199      ;
; 2496.527 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.284     ; 3.211      ;
; 2496.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.097     ; 3.396      ;
; 2496.541 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.291     ; 3.190      ;
; 2496.554 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.250     ; 3.255      ;
; 2496.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.146      ;
; 2496.594 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.092     ; 3.373      ;
; 2496.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.294      ;
; 2496.597 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.224     ; 3.238      ;
; 2496.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.319     ; 3.100      ;
; 2496.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.240      ;
; 2496.669 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.019      ; 3.409      ;
; 2496.671 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.163     ; 3.225      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.672 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.115     ; 3.157      ;
; 2496.681 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 3.157      ;
; 2496.681 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.106     ; 3.157      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.425 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.001     ; 2.333      ;
; 0.432 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.997     ; 2.330      ;
; 0.462 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.553      ;
; 0.463 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.995     ; 2.301      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.528      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.509      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -1.000     ; 2.222      ;
; 0.612 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 2.445      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.392      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.419      ;
; 0.627 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.388      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.380      ;
; 0.650 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.365      ;
; 0.654 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.359      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.749     ; 2.313      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.342      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.358      ;
; 0.717 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.324      ;
; 0.724 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.337      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.749     ; 2.281      ;
; 0.732 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.309      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.280      ;
; 0.741 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.317      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.318      ;
; 0.745 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.318      ;
; 0.760 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.303      ;
; 0.767 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.291      ;
; 0.768 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.273      ;
; 0.778 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.740     ; 2.241      ;
; 0.778 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.283      ;
; 0.784 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.229      ;
; 0.787 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.254      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.269      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.245      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.245      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.237      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.237      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.234      ;
; 0.831 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 2.210      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 2.199      ;
; 0.868 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.147      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.149      ;
; 0.934 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 2.124      ;
; 0.938 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.746     ; 2.075      ;
; 0.939 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 2.107      ;
; 0.977 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.700     ; 2.082      ;
; 0.980 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.740     ; 2.039      ;
; 0.981 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.714     ; 2.064      ;
; 0.982 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.033      ;
; 1.008 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.740     ; 2.011      ;
; 1.011 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.744     ; 2.004      ;
; 1.021 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.040      ;
; 1.025 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.038      ;
; 1.032 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.700     ; 2.027      ;
; 1.037 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 2.026      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.994      ;
; 1.046 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 2.015      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.992      ;
; 1.054 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.986      ;
; 1.055 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.985      ;
; 1.056 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.750     ; 1.953      ;
; 1.058 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.750     ; 1.951      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.991     ; 1.709      ;
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.998      ;
; 1.060 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.750     ; 1.949      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.700     ; 1.996      ;
; 1.074 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.983      ;
; 1.078 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.718     ; 1.963      ;
; 1.081 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.992     ; 1.686      ;
; 1.084 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.748     ; 1.927      ;
; 1.091 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.999     ; 1.669      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.992     ; 1.674      ;
; 1.094 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.749     ; 1.916      ;
; 1.094 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.969      ;
; 1.096 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.944      ;
; 1.100 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.957      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 1.941      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.958      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.995     ; 1.650      ;
; 1.116 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.941      ;
; 1.121 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.919      ;
; 1.131 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.932      ;
; 1.134 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.929      ;
; 1.137 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.719     ; 1.903      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.702     ; 1.916      ;
; 1.142 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.992     ; 1.625      ;
; 1.144 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.701     ; 1.914      ;
; 1.149 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.696     ; 1.914      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.698     ; 1.901      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.912     ; 1.904      ;
; 1.274 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.537     ; 2.181      ;
; 1.277 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.748     ; 1.734      ;
; 1.292 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.748     ; 1.719      ;
; 1.299 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.713     ; 1.747      ;
; 1.299 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.740     ; 1.720      ;
; 1.301 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.748     ; 1.710      ;
; 1.303 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.692     ; 1.764      ;
; 1.305 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.700     ; 1.754      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.912     ; 1.774      ;
; 1.311 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.740     ; 1.708      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.523 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.757      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.563 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.513      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.574 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.288      ; 5.706      ;
; 0.575 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.371      ; 4.788      ;
; 0.575 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.371      ; 4.788      ;
; 0.575 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.371      ; 4.788      ;
; 0.575 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.371      ; 4.788      ;
; 0.575 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.371      ; 4.788      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.588 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.100      ; 4.504      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.590 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.084      ; 4.486      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.608 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.040      ; 4.424      ;
; 0.625 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.429      ; 4.796      ;
; 0.625 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.429      ; 4.796      ;
; 0.625 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.429      ; 4.796      ;
; 0.625 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.429      ; 4.796      ;
; 0.637 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.458      ; 4.813      ;
; 0.637 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.458      ; 4.813      ;
; 0.637 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.458      ; 4.813      ;
; 0.637 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.458      ; 4.813      ;
; 0.646 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.087      ; 4.433      ;
; 0.646 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 3.087      ; 4.433      ;
; 0.646 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 3.087      ; 4.433      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.672 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.782      ; 4.102      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
; 0.707 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.498      ; 5.783      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.313 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.605      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 2.533      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.403     ; 2.218      ;
; 1.395 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.595      ;
; 1.417 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.885      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.455      ;
; 1.560 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.358      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.413      ; 2.817      ;
; 1.612 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.314      ; 2.694      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 2.273      ;
; 1.622 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.367      ;
; 1.649 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 2.680      ;
; 1.663 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.327      ;
; 1.671 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.515     ; 1.806      ;
; 1.726 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.192      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.314      ; 2.557      ;
; 1.765 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.153      ;
; 1.787 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.202      ;
; 1.791 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.414     ; 1.787      ;
; 1.797 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.192      ;
; 1.816 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.515     ; 1.661      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.690     ; 1.481      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.151      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.454      ;
; 1.852 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.414     ; 1.726      ;
; 1.860 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.058      ;
; 1.862 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.056      ;
; 1.873 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.045      ;
; 1.874 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.115      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 2.012      ;
; 1.880 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.300      ; 2.412      ;
; 1.881 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.515     ; 1.596      ;
; 1.881 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.037      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.089      ;
; 1.904 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.086      ;
; 1.911 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.078      ;
; 1.914 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.076      ;
; 1.914 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.075      ;
; 1.917 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.159      ; 2.001      ;
; 1.919 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.690     ; 1.383      ;
; 1.920 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.300      ; 2.372      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.515     ; 1.556      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.063      ;
; 1.940 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.049      ;
; 1.943 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.047      ;
; 1.943 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.047      ;
; 1.943 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.948      ;
; 1.945 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.446      ;
; 1.956 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.230      ; 2.033      ;
; 1.964 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.427      ;
; 1.965 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.926      ;
; 1.968 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.010     ; 2.014      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.231      ; 2.020      ;
; 1.979 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 2.350      ;
; 1.992 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.400      ; 2.400      ;
; 2.001 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.301      ;
; 2.003 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.334     ; 1.655      ;
; 2.005 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.886      ;
; 2.008 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.294      ;
; 2.009 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.293      ;
; 2.017 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.285      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.182      ; 1.918      ;
; 2.029 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.301      ; 2.264      ;
; 2.032 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.359      ;
; 2.048 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.254      ;
; 2.055 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.350      ; 2.287      ;
; 2.061 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.766     ; 1.165      ;
; 2.094 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.399      ; 2.297      ;
; 2.095 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.328      ; 2.225      ;
; 2.107 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.195      ;
; 2.117 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.337      ; 2.212      ;
; 2.124 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 2.178      ;
; 2.140 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.351      ; 2.203      ;
; 2.165 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.726      ;
; 2.170 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.721      ;
; 2.172 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.719      ;
; 2.173 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.744      ;
; 2.174 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.401      ; 2.219      ;
; 2.181 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.314      ; 2.125      ;
; 2.185 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.327      ; 2.134      ;
; 2.191 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.700      ;
; 2.199 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.692      ;
; 2.201 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.690      ;
; 2.201 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.690      ;
; 2.205 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.131      ; 1.685      ;
; 2.210 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.681      ;
; 2.213 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.678      ;
; 2.215 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.676      ;
; 2.220 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.671      ;
; 2.223 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.668      ;
; 2.224 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.131      ; 1.666      ;
; 2.226 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.158      ; 1.691      ;
; 2.227 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.664      ;
; 2.238 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.653      ;
; 2.239 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.652      ;
; 2.243 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.648      ;
; 2.247 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.401      ; 2.146      ;
; 2.249 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.401      ; 2.144      ;
; 2.252 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.132      ; 1.639      ;
; 2.256 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.341      ; 2.077      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.768 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.080      ; 6.640      ;
; 1.977 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.076      ; 6.593      ;
; 2.219 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.081      ; 6.181      ;
; 2.363 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.076      ; 6.042      ;
; 2.520 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.076      ; 5.876      ;
; 2.160 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.079      ; 6.245      ;
; 2.177 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.074      ; 6.223      ;
; 2.583 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.033      ; 5.936      ;
; 2.620 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.076      ; 5.775      ;
; 2.728 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.211      ; 5.983      ;
; 2.741 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.234      ; 5.997      ;
; 2.808 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.235      ; 5.928      ;
; 3.010 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.212      ; 5.705      ;
; 6.055 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.080      ; 7.353      ;
; 6.420 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.076      ; 6.985      ;
; 6.488 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.081      ; 6.912      ;
; 6.558 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.033      ; 6.961      ;
; 6.609 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.076      ; 6.787      ;
; 6.674 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.079      ; 6.731      ;
; 6.599 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.076      ; 6.971      ;
; 7.078 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.212      ; 6.637      ;
; 7.710 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.211      ; 6.001      ;
; 7.846 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.235      ; 5.890      ;
; 6.209 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.074      ; 7.191      ;
; 6.743 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.076      ; 6.652      ;
; 8.147 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.234      ; 5.591      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                          ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.779 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.240      ; 3.483      ;
; 2.827 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.308      ; 3.503      ;
; 2.861 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.242      ; 3.403      ;
; 2.928 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.240      ; 3.334      ;
; 2.971 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.293      ; 3.344      ;
; 2.971 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.293      ; 3.344      ;
; 3.008 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.308      ; 3.322      ;
; 3.049 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.242      ; 3.215      ;
; 3.085 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.240      ; 3.177      ;
; 3.130 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.619      ; 3.511      ;
; 3.159 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.619      ; 3.482      ;
; 3.182 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.531      ; 3.371      ;
; 3.300 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.242      ; 2.964      ;
; 3.313 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.532      ; 3.241      ;
; 3.343 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[2]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.213      ; 3.402      ;
; 3.343 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.282      ; 2.961      ;
; 3.410 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.531      ; 3.143      ;
; 3.448 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.308      ; 2.882      ;
; 3.509 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.987      ;
; 3.610 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.531      ; 2.943      ;
; 3.635 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.861      ;
; 3.674 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.822      ;
; 3.722 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.288      ; 2.588      ;
; 3.723 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.288      ; 2.587      ;
; 3.761 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.735      ;
; 3.776 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[9]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.077      ; 2.833      ;
; 3.800 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.696      ;
; 3.887 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.609      ;
; 3.904 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.006      ; 3.124      ;
; 3.905 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.006      ; 3.123      ;
; 3.917 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[7]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.077      ; 2.692      ;
; 3.926 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.570      ;
; 3.977 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.674      ;
; 3.989 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.077      ; 2.620      ;
; 4.013 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.483      ;
; 4.030 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.544      ;
; 4.044 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.888      ; 2.866      ;
; 4.052 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.444      ;
; 4.103 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.548      ;
; 4.139 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.357      ;
; 4.142 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.509      ;
; 4.144 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.393      ;
; 4.156 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.418      ;
; 4.158 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 8.258      ;
; 4.178 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.318      ;
; 4.195 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.379      ;
; 4.203 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 8.231      ;
; 4.229 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.422      ;
; 4.234 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.933      ; 2.721      ;
; 4.240 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[4]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.370      ; 2.662      ;
; 4.242 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.519      ;
; 4.260 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.550     ; 8.232      ;
; 4.261 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[5]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.370      ; 2.641      ;
; 4.268 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.383      ;
; 4.270 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.267      ;
; 4.282 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.292      ;
; 4.284 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 8.132      ;
; 4.304 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.546     ; 8.192      ;
; 4.309 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.228      ;
; 4.321 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.253      ;
; 4.323 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 8.093      ;
; 4.329 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[9]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 8.105      ;
; 4.355 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.296      ;
; 4.356 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.295      ;
; 4.368 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.393      ;
; 4.368 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 8.066      ;
; 4.386 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.550     ; 8.106      ;
; 4.394 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.257      ;
; 4.396 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.141      ;
; 4.402 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[3]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.371     ; 1.759      ;
; 4.407 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.354      ;
; 4.408 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[17]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.166      ;
; 4.410 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 8.006      ;
; 4.425 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.550     ; 8.067      ;
; 4.435 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.102      ;
; 4.440 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]        ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.483      ; 2.575      ;
; 4.447 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.127      ;
; 4.449 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 7.967      ;
; 4.450 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.311      ;
; 4.450 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[6]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.370      ; 2.452      ;
; 4.455 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[7]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 7.979      ;
; 4.481 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.170      ;
; 4.482 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.169      ;
; 4.494 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.267      ;
; 4.494 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 7.940      ;
; 4.504 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.147      ;
; 4.512 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.550     ; 7.980      ;
; 4.520 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.391     ; 8.131      ;
; 4.522 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 8.015      ;
; 4.533 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.228      ;
; 4.534 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[15]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.040      ;
; 4.536 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 7.880      ;
; 4.551 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.550     ; 7.941      ;
; 4.553 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.471     ; 8.018      ;
; 4.561 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.505     ; 7.976      ;
; 4.573 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[16]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.468     ; 8.001      ;
; 4.575 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.626     ; 7.841      ;
; 4.576 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.281     ; 8.185      ;
; 4.580 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.471     ; 7.991      ;
; 4.581 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[5]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.608     ; 7.853      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                 ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 4.666 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.712     ; 8.202      ;
; 5.254 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.618     ; 7.708      ;
; 6.238 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.009     ; 7.333      ;
; 6.835 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.477     ; 6.268      ;
; 7.800 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.581     ; 5.199      ;
; 7.935 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.899     ; 4.746      ;
; 8.232 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.581     ; 4.767      ;
; 8.942 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.781     ; 3.857      ;
; 8.943 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.781     ; 3.856      ;
; 8.943 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.781     ; 3.856      ;
; 9.247 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.477     ; 3.856      ;
; 9.250 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.477     ; 3.853      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 91.631 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 8.021      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.029 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.898      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.115 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.537      ;
; 92.304 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.354      ;
; 92.304 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.354      ;
; 92.304 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.354      ;
; 92.304 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.354      ;
; 92.304 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.354      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.377 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 7.550      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.403 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.350     ; 7.249      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.490 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 7.103      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.615 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.978      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.624 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.969      ;
; 92.655 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.003      ;
; 92.655 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.003      ;
; 92.655 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.003      ;
; 92.655 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.003      ;
; 92.655 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 7.003      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 7.231      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 7.231      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 7.231      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 7.231      ;
; 92.702 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 7.231      ;
; 92.788 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.870      ;
; 92.788 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.870      ;
; 92.788 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.870      ;
; 92.788 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.870      ;
; 92.788 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.870      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.829 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.764      ;
; 92.927 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_state.1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.129      ; 7.204      ;
; 92.932 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 7.026      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 92.954 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.409     ; 6.639      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.883      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.883      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.883      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.883      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.883      ;
; 93.053 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.880      ;
; 93.053 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.880      ;
; 93.053 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.880      ;
; 93.053 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.880      ;
; 93.053 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.069     ; 6.880      ;
; 93.076 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.582      ;
; 93.076 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.582      ;
; 93.076 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.582      ;
; 93.076 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.582      ;
; 93.076 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.582      ;
; 93.119 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.539      ;
; 93.119 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.539      ;
; 93.119 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.344     ; 6.539      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.184 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.906      ;
; 2496.351 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.739      ;
; 2496.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.708      ;
; 2496.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.616      ;
; 2496.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.576      ;
; 2496.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.575      ;
; 2496.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.601      ;
; 2496.630 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.460      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.128     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.125     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.123     ; 3.157      ;
; 2496.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.409      ;
; 2496.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.408      ;
; 2496.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.378      ;
; 2496.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.377      ;
; 2496.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.286      ;
; 2496.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.285      ;
; 2496.864 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.271      ;
; 2496.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 3.270      ;
; 2496.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 3.189      ;
; 2496.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.172      ;
; 2496.960 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.130      ;
; 2496.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.129      ;
; 2497.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 2.954      ;
; 2497.085 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 3.005      ;
; 2497.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 2.948      ;
; 2497.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.588     ; 2.317      ;
; 2497.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 2.974      ;
; 2497.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.065      ; 2.935      ;
; 2497.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.882      ;
; 2497.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.283      ; 3.082      ;
; 2497.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 2.768      ;
; 2497.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.113      ; 2.867      ;
; 2497.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 2.762      ;
; 2497.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.734      ;
; 2497.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.726      ;
; 2497.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.065      ; 2.749      ;
; 2497.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 2.608      ;
; 2497.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.059      ; 2.622      ;
; 2497.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.197      ; 2.755      ;
; 2497.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.230     ; 2.279      ;
; 2497.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.103      ; 2.635      ;
; 2497.548 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.542      ;
; 2497.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.065      ; 2.558      ;
; 2497.577 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.071      ; 2.553      ;
; 2497.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 2.770      ;
; 2497.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.103      ; 2.570      ;
; 2497.664 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.245      ; 2.640      ;
; 2497.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.422      ;
; 2497.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.068      ; 2.422      ;
; 2497.681 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 2.295      ;
; 2497.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.059      ; 2.436      ;
; 2497.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.103      ; 2.449      ;
; 2497.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.229      ; 2.555      ;
; 2497.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.046     ; 2.231      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2599.490 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.225     ; 4.453      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2600.027 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 3.914      ;
; 2601.531 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 2.410      ;
; 2601.919 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 2.022      ;
; 2601.922 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.227     ; 2.019      ;
; 5202.646 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.617      ;
; 5202.672 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.591      ;
; 5202.854 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.405      ;
; 5202.854 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.405      ;
; 5202.854 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.405      ;
; 5202.854 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.405      ;
; 5202.873 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.390      ;
; 5202.899 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.364      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5202.909 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.355      ;
; 5203.048 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.215      ;
; 5203.048 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.211      ;
; 5203.048 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.211      ;
; 5203.048 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.211      ;
; 5203.048 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.211      ;
; 5203.074 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.189      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.103 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 5.161      ;
; 5203.131 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.131 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.132      ;
; 5203.157 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.106      ;
; 5203.157 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.106      ;
; 5203.184 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.079      ;
; 5203.210 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 5.053      ;
; 5203.235 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.024      ;
; 5203.235 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.024      ;
; 5203.235 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.024      ;
; 5203.235 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 5.024      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.290 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.974      ;
; 5203.305 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.958      ;
; 5203.331 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.932      ;
; 5203.334 ; profile:profile_CW|timer[8]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.929      ;
; 5203.337 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.922      ;
; 5203.337 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.922      ;
; 5203.337 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.922      ;
; 5203.337 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.922      ;
; 5203.356 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.903      ;
; 5203.356 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.903      ;
; 5203.356 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.903      ;
; 5203.356 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.076     ; 4.903      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.359 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.068     ; 4.908      ;
; 5203.360 ; profile:profile_CW|timer[8]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.903      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.392 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.872      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.411 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 4.853      ;
; 5203.443 ; profile:profile_CW|timer[5]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 4.820      ;
; 5203.453 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.086     ; 4.796      ;
; 5203.453 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.086     ; 4.796      ;
; 5203.453 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.086     ; 4.796      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.385 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.880      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.386 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.387 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.878      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.388 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.876      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.545 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.720      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.718      ;
; 33325.546 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.717      ;
; 33325.673 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.590      ;
; 33325.720 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.543      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.752 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.513      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.753 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.511      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.757 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.070     ; 7.508      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.758 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.506      ;
; 33325.880 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.383      ;
; 33325.916 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.347      ;
; 33325.983 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.280      ;
; 33326.043 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.220      ;
; 33326.066 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.197      ;
; 33326.087 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.176      ;
; 33326.113 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.072     ; 7.150      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.267 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.520      ; 1.017      ;
; 0.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.520      ; 1.036      ;
; 0.347 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.785      ; 1.362      ;
; 0.360 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 0.915      ;
; 0.403 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.520      ; 1.153      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.669      ;
; 0.451 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.454      ; 1.100      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.759      ;
; 0.471 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.759      ;
; 0.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 0.760      ;
; 0.476 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.717      ;
; 0.510 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.752      ;
; 0.514 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.839      ; 1.583      ;
; 0.520 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.822      ; 1.572      ;
; 0.523 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.768      ;
; 0.533 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.563      ;
; 0.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.864      ; 1.633      ;
; 0.542 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.745      ;
; 0.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.764      ;
; 0.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.574      ; 1.356      ;
; 0.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.822      ; 1.605      ;
; 0.564 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.806      ; 1.600      ;
; 0.565 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.784      ;
; 0.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.598      ;
; 0.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.839      ; 1.639      ;
; 0.570 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.358      ; 1.123      ;
; 0.574 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.785      ; 1.589      ;
; 0.605 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.846      ;
; 0.606 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.847      ;
; 0.613 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.839      ; 1.682      ;
; 0.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.556      ; 1.412      ;
; 0.634 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.936      ;
; 0.638 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.105     ; 0.728      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.785      ; 1.656      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.574      ; 1.445      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.884      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.884      ;
; 0.646 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.839      ; 1.715      ;
; 0.649 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.806      ; 1.685      ;
; 0.650 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.891      ;
; 0.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.853      ;
; 0.650 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.891      ;
; 0.661 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.105     ; 0.751      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.907      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.864      ; 1.758      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.870      ;
; 0.675 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.916      ;
; 0.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.929      ;
; 0.716 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.957      ;
; 0.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.921      ;
; 0.726 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.093      ; 1.014      ;
; 0.731 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.934      ;
; 0.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.951      ;
; 0.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.939      ;
; 0.747 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.454      ; 1.396      ;
; 0.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.975      ;
; 0.759 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.002      ;
; 0.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.967      ;
; 0.766 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.393      ; 1.354      ;
; 0.769 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.008      ; 0.972      ;
; 0.773 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.105     ; 0.863      ;
; 0.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.998      ;
; 0.780 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.637      ; 1.647      ;
; 0.786 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.816      ;
; 0.787 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.599      ; 1.616      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.839      ; 1.857      ;
; 0.791 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.599      ; 1.620      ;
; 0.800 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 1.044      ;
; 0.802 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.637      ; 1.669      ;
; 0.823 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 1.125      ;
; 0.836 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.095      ; 1.126      ;
; 0.838 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.360      ; 1.393      ;
; 0.839 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[10]                                             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.105     ; 0.929      ;
; 0.845 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.821      ; 1.896      ;
; 0.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.541      ; 1.617      ;
; 0.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.822      ; 1.898      ;
; 0.852 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[4]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.105     ; 0.942      ;
; 0.853 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.800      ; 1.883      ;
; 0.854 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.312      ; 1.361      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.345 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][2]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.374      ; 0.914      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.738      ;
; 0.439 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.738      ;
; 0.440 ; transmitter:transmitter_inst|counter[0]                                                                                            ; transmitter:transmitter_inst|counter[0]                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.684      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.097      ; 0.738      ;
; 0.448 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.125      ; 0.768      ;
; 0.448 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.125      ; 0.768      ;
; 0.449 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.125      ; 0.769      ;
; 0.453 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.767      ;
; 0.454 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[37]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[37]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.410      ; 1.059      ;
; 0.455 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.119      ; 0.769      ;
; 0.458 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.757      ;
; 0.458 ; transmitter:transmitter_inst|CicInterpM5:in2|dq0[5]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|q1[5]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.500      ; 1.153      ;
; 0.461 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.760      ;
; 0.469 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.715      ;
; 0.470 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.471 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.762      ;
; 0.471 ; receiver:receiver_rx_inst|cordic:cordic_inst|X[0][18]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|Y[1][18]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.434      ; 1.100      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[4]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.097      ; 0.764      ;
; 0.477 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.768      ;
; 0.479 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.410      ; 1.084      ;
; 0.481 ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                  ; receiver:receiver_rx_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.410      ; 1.086      ;
; 0.483 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[9]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.353      ; 1.066      ;
; 0.486 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[3]                                             ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.734      ;
; 0.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[3]                                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_brp|dffe3a[3]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.731      ;
; 0.489 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.489 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[6][1]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[7][1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[8]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[9] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.379 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.524      ; 1.133      ;
; 0.393 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 0.737      ;
; 0.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.524      ; 1.162      ;
; 0.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 1.130      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.669      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.745      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.736      ;
; 0.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.847      ;
; 0.640 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.884      ;
; 0.644 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.888      ;
; 0.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 1.371      ;
; 0.678 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 1.387      ;
; 0.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.937      ;
; 0.686 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.485      ; 1.401      ;
; 0.696 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.951      ;
; 0.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.485      ; 1.413      ;
; 0.706 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.961      ;
; 0.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.958      ;
; 0.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.440      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.485      ; 1.437      ;
; 0.723 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.067      ;
; 0.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.485      ; 1.439      ;
; 0.726 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.981      ;
; 0.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.485      ; 1.445      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.455      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.079      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.994      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.461      ;
; 0.746 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.468      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.990      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.477      ;
; 0.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 1.015      ;
; 0.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.105      ;
; 0.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.105      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.007      ;
; 0.767 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.009      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.421      ;
; 0.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.014      ;
; 0.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.017      ;
; 0.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.428      ;
; 0.788 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.319      ; 1.337      ;
; 0.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.429      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.469      ;
; 0.818 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.436      ;
; 0.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.444      ;
; 0.828 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.446      ;
; 0.832 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.484      ;
; 0.913 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.568      ; 1.711      ;
; 0.922 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 1.177      ;
; 0.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.282      ;
; 0.938 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.282      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.199      ;
; 0.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.251     ; 0.911      ;
; 0.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.251     ; 0.911      ;
; 0.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.251     ; 0.915      ;
; 1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 1.712      ;
; 1.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.236      ; 1.438      ;
; 1.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.263      ;
; 1.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.529      ; 1.798      ;
; 1.042 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.351      ; 1.623      ;
; 1.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.306      ; 1.580      ;
; 1.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.312      ; 1.615      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.424      ;
; 1.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.706      ;
; 1.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.306      ; 1.649      ;
; 1.121 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.363      ;
; 1.122 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.364      ;
; 1.122 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.388      ; 1.740      ;
; 1.129 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.473      ;
; 1.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.212     ; 1.134      ;
; 1.157 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.524      ; 1.911      ;
; 1.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 1.413      ;
; 1.161 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.402      ;
; 1.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.215      ; 1.608      ;
; 1.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.524      ; 1.935      ;
; 1.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.430      ;
; 1.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 1.430      ;
; 1.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.251     ; 1.150      ;
; 1.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.524      ; 1.977      ;
; 1.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.492      ; 1.959      ;
; 1.242 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 1.951      ;
; 1.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.319      ; 1.794      ;
; 1.272 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.285      ; 1.752      ;
; 1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.025     ; 1.448      ;
; 1.300 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.479      ; 2.009      ;
; 1.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 1.983      ;
; 1.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.687      ;
; 1.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.149      ; 1.687      ;
; 1.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.047      ; 1.588      ;
; 1.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.422      ; 2.002      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.460 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.723      ;
; 0.522 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.788      ;
; 0.646 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.295      ;
; 0.694 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.697 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.701 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.703 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.966      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.353      ;
; 0.710 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.711 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.974      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.713 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.713 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.976      ;
; 0.714 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.725 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.370      ;
; 0.727 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.990      ;
; 0.745 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.395      ;
; 0.762 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.028      ;
; 0.764 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.030      ;
; 0.766 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.032      ;
; 0.777 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.043      ;
; 0.779 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.423      ;
; 0.779 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.045      ;
; 0.783 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.049      ;
; 0.903 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.175      ;
; 0.913 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.558      ;
; 0.956 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.605      ;
; 0.964 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.969 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.232      ;
; 0.969 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.236      ;
; 0.970 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.237      ;
; 0.973 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.617      ;
; 1.008 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.652      ;
; 1.013 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.015 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.017 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.017 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.018 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.283      ;
; 1.020 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.664      ;
; 1.021 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.021 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.284      ;
; 1.022 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.028 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.293      ;
; 1.029 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.294      ;
; 1.031 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.294      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.509 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.775      ;
; 0.626 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.892      ;
; 0.669 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.935      ;
; 0.698 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.967      ;
; 0.704 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.970      ;
; 0.708 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.710 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.715 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.720 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.722 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.988      ;
; 0.735 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.001      ;
; 0.739 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.005      ;
; 0.744 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.010      ;
; 0.745 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.011      ;
; 0.757 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.023      ;
; 0.848 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.114      ;
; 1.023 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.289      ;
; 1.025 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.291      ;
; 1.028 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.030 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.034 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.037 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.039 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.041 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.047 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.313      ;
; 1.049 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.316      ;
; 1.051 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.318      ;
; 1.055 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.321      ;
; 1.099 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.365      ;
; 1.124 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.124 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.390      ;
; 1.129 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.129 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.136 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.403      ;
; 1.137 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.402      ;
; 1.138 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.141 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.407      ;
; 1.142 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.408      ;
; 1.145 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.411      ;
; 1.147 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.413      ;
; 1.150 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.153 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.423      ;
; 1.157 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.159 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.425      ;
; 1.162 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.427      ;
; 1.162 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.163 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.429      ;
; 1.163 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.429      ;
; 1.165 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.430      ;
; 1.169 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.172 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.437      ;
; 1.172 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.438      ;
; 1.173 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.439      ;
; 1.174 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.440      ;
; 1.177 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.443      ;
; 1.246 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.512      ;
; 1.251 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.517      ;
; 1.251 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.517      ;
; 1.259 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.524      ;
; 1.259 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.525      ;
; 1.260 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.525      ;
; 1.260 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.526      ;
; 1.269 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.535      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.599 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.866      ;
; 0.601 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.867      ;
; 0.614 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.879      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.686 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.689 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.709 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.981      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.724 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.990      ;
; 0.734 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.000      ;
; 0.739 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.005      ;
; 0.760 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 1.006      ;
; 0.765 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 1.011      ;
; 0.776 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.051      ; 1.022      ;
; 0.806 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.072      ;
; 0.893 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.346      ; 1.434      ;
; 0.910 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.176      ;
; 0.910 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.346      ; 1.451      ;
; 0.939 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.346      ; 1.480      ;
; 0.998 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.346      ; 1.539      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.010 ; counter[22]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.276      ;
; 1.010 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.276      ;
; 1.011 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.277      ;
; 1.011 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.014 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.280      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.759      ;
; 0.448 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.760      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.450 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.745      ;
; 0.451 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.747      ;
; 0.464 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.759      ;
; 0.472 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.716      ;
; 0.490 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.738      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.739      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.497 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.741      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.744      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.744      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.745      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.759      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.760      ;
; 0.518 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.761      ;
; 0.519 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.762      ;
; 0.557 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.372      ; 1.124      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.131      ; 0.905      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.377      ; 1.151      ;
; 0.589 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.901      ;
; 0.611 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.923      ;
; 0.611 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.117      ; 0.923      ;
; 0.619 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.100      ; 0.914      ;
; 0.620 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.865      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.868      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.921      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.869      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.923      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.869      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.869      ;
; 0.626 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.869      ;
; 0.626 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.869      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.869      ;
; 0.636 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.103      ; 0.934      ;
; 0.637 ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.884      ;
; 0.638 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.881      ;
; 0.648 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.891      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rreg[17] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.920      ;
; 0.676 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.921      ;
; 0.676 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.921      ;
; 0.676 ; spi_slave:spi_slave_rx2_inst|rreg[10] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.922      ;
; 0.676 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.922      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.921      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.920      ;
; 0.679 ; spi_slave:spi_slave_rx_inst|rreg[29]  ; spi_slave:spi_slave_rx_inst|rreg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.046      ; 0.920      ;
; 0.679 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.924      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.923      ;
; 0.681 ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.662      ; 1.538      ;
; 0.685 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; -0.135     ; 0.745      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.652 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.409      ; 5.301      ;
; 0.690 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.245      ; 5.175      ;
; 0.699 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.243      ; 5.182      ;
; 0.939 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.410      ; 5.589      ;
; 1.069 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.386      ; 5.695      ;
; 1.693 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.386      ; 6.319      ;
; 1.902 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.249      ; 6.391      ;
; 1.903 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.251      ; 6.394      ;
; 1.435 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.246      ; 5.921      ;
; 2.049 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.245      ; 6.534      ;
; 1.499 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.245      ; 5.984      ;
; 2.228 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.201      ; 6.669      ;
; 2.410 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.249      ; 6.899      ;
; 5.775 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.386      ; 5.421      ;
; 5.965 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.410      ; 5.635      ;
; 6.025 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.249      ; 5.534      ;
; 6.028 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.409      ; 5.697      ;
; 6.041 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.386      ; 5.687      ;
; 6.045 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.246      ; 5.551      ;
; 5.964 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.245      ; 5.469      ;
; 6.079 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.243      ; 5.582      ;
; 6.113 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.245      ; 5.618      ;
; 6.217 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.251      ; 5.728      ;
; 6.221 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.201      ; 5.682      ;
; 6.539 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.249      ; 6.048      ;
; 6.240 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 4.245      ; 5.745      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.817 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.504      ; 1.150      ;
; 0.869 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.588      ; 1.682      ;
; 0.890 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.173      ;
; 0.910 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.193      ;
; 0.955 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.864      ;
; 0.961 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.692      ; 1.878      ;
; 0.991 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.900      ;
; 1.003 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.600      ; 1.828      ;
; 1.039 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.684      ; 1.948      ;
; 1.044 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.628      ; 1.897      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.636      ; 1.911      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.683      ; 1.958      ;
; 1.052 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.614      ; 1.891      ;
; 1.062 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.345      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.682      ; 1.988      ;
; 1.112 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 1.934      ;
; 1.112 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.502      ; 1.443      ;
; 1.118 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 1.941      ;
; 1.123 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.502      ; 1.454      ;
; 1.127 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.624      ; 1.976      ;
; 1.129 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.412      ;
; 1.130 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 1.953      ;
; 1.133 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.613      ; 1.971      ;
; 1.142 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.682      ; 2.049      ;
; 1.143 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.682      ; 2.050      ;
; 1.144 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.587      ; 1.956      ;
; 1.150 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.435      ;
; 1.157 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.682      ; 2.064      ;
; 1.161 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.446      ;
; 1.166 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.449      ;
; 1.168 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 1.991      ;
; 1.170 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.455      ;
; 1.174 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.459      ;
; 1.175 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.635      ; 2.035      ;
; 1.177 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.460      ;
; 1.182 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.467      ;
; 1.183 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.468      ;
; 1.185 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.470      ;
; 1.186 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.471      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.474      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 2.011      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.474      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.588      ; 2.008      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.482      ;
; 1.199 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.484      ;
; 1.200 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 2.023      ;
; 1.201 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 2.023      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.512      ;
; 1.209 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.494      ;
; 1.209 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.494      ;
; 1.214 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.499      ;
; 1.218 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.503      ;
; 1.226 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.480      ; 1.535      ;
; 1.231 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.516      ;
; 1.239 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.524      ;
; 1.284 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.597      ; 2.106      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.624      ; 2.147      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.456      ;
; 1.313 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.504      ; 1.646      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.587      ; 2.154      ;
; 1.344 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.260      ; 1.829      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.641      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.656      ;
; 1.391 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.676      ;
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.772      ;
; 1.399 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.777      ;
; 1.399 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.779      ;
; 1.402 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 2.229      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.785      ;
; 1.407 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.787      ;
; 1.410 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.522     ; 1.113      ;
; 1.420 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.800      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.800      ;
; 1.427 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.805      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.132     ; 1.524      ;
; 1.436 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.816      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.817      ;
; 1.439 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.456      ; 1.724      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.420     ; 1.248      ;
; 1.445 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.756      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.238     ; 1.435      ;
; 1.452 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.238     ; 1.439      ;
; 1.455 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.835      ;
; 1.465 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.776      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.238     ; 1.456      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.132     ; 1.570      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.791      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.858      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.798      ;
; 1.490 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.801      ;
; 1.499 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.551      ; 1.879      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.624      ; 2.349      ;
; 1.541 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.420     ; 1.346      ;
; 1.560 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.602      ; 2.387      ;
; 1.566 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.944      ;
; 1.569 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 1.947      ;
; 1.614 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.482      ; 1.925      ;
; 1.623 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.238     ; 1.610      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.598      ; 2.467      ;
; 1.653 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.549      ; 2.031      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.284 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.221      ;
; 1.446 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.383      ;
; 1.455 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.392      ;
; 1.533 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.298     ; 1.460      ;
; 1.714 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.293     ; 1.646      ;
; 1.752 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.293     ; 1.684      ;
; 1.772 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.172      ;
; 1.795 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.457     ; 1.167      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.206      ;
; 1.814 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.214      ;
; 1.821 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.459     ; 1.191      ;
; 1.821 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.459     ; 1.191      ;
; 1.841 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.459     ; 1.211      ;
; 1.944 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.360      ;
; 1.948 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.348      ;
; 1.949 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.365      ;
; 1.953 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.369      ;
; 1.962 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.288     ; 1.899      ;
; 1.963 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.648     ; 1.540      ;
; 1.965 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.648     ; 1.542      ;
; 1.969 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.371      ;
; 1.980 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.648     ; 1.557      ;
; 1.988 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.404      ;
; 1.998 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.414      ;
; 2.009 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.409      ;
; 2.015 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.415      ;
; 2.017 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.417      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.451      ;
; 2.038 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.452      ;
; 2.039 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.461      ;
; 2.050 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.464      ;
; 2.052 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.427      ;
; 2.064 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.486      ;
; 2.070 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.492      ;
; 2.074 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.496      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.498      ;
; 2.083 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.458      ;
; 2.088 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.490      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.511      ;
; 2.090 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.465      ;
; 2.094 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.462      ;
; 2.094 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.648     ; 1.671      ;
; 2.097 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.511      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.506      ;
; 2.116 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.454     ; 1.491      ;
; 2.125 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.527      ;
; 2.127 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.453     ; 1.503      ;
; 2.127 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.495      ;
; 2.128 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.407     ; 1.550      ;
; 2.130 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.532      ;
; 2.130 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.700     ; 1.259      ;
; 2.135 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.549      ;
; 2.141 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.453     ; 1.517      ;
; 2.148 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.516      ;
; 2.151 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.453     ; 1.527      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.523      ;
; 2.169 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.537      ;
; 2.223 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.641      ;
; 2.236 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.418     ; 1.647      ;
; 2.237 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.653      ;
; 2.246 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.416     ; 1.659      ;
; 2.246 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.664      ;
; 2.250 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.645      ;
; 2.252 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.647      ;
; 2.254 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.672      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.418     ; 1.671      ;
; 2.265 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.660      ;
; 2.272 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.418     ; 1.683      ;
; 2.273 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.427     ; 1.675      ;
; 2.273 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.691      ;
; 2.276 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.694      ;
; 2.281 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.678      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.462     ; 1.649      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.701      ;
; 2.291 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.418     ; 1.702      ;
; 2.292 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.418     ; 1.703      ;
; 2.302 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.464     ; 1.667      ;
; 2.304 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.695     ; 1.438      ;
; 2.308 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.703      ;
; 2.309 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.704      ;
; 2.310 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.461     ; 1.678      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.708      ;
; 2.317 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.464     ; 1.682      ;
; 2.320 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.738      ;
; 2.323 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.464     ; 1.688      ;
; 2.327 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.415     ; 1.741      ;
; 2.338 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.457     ; 1.710      ;
; 2.348 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.695     ; 1.482      ;
; 2.349 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.698     ; 1.480      ;
; 2.351 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.695     ; 1.485      ;
; 2.353 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.453     ; 1.729      ;
; 2.354 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.770      ;
; 2.360 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.702     ; 1.487      ;
; 2.363 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.411     ; 1.781      ;
; 2.369 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.694     ; 1.504      ;
; 2.370 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.434     ; 1.765      ;
; 2.395 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.413     ; 1.811      ;
; 2.398 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.453     ; 1.774      ;
; 2.421 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.429     ; 1.821      ;
; 2.433 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.457     ; 1.805      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.216 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.346     ; 3.680      ;
; 12.221 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.346     ; 3.685      ;
; 12.510 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.639     ; 3.681      ;
; 12.510 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.639     ; 3.681      ;
; 12.510 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.639     ; 3.681      ;
; 13.024 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.447     ; 4.387      ;
; 13.322 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.752     ; 4.380      ;
; 13.394 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.447     ; 4.757      ;
; 14.458 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.346     ; 5.922      ;
; 15.217 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.898     ; 7.129      ;
; 16.178 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.482     ; 7.506      ;
; 16.568 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.572     ; 7.806      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.525 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.080      ; 3.547      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.646 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 3.554      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.675 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.233      ; 3.550      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.685 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.238      ; 3.545      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.902 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.466      ; 3.556      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.913 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.478      ; 3.557      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.513      ; 3.551      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.513      ; 3.551      ;
; 0.954 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.513      ; 3.551      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.964 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.538      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.966 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.510      ; 3.536      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.970 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.535      ; 3.557      ;
; 0.971 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.536      ;
; 0.971 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.515      ; 3.536      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.335 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 3.552      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.531      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.531      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.090     ; 3.527      ;
; 96.385 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.086     ; 3.531      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.532      ;
; 96.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.531      ;
; 96.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.531      ;
; 96.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.531      ;
; 96.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.531      ;
; 96.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.531      ;
; 96.606 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.135      ; 3.531      ;
; 96.606 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.135      ; 3.531      ;
; 96.606 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.135      ; 3.531      ;
; 96.663 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.192      ; 3.531      ;
; 96.864 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.389      ; 3.527      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.251      ; 3.219      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.209      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.865 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.121      ; 3.211      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.871 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.125      ; 3.221      ;
; 1.878 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.223      ;
; 1.878 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.223      ;
; 1.878 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.223      ;
; 1.878 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.120      ; 3.223      ;
; 1.900 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.214      ;
; 1.900 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.214      ;
; 1.900 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.214      ;
; 1.900 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.089      ; 3.214      ;
; 1.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.078      ; 3.214      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.921 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.077      ; 3.223      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.923 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.062      ; 3.210      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.929 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.088      ; 3.242      ;
; 1.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.078      ; 3.236      ;
; 1.965 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.219      ;
; 1.965 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.219      ;
; 1.965 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.219      ;
; 1.965 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.219      ;
; 1.965 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.029      ; 3.219      ;
; 1.969 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 3.221      ;
; 1.983 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.035      ; 3.243      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.552      ; 3.211      ;
; 2.627 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.391      ; 3.213      ;
; 2.687 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.332      ; 3.214      ;
; 2.687 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.332      ; 3.214      ;
; 2.687 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.332      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.960 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.059      ; 3.214      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 3.214      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 3.214      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 3.214      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.964 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.052      ; 3.211      ;
; 2.983 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.057      ; 3.235      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 19.073 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.595     ; 0.000         ;
; spi_ce0                                                     ; 1.693     ; 0.000         ;
; ad9866_clk                                                  ; 2.264     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.450     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.795     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.296     ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.790     ; 0.000         ;
; clk_10mhz                                                   ; 96.043    ; 0.000         ;
; spi_ce1                                                     ; 2498.305  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2601.993  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33329.648 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; spi_ce0                                                     ; 0.049 ; 0.000         ;
; spi_ce1                                                     ; 0.119 ; 0.000         ;
; ad9866_clk                                                  ; 0.148 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; clk_10mhz                                                   ; 0.188 ; 0.000         ;
; spi_sck                                                     ; 0.188 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.193 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.361 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.402 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.558 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.151  ; 0.000            ;
; clk_10mhz ; 98.141 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.285 ; 0.000            ;
; clk_10mhz ; 1.269 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.893     ; 0.000         ;
; ad9866_clk                                                  ; 5.453     ; 0.000         ;
; spi_sck                                                     ; 30.966    ; 0.000         ;
; clk_10mhz                                                   ; 49.190    ; 0.000         ;
; spi_ce1                                                     ; 1249.012  ; 0.000         ;
; spi_ce0                                                     ; 1249.034  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.555  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.686  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.673  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.211 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.595 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.175      ; 2.557      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.654 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.787      ;
; 0.669 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.419      ; 2.727      ;
; 0.669 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.419      ; 2.727      ;
; 0.669 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.419      ; 2.727      ;
; 0.669 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.419      ; 2.727      ;
; 0.669 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.419      ; 2.727      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.688 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.325      ; 2.614      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.690 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.336      ; 2.623      ;
; 0.695 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.472      ; 2.754      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.696 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.331      ; 2.612      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.500      ; 2.763      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.500      ; 2.763      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.500      ; 2.763      ;
; 0.714 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.500      ; 2.763      ;
; 0.729 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.452      ; 2.700      ;
; 0.729 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.452      ; 2.700      ;
; 0.729 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.452      ; 2.700      ;
; 0.729 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.452      ; 2.700      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.744 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.343      ; 2.576      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.745 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.311      ; 2.543      ;
; 0.782 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.337      ; 2.532      ;
; 0.782 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.337      ; 2.532      ;
; 0.782 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.337      ; 2.532      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.787 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.335      ; 2.525      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
; 0.820 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.326      ; 2.483      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                ;
+----------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                       ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.693    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.777      ; 1.083      ;
; 1.735    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.777      ; 1.041      ;
; 1.777    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.761      ; 0.983      ;
; 1.793    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.761      ; 0.967      ;
; 1.805    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.783      ; 0.977      ;
; 1.811    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.783      ; 0.971      ;
; 1.818    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.783      ; 0.964      ;
; 1.839    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.783      ; 0.943      ;
; 1.893    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.775      ; 0.881      ;
; 1.935    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.741      ; 0.805      ;
; 1.937    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.741      ; 0.803      ;
; 1.968    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.741      ; 0.772      ;
; 1.976    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.809      ; 0.832      ;
; 1.992    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.795      ; 0.802      ;
; 1.996    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.741      ; 0.744      ;
; 2.012    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.795      ; 0.782      ;
; 2.016    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.795      ; 0.778      ;
; 2.019    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.795      ; 0.775      ;
; 2.033    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.766      ; 0.732      ;
; 2.075    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.784      ; 0.708      ;
; 2.076    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.809      ; 0.732      ;
; 2.079    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.665      ; 0.585      ;
; 2.080    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.809      ; 0.728      ;
; 2.081    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.665      ; 0.583      ;
; 2.083    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.665      ; 0.581      ;
; 2.089    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_datain_reg0    ; spi_sck      ; spi_ce0     ; 2.000        ; 0.665      ; 0.575      ;
; 2.123    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.645      ;
; 2.133    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.635      ;
; 2.136    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.632      ;
; 2.148    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.769      ; 0.620      ;
; 2.154    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.765      ; 0.610      ;
; 2.179    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_datain_reg0     ; spi_sck      ; spi_ce0     ; 2.000        ; 0.765      ; 0.585      ;
; 2497.660 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.184     ; 2.185      ;
; 2497.735 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.184     ; 2.110      ;
; 2497.823 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.202     ; 2.004      ;
; 2497.847 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 2.006      ;
; 2497.882 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.031     ; 2.094      ;
; 2497.883 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.031     ; 2.093      ;
; 2497.894 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 2.015      ;
; 2497.898 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.202     ; 1.929      ;
; 2497.969 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 1.940      ;
; 2497.990 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.838      ;
; 2498.025 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 1.926      ;
; 2498.026 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 1.925      ;
; 2498.133 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.853      ;
; 2498.140 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.184     ; 1.705      ;
; 2498.144 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.202     ; 1.683      ;
; 2498.148 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.134      ; 1.993      ;
; 2498.180 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 1.791      ;
; 2498.196 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.064      ; 1.875      ;
; 2498.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 1.736      ;
; 2498.231 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 1.963      ;
; 2498.232 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 1.962      ;
; 2498.235 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.618      ;
; 2498.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 1.725      ;
; 2498.245 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.051     ; 1.711      ;
; 2498.246 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 1.588      ;
; 2498.255 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.058     ; 1.716      ;
; 2498.266 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.562      ;
; 2498.275 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.064      ; 1.796      ;
; 2498.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.173     ; 1.559      ;
; 2498.276 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.728      ;
; 2498.280 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 1.799      ;
; 2498.281 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 1.798      ;
; 2498.286 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 1.679      ;
; 2498.291 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.664      ;
; 2498.292 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.177     ; 1.560      ;
; 2498.301 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 1.650      ;
; 2498.301 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.159     ; 1.569      ;
; 2498.302 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.056     ; 1.649      ;
; 2498.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.003     ; 1.699      ;
; 2498.310 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 1.884      ;
; 2498.311 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.187      ; 1.883      ;
; 2498.337 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 1.526      ;
; 2498.343 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 1.574      ;
; 2498.348 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.480      ;
; 2498.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 1.614      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.471      ;
; 2498.361 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.676      ;
; 2498.362 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.184     ; 1.483      ;
; 2498.364 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.489      ;
; 2498.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.460      ;
; 2498.368 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 1.541      ;
; 2498.381 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.016      ; 1.664      ;
; 2498.384 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.184     ; 1.461      ;
; 2498.386 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.442      ;
; 2498.389 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.087     ; 1.553      ;
; 2498.397 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.431      ;
; 2498.414 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.414      ;
; 2498.415 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 1.494      ;
; 2498.416 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 1.501      ;
; 2498.428 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 1.558      ;
; 2498.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.385      ;
; 2498.443 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.134      ; 1.698      ;
; 2498.468 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.239     ; 1.300      ;
; 2498.471 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.357      ;
; 2498.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.349      ;
; 2498.491 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.112     ; 1.426      ;
; 2498.497 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.031     ; 1.479      ;
; 2498.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.179     ; 1.320      ;
+----------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                          ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.264 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.436      ; 2.179      ;
; 2.289 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.461      ; 2.179      ;
; 2.302 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.434      ; 2.139      ;
; 2.358 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.436      ; 2.085      ;
; 2.363 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.461      ; 2.105      ;
; 2.411 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.592      ; 2.188      ;
; 2.419 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.434      ; 2.022      ;
; 2.419 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.592      ; 2.180      ;
; 2.430 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.466      ; 2.043      ;
; 2.430 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.466      ; 2.043      ;
; 2.444 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.436      ; 1.999      ;
; 2.466 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.548      ; 2.089      ;
; 2.509 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.434      ; 1.932      ;
; 2.527 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.557      ; 2.037      ;
; 2.572 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.440      ; 1.875      ;
; 2.578 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.548      ; 1.977      ;
; 2.588 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.461      ; 1.880      ;
; 2.642 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.548      ; 1.913      ;
; 2.794 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.751      ; 1.964      ;
; 2.796 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                   ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.751      ; 1.962      ;
; 2.802 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.463      ; 1.668      ;
; 2.802 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.463      ; 1.668      ;
; 2.918 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.706      ; 1.795      ;
; 2.988 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                    ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.718      ; 1.737      ;
; 5.683 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[2]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.875      ; 1.709      ;
; 6.007 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[9]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.791      ; 1.301      ;
; 6.020 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[7]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.791      ; 1.288      ;
; 6.078 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[8]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.791      ; 1.230      ;
; 6.181 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[4]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.950      ; 1.286      ;
; 6.191 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[3]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.524      ; 0.850      ;
; 6.212 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[5]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.950      ; 1.255      ;
; 6.279 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[6]         ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.950      ; 1.188      ;
; 6.365 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[10]        ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 1.020      ; 1.172      ;
; 6.396 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[12]        ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.936      ; 1.057      ;
; 6.899 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[13]        ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.832      ; 0.450      ;
; 6.899 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[11]        ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.832      ; 0.450      ;
; 8.409 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.454      ;
; 8.413 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.450      ;
; 8.477 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.386      ;
; 8.481 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.382      ;
; 8.545 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.318      ;
; 8.549 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.314      ;
; 8.613 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.296      ;
; 8.613 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.250      ;
; 8.617 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.292      ;
; 8.617 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.246      ;
; 8.681 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.228      ;
; 8.681 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.182      ;
; 8.685 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.224      ;
; 8.685 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.178      ;
; 8.711 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 4.092      ;
; 8.715 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 4.046      ;
; 8.715 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 4.088      ;
; 8.719 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 4.042      ;
; 8.741 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 4.085      ;
; 8.745 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 4.081      ;
; 8.746 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 4.018      ;
; 8.749 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.160      ;
; 8.749 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.114      ;
; 8.750 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 4.014      ;
; 8.753 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.156      ;
; 8.753 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.164     ; 4.110      ;
; 8.754 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 4.130      ;
; 8.758 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 4.126      ;
; 8.779 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 4.024      ;
; 8.783 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[9]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.978      ;
; 8.783 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 4.020      ;
; 8.787 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[8]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.974      ;
; 8.809 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 4.017      ;
; 8.813 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 4.013      ;
; 8.814 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 3.950      ;
; 8.817 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.092      ;
; 8.818 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 3.946      ;
; 8.821 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.088      ;
; 8.822 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 4.062      ;
; 8.826 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 4.058      ;
; 8.847 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 3.956      ;
; 8.851 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[7]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.910      ;
; 8.851 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 3.952      ;
; 8.855 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[6]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.906      ;
; 8.865 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 3.961      ;
; 8.869 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[2]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 3.957      ;
; 8.877 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.032      ;
; 8.877 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 3.949      ;
; 8.881 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.028      ;
; 8.881 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.201     ; 3.945      ;
; 8.882 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 3.882      ;
; 8.885 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.024      ;
; 8.886 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.263     ; 3.878      ;
; 8.889 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.118     ; 4.020      ;
; 8.890 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 3.994      ;
; 8.891 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.195     ; 3.941      ;
; 8.894 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:G|Iaccum[1]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.143     ; 3.990      ;
; 8.895 ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Iaccum[5]        ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.195     ; 3.937      ;
; 8.915 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[17]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 3.888      ;
; 8.919 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.220     ; 3.888      ;
; 8.919 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[5]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.842      ;
; 8.919 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[16]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.224     ; 3.884      ;
; 8.923 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[10] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.220     ; 3.884      ;
; 8.923 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[4]  ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.266     ; 3.838      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.450 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 1.250      ;
; 2.471 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.228      ;
; 2.512 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.245     ; 1.105      ;
; 2.526 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.242     ; 1.094      ;
; 2.533 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.166      ;
; 2.537 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.241     ; 1.084      ;
; 2.548 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 1.167      ;
; 2.560 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.242     ; 1.060      ;
; 2.563 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 1.137      ;
; 2.569 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.130      ;
; 2.578 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 1.122      ;
; 2.584 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.115      ;
; 2.585 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 1.115      ;
; 2.587 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.125      ;
; 2.593 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.115      ;
; 2.602 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.110      ;
; 2.612 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.087      ;
; 2.612 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.096      ;
; 2.615 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.093      ;
; 2.620 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 1.087      ;
; 2.622 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.090      ;
; 2.623 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 1.077      ;
; 2.623 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 1.084      ;
; 2.626 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 1.081      ;
; 2.629 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.089      ;
; 2.635 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.064      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.073      ;
; 2.645 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.067      ;
; 2.648 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.066      ;
; 2.648 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 1.053      ;
; 2.649 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.059      ;
; 2.652 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.060      ;
; 2.652 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.056      ;
; 2.652 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.047      ;
; 2.654 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.064      ;
; 2.655 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 1.053      ;
; 2.658 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 1.045      ;
; 2.659 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 1.048      ;
; 2.662 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.056      ;
; 2.673 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.045      ;
; 2.675 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 1.037      ;
; 2.680 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 1.025      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 1.037      ;
; 2.683 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 1.031      ;
; 2.690 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.009      ;
; 2.700 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 1.009      ;
; 2.707 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 1.004      ;
; 2.713 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.162     ; 0.987      ;
; 2.732 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.971      ;
; 2.733 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 0.974      ;
; 2.735 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.154     ; 0.973      ;
; 2.745 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 0.962      ;
; 2.755 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 0.950      ;
; 2.761 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.942      ;
; 2.764 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.945      ;
; 2.776 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.920      ;
; 2.778 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.161     ; 0.923      ;
; 2.781 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.939      ;
; 2.782 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.914      ;
; 2.782 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.927      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.926      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 0.922      ;
; 2.787 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.922      ;
; 2.794 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 0.921      ;
; 2.795 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 0.920      ;
; 2.799 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 0.916      ;
; 2.799 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.166     ; 0.897      ;
; 2.802 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.165     ; 0.895      ;
; 2.804 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.916      ;
; 2.806 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.914      ;
; 2.807 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.150     ; 0.905      ;
; 2.807 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 0.907      ;
; 2.809 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 0.890      ;
; 2.810 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.238     ; 0.814      ;
; 2.810 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 0.905      ;
; 2.810 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.899      ;
; 2.818 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.902      ;
; 2.818 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.144     ; 0.900      ;
; 2.818 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.891      ;
; 2.818 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.155     ; 0.889      ;
; 2.821 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.899      ;
; 2.823 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.153     ; 0.886      ;
; 2.826 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.147     ; 0.889      ;
; 2.827 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.244     ; 0.791      ;
; 2.827 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.239     ; 0.796      ;
; 2.828 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.240     ; 0.794      ;
; 2.830 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.239     ; 0.793      ;
; 2.845 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.142     ; 0.875      ;
; 2.852 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.239     ; 0.771      ;
; 2.854 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.265     ; 0.858      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 0.830      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.165     ; 0.821      ;
; 2.878 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.151     ; 0.833      ;
; 2.884 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.819      ;
; 2.884 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.165     ; 0.813      ;
; 2.885 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.818      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.165     ; 0.809      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.159     ; 0.814      ;
; 2.892 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.157     ; 0.813      ;
; 2.896 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.148     ; 0.818      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.795 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.138     ; 1.044      ;
; 2.809 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.306      ;
; 2.842 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.341      ; 1.476      ;
; 2.885 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 1.238      ;
; 2.911 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.278      ; 1.229      ;
; 2.927 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.188      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.147      ;
; 2.970 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.188     ; 0.819      ;
; 2.973 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.166      ;
; 2.976 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.324      ; 1.325      ;
; 2.996 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.119      ;
; 3.001 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.325      ; 1.301      ;
; 3.010 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.188     ; 0.779      ;
; 3.012 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.127      ;
; 3.014 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.315      ; 1.278      ;
; 3.038 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 1.076      ;
; 3.039 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.030      ; 0.968      ;
; 3.046 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.110     ; 0.821      ;
; 3.049 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.090      ;
; 3.050 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.089      ;
; 3.051 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 1.073      ;
; 3.056 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.110     ; 0.811      ;
; 3.061 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.188     ; 0.728      ;
; 3.062 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.220     ; 0.695      ;
; 3.070 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.188     ; 0.719      ;
; 3.097 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.099     ; 0.781      ;
; 3.100 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.278      ; 1.040      ;
; 3.106 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.220     ; 0.651      ;
; 3.113 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.026      ;
; 3.114 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 1.001      ;
; 3.121 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 0.993      ;
; 3.123 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.325      ; 1.179      ;
; 3.125 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.014      ;
; 3.125 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 0.990      ;
; 3.129 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.315      ; 1.163      ;
; 3.131 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.335      ; 1.181      ;
; 3.131 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.319      ; 1.165      ;
; 3.133 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 1.006      ;
; 3.135 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.335      ; 1.177      ;
; 3.135 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.320     ; 0.522      ;
; 3.140 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.999      ;
; 3.142 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.997      ;
; 3.143 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 0.972      ;
; 3.145 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.994      ;
; 3.148 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.253      ; 0.967      ;
; 3.151 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.323      ; 1.149      ;
; 3.151 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.988      ;
; 3.158 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.981      ;
; 3.163 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.976      ;
; 3.164 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.975      ;
; 3.171 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.968      ;
; 3.171 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.277      ; 0.968      ;
; 3.174 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.324      ; 1.127      ;
; 3.184 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.335      ; 1.128      ;
; 3.191 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.319      ; 1.105      ;
; 3.192 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.309      ; 1.094      ;
; 3.197 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.113      ;
; 3.200 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.308      ; 1.085      ;
; 3.202 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.921      ;
; 3.215 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.335      ; 1.097      ;
; 3.219 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.905      ;
; 3.222 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.324      ; 1.079      ;
; 3.223 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.302      ; 1.056      ;
; 3.226 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 1.061      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.878      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.323      ; 1.065      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 1.062      ;
; 3.238 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.885      ;
; 3.240 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.323      ; 1.060      ;
; 3.242 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.882      ;
; 3.247 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.310      ; 1.040      ;
; 3.248 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.315      ; 1.044      ;
; 3.254 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.324      ; 1.047      ;
; 3.281 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 0.833      ;
; 3.283 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.323      ; 1.017      ;
; 3.285 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.025      ;
; 3.292 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.252      ; 0.822      ;
; 3.293 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.324      ; 1.008      ;
; 3.300 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.824      ;
; 3.308 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 1.002      ;
; 3.309 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.316      ; 0.984      ;
; 3.313 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.333      ; 0.997      ;
; 3.314 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.810      ;
; 3.317 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.807      ;
; 3.319 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.805      ;
; 3.321 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.803      ;
; 3.321 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.803      ;
; 3.327 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.797      ;
; 3.330 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.794      ;
; 3.332 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.339      ; 0.984      ;
; 3.336 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.777      ;
; 3.336 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.788      ;
; 3.339 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.785      ;
; 3.339 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.785      ;
; 3.339 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.785      ;
; 3.341 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.783      ;
; 3.341 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.262      ; 0.783      ;
; 3.345 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.261      ; 0.778      ;
; 3.348 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.320      ; 0.949      ;
; 3.348 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.251      ; 0.765      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.296 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.016      ; 3.388      ;
; 3.421 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.017      ; 3.264      ;
; 3.483 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.018      ; 3.201      ;
; 3.517 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 1.992      ; 3.233      ;
; 3.525 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.017      ; 3.159      ;
; 3.531 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.015      ; 3.151      ;
; 3.519 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.017      ; 3.261      ;
; 3.715 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.074      ; 3.130      ;
; 3.967 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.074      ; 2.876      ;
; 4.049 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.084      ; 2.805      ;
; 3.316 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.015      ; 3.366      ;
; 3.598 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.017      ; 3.082      ;
; 4.167 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.082      ; 2.687      ;
; 8.546 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.016      ; 3.138      ;
; 8.639 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.017      ; 3.141      ;
; 8.759 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.018      ; 2.925      ;
; 8.779 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.017      ; 2.906      ;
; 8.877 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.017      ; 2.807      ;
; 8.889 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 1.992      ; 2.861      ;
; 8.735 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.015      ; 2.947      ;
; 8.963 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.074      ; 2.880      ;
; 8.705 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.015      ; 2.977      ;
; 8.939 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.017      ; 2.741      ;
; 9.057 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.082      ; 2.797      ;
; 9.059 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.074      ; 2.786      ;
; 9.064 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.084      ; 2.790      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.790  ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.421     ; 5.369      ;
; 9.029  ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.357     ; 5.194      ;
; 9.598  ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -1.992     ; 4.990      ;
; 9.938  ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.270     ; 4.372      ;
; 11.336 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.312     ; 2.932      ;
; 11.370 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.509     ; 2.701      ;
; 11.563 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.312     ; 2.705      ;
; 11.855 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.436     ; 2.289      ;
; 11.856 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.436     ; 2.288      ;
; 11.856 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.436     ; 2.288      ;
; 12.019 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.270     ; 2.291      ;
; 12.022 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.270     ; 2.288      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                         ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.043 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.701      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.274 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.672      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.291 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.453      ;
; 96.352 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.398      ;
; 96.352 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.398      ;
; 96.352 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.398      ;
; 96.352 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.398      ;
; 96.352 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.398      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.397 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.243     ; 3.347      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.448 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 3.498      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.474 ; prev_tx_gain[0]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.253      ;
; 96.515 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.236      ;
; 96.515 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.236      ;
; 96.515 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.236      ;
; 96.515 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.236      ;
; 96.515 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.236      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.541 ; prev_tx_gain[5]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.186      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.566 ; prev_tx_gain[2]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.161      ;
; 96.583 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.369      ;
; 96.583 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.369      ;
; 96.583 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.369      ;
; 96.583 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.369      ;
; 96.583 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.369      ;
; 96.586 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.164      ;
; 96.586 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.164      ;
; 96.586 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.164      ;
; 96.586 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.164      ;
; 96.586 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.164      ;
; 96.613 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_state.1  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 3.330      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.666 ; prev_tx_gain[1]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 3.061      ;
; 96.690 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.040     ; 3.257      ;
; 96.706 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.044      ;
; 96.706 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.044      ;
; 96.706 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.044      ;
; 96.706 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.044      ;
; 96.706 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.237     ; 3.044      ;
; 96.723 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.028      ;
; 96.723 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.028      ;
; 96.723 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.028      ;
; 96.723 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.028      ;
; 96.723 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 3.028      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.733 ; prev_tx_gain[4]               ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.260     ; 2.994      ;
; 96.746 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 3.207      ;
; 96.746 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 3.207      ;
; 96.746 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 3.207      ;
; 96.746 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 3.207      ;
; 96.746 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.034     ; 3.207      ;
; 96.757 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.195      ;
; 96.757 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.195      ;
; 96.757 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 3.195      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.752      ;
; 2498.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.738      ;
; 2498.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.693      ;
; 2498.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.629      ;
; 2498.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.588      ;
; 2498.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.587      ;
; 2498.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.609      ;
; 2498.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.552      ;
; 2498.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.574      ;
; 2498.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.573      ;
; 2498.528 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.529      ;
; 2498.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.528      ;
; 2498.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.036     ; 1.464      ;
; 2498.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.421      ;
; 2498.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.036     ; 1.415      ;
; 2498.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.465      ;
; 2498.593 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.464      ;
; 2498.602 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.341     ; 1.064      ;
; 2498.630 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 1.403      ;
; 2498.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.445      ;
; 2498.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.444      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.327      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.080     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.408      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.077     ; 1.248      ;
; 2498.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.388      ;
; 2498.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.387      ;
; 2498.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.036     ; 1.321      ;
; 2498.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.394      ;
; 2498.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.142      ; 1.478      ;
; 2498.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.349      ;
; 2498.724 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 1.309      ;
; 2498.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.055     ; 1.209      ;
; 2498.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.288      ;
; 2498.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.001     ; 1.257      ;
; 2498.784 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.273      ;
; 2498.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.028      ; 1.264      ;
; 2498.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.080      ; 1.265      ;
; 2498.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.070      ; 1.268      ;
; 2498.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 1.049      ;
; 2498.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.208      ;
; 2498.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 1.184      ;
; 2498.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.009      ; 1.182      ;
; 2498.861 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.028      ; 1.196      ;
; 2498.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.001     ; 1.163      ;
; 2498.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.050      ; 1.191      ;
; 2498.887 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.028      ; 1.170      ;
; 2498.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.134      ; 1.271      ;
; 2498.895 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.118      ; 1.252      ;
; 2498.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.174     ; 0.936      ;
; 2498.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.089      ; 1.219      ;
; 2498.924 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.124      ; 1.229      ;
; 2498.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.036     ; 1.066      ;
; 2498.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.120     ; 0.957      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2601.993 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.079     ; 2.081      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.230 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.841      ;
; 2602.903 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 1.168      ;
; 2603.073 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 0.998      ;
; 2603.075 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.082     ; 0.996      ;
; 5205.774 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.510      ;
; 5205.791 ; profile:profile_CW|timer[1]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.493      ;
; 5205.857 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.427      ;
; 5205.874 ; profile:profile_CW|timer[3]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.410      ;
; 5205.877 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.402      ;
; 5205.877 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.402      ;
; 5205.877 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.402      ;
; 5205.877 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.402      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.896 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.388      ;
; 5205.939 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.345      ;
; 5205.954 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.325      ;
; 5205.954 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.325      ;
; 5205.954 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.325      ;
; 5205.954 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.325      ;
; 5205.956 ; profile:profile_CW|timer[0]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.328      ;
; 5205.963 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.321      ;
; 5205.967 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.317      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.973 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.311      ;
; 5205.980 ; profile:profile_CW|timer[4]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.304      ;
; 5205.984 ; profile:profile_CW|timer[7]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.300      ;
; 5206.010 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.274      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.015 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.038     ; 2.267      ;
; 5206.027 ; profile:profile_CW|timer[2]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.257      ;
; 5206.039 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.240      ;
; 5206.039 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.240      ;
; 5206.039 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.240      ;
; 5206.039 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.240      ;
; 5206.047 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.237      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.058 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.226      ;
; 5206.064 ; profile:profile_CW|timer[6]         ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.220      ;
; 5206.079 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.200      ;
; 5206.079 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.200      ;
; 5206.079 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.200      ;
; 5206.079 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.200      ;
; 5206.085 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.194      ;
; 5206.085 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.194      ;
; 5206.085 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.194      ;
; 5206.085 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.041     ; 2.194      ;
; 5206.094 ; profile:profile_CW|timer[8]         ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.190      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.095 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.034     ; 2.191      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.098 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.186      ;
; 5206.104 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.180      ;
; 5206.104 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.180      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.648 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.637      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.713 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.572      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.716 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.568      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.730 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.555      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.733 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.551      ;
; 33329.764 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.519      ;
; 33329.771 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.512      ;
; 33329.807 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.476      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.822 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.463      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.825 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.459      ;
; 33329.853 ; iambic:iambic_inst|delay[14] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.430      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.883 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.402      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.886 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17]          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.398      ;
; 33329.934 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.349      ;
; 33329.945 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|keyer_out          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.338      ;
; 33329.963 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.320      ;
; 33329.974 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.PREDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.309      ;
; 33329.977 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|key_state.00000    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.306      ;
; 33329.985 ; iambic:iambic_inst|delay[11] ; iambic:iambic_inst|key_state.DOTDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.037     ; 3.298      ;
+-----------+------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.049 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[4]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 0.449      ;
; 0.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 0.458      ;
; 0.076 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.239      ; 0.399      ;
; 0.080 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.629      ;
; 0.118 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.296      ; 0.518      ;
; 0.155 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.255      ; 0.494      ;
; 0.155 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.466      ; 0.725      ;
; 0.169 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 0.726      ;
; 0.179 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.466      ; 0.749      ;
; 0.183 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.464      ; 0.751      ;
; 0.187 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[8]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.325      ;
; 0.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.326      ;
; 0.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.326      ;
; 0.190 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 0.747      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.736      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.314      ;
; 0.210 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.759      ;
; 0.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.202      ; 0.506      ;
; 0.224 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.759      ;
; 0.225 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.025      ; 0.334      ;
; 0.228 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.777      ;
; 0.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 0.755      ;
; 0.231 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.343      ;
; 0.231 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.318      ;
; 0.239 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.282      ; 0.625      ;
; 0.243 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.340      ;
; 0.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.342      ;
; 0.252 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.787      ;
; 0.253 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.063      ; 0.400      ;
; 0.254 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.422      ; 0.780      ;
; 0.255 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.464      ; 0.823      ;
; 0.262 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.372      ;
; 0.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.373      ;
; 0.269 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.804      ;
; 0.272 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[10]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.239      ; 0.595      ;
; 0.277 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.270      ; 0.651      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.282      ; 0.667      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.395      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.394      ;
; 0.283 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.394      ;
; 0.285 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.395      ;
; 0.287 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.397      ;
; 0.287 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]             ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.397      ;
; 0.289 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.376      ;
; 0.296 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.255      ; 0.635      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.396      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.386      ;
; 0.303 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.441      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.415      ;
; 0.305 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.392      ;
; 0.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.223      ; 0.615      ;
; 0.310 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.407      ;
; 0.313 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 0.870      ;
; 0.313 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.400      ;
; 0.315 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.402      ;
; 0.315 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]             ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.079     ; 0.320      ;
; 0.317 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                              ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.079     ; 0.322      ;
; 0.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.876      ;
; 0.327 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[7]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.331      ; 0.762      ;
; 0.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[6]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.466      ; 0.899      ;
; 0.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.442      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.428      ;
; 0.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 0.888      ;
; 0.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[3]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.090      ; 0.509      ;
; 0.336 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.423      ;
; 0.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[3]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.315      ; 0.757      ;
; 0.338 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[2]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.315      ; 0.757      ;
; 0.339 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.003      ; 0.426      ;
; 0.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.013      ; 0.438      ;
; 0.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.453      ; 0.898      ;
; 0.344 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.210      ; 0.638      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[9]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.331      ; 0.780      ;
; 0.350 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[10]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.885      ;
; 0.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.463      ;
; 0.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.063      ; 0.499      ;
; 0.367 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[5]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.445      ; 0.916      ;
; 0.368 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[11]                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.431      ; 0.903      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|wrptr_g[0]                                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.304      ; 0.779      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.119 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.290      ; 0.513      ;
; 0.134 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.290      ; 0.528      ;
; 0.149 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.513      ;
; 0.172 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.326      ;
; 0.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.330      ;
; 0.214 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.325      ;
; 0.258 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.265      ; 0.627      ;
; 0.258 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.622      ;
; 0.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.373      ;
; 0.265 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.629      ;
; 0.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.401      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.265      ; 0.640      ;
; 0.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.407      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.391      ;
; 0.281 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.265      ; 0.650      ;
; 0.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.658      ;
; 0.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.417      ;
; 0.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.396      ;
; 0.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.265      ; 0.656      ;
; 0.295 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.669      ;
; 0.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.670      ;
; 0.298 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.265      ; 0.667      ;
; 0.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.675      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.436      ;
; 0.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 0.416      ;
; 0.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.679      ;
; 0.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.447      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.470      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.433      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.223      ; 0.650      ;
; 0.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.223      ; 0.651      ;
; 0.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.442      ;
; 0.333 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.443      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.447      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.449      ;
; 0.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.495      ;
; 0.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.223      ; 0.672      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.657      ;
; 0.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.658      ;
; 0.354 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.508      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.619      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.509      ;
; 0.359 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.667      ;
; 0.359 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.223      ; 0.686      ;
; 0.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.678      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.516      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.556      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.556      ;
; 0.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.521      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.789      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.300      ; 0.834      ;
; 0.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.545      ;
; 0.436 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.145      ; 0.665      ;
; 0.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.151     ; 0.399      ;
; 0.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.151     ; 0.399      ;
; 0.467 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.151     ; 0.400      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.622      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.049      ; 0.603      ;
; 0.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.180      ; 0.755      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 0.733      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.793      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.155      ; 0.748      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.275      ; 0.874      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.204      ; 0.804      ;
; 0.503 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.613      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.614      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.150      ; 0.766      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.290      ; 0.908      ;
; 0.518 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.290      ; 0.912      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.636      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.290      ; 0.923      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.646      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.647      ;
; 0.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.691      ;
; 0.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.740      ;
; 0.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.174      ; 0.809      ;
; 0.551 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.122     ; 0.513      ;
; 0.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.930      ;
; 0.567 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.151     ; 0.500      ;
; 0.571 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.070      ; 0.725      ;
; 0.573 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.837      ;
; 0.573 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.937      ;
; 0.581 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.270      ; 0.955      ;
; 0.589 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.223      ; 0.916      ;
; 0.591 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.003     ; 0.672      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.710      ;
; 0.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.722      ;
; 0.614 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.160      ; 0.878      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.229      ; 0.481      ;
; 0.152 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.229      ; 0.485      ;
; 0.157 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[4]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.229      ; 0.490      ;
; 0.161 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[8]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[0][2]                                                                               ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[1][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.150      ; 0.395      ;
; 0.163 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.083      ; 0.330      ;
; 0.164 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[9]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.482      ;
; 0.165 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[17]                           ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.083      ; 0.332      ;
; 0.168 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.486      ;
; 0.169 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[8]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.487      ;
; 0.173 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[6]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.225      ; 0.502      ;
; 0.175 ; transmitter:transmitter_inst|CicInterpM5:in2|q0[42]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq0[42]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.127      ; 0.386      ;
; 0.176 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[10]                                                ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.494      ;
; 0.177 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.240      ; 0.521      ;
; 0.177 ; transmitter:transmitter_inst|CicInterpM5:in2|q0[43]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq0[43]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.127      ; 0.388      ;
; 0.184 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.214      ; 0.502      ;
; 0.185 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.501      ;
; 0.189 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.216      ; 0.509      ;
; 0.195 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10]                            ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.328      ;
; 0.195 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[8]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.331      ;
; 0.195 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.331      ;
; 0.196 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]                            ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.332      ;
; 0.197 ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]                             ; receiver:receiver_rx_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[2]                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.330      ;
; 0.197 ; receiver:receiver_rx_inst|cordic:cordic_inst|Y[12][18]                                                                             ; receiver:receiver_rx_inst|cordic:cordic_inst|Y[13][18]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.385      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.045      ; 0.327      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.186      ; 0.488      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_ngk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|cordic:cordic_inst|X[8][18]                                                                              ; receiver:receiver_rx_inst|cordic:cordic_inst|X[9][18]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.396      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                     ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|sub_parity8a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.043      ; 0.327      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[4]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[8]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[2]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.520      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[6]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe9a[6]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[6] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[6] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|ws_dgrp_reg[6]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[3]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[8] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[8] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe6a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a[8]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe5a[8]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|wrptr_g[3]                                                 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~porta_address_reg0   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.186      ; 0.495      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe7a[2]  ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe8a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe10a[9] ; rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_ruj1:auto_generated|alt_synch_pipe_kpl:ws_dgrp|dffpipe_5f9:dffpipe3|dffe11a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.223 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.271 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.596      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.619      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.632      ;
; 0.314 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.639      ;
; 0.330 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.335 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.342 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.342 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.662      ;
; 0.410 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.730      ;
; 0.410 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|profile_count[4]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.535      ;
; 0.424 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.744      ;
; 0.427 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.752      ;
; 0.429 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
; 0.429 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[6]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.433 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[8]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.553      ;
; 0.434 ; profile:profile_CW|prof_state.0010  ; profile:profile_CW|profile_count[2]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.554      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.771      ;
; 0.453 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.773      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_count[9]                                                                                                            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.215 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.334      ;
; 0.266 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.385      ;
; 0.286 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.405      ;
; 0.300 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.435      ;
; 0.319 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.438      ;
; 0.323 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.442      ;
; 0.326 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.445      ;
; 0.335 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.454      ;
; 0.382 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.501      ;
; 0.450 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.570      ;
; 0.454 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.590      ;
; 0.471 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.592      ;
; 0.490 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.609      ;
; 0.492 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.611      ;
; 0.513 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.633      ;
; 0.516 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.638      ;
; 0.522 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.525 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.649      ;
; 0.532 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.651      ;
; 0.533 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.534 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.656      ;
; 0.537 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.658      ;
; 0.549 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.668      ;
; 0.549 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.668      ;
; 0.552 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.674      ;
; 0.565 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.684      ;
; 0.577 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.696      ;
; 0.579 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.699      ;
; 0.582 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.702      ;
; 0.585 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.705      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.253 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.374      ;
; 0.262 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.381      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.421      ;
; 0.305 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.314 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.433      ;
; 0.323 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.443      ;
; 0.333 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.655      ;
; 0.335 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.444      ;
; 0.336 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.658      ;
; 0.336 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.445      ;
; 0.341 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.450      ;
; 0.345 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.667      ;
; 0.348 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.670      ;
; 0.372 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.491      ;
; 0.389 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.509      ;
; 0.399 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.721      ;
; 0.411 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.238      ; 0.733      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.029      ; 0.561      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.452 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.572      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.188 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.364      ; 2.666      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.320      ;
; 0.195 ; spi_slave:spi_slave_rx_inst|rreg[27]  ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.326      ;
; 0.195 ; spi_slave:spi_slave_rx_inst|rreg[28]  ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.047      ; 0.326      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_slave:spi_slave_rx_inst|treg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_slave:spi_slave_rx_inst|treg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_slave:spi_slave_rx_inst|treg[5]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.316      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.317      ;
; 0.206 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.318      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.316      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.317      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.317      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.209 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.339      ; 2.662      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[43] ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.317      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[41] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.318      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[11] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[11]  ; spi_slave:spi_slave_rx_inst|rreg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rreg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.325      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_slave:spi_slave_rx_inst|rreg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_slave:spi_slave_rx_inst|rreg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.328      ;
; 0.220 ; spi_slave:spi_slave_rx2_inst|rreg[37] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.023      ; 0.327      ;
; 0.237 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.073      ; 0.394      ;
; 0.251 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.140      ; 0.475      ;
; 0.253 ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.390      ;
; 0.257 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 0.000        ; -0.023     ; 0.318      ;
; 0.258 ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 0.000        ; -0.023     ; 0.319      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_slave:spi_slave_rx_inst|treg[46]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.372      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.124      ; 0.468      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|rreg[29] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 0.000        ; 0.045      ; 0.391      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.372      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.193 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.458      ; 0.765      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.525      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 0.516      ;
; 0.213 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.538      ;
; 0.267 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.477      ; 0.858      ;
; 0.272 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 0.840      ;
; 0.279 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.864      ;
; 0.280 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.865      ;
; 0.282 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.867      ;
; 0.283 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.440      ; 0.837      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.616      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.462      ; 0.878      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 0.879      ;
; 0.312 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.873      ;
; 0.317 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.878      ;
; 0.320 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.471      ; 0.905      ;
; 0.323 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.648      ;
; 0.325 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.458      ; 0.897      ;
; 0.327 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.652      ;
; 0.332 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.418      ; 0.657      ;
; 0.332 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 0.909      ;
; 0.334 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 0.911      ;
; 0.335 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.419      ; 0.661      ;
; 0.335 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.462      ; 0.911      ;
; 0.336 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.449      ; 0.899      ;
; 0.340 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.419      ; 0.666      ;
; 0.341 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.462      ; 0.917      ;
; 0.341 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 0.909      ;
; 0.345 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.458      ; 0.917      ;
; 0.346 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.419      ; 0.672      ;
; 0.348 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 0.925      ;
; 0.348 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.675      ;
; 0.348 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.675      ;
; 0.353 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.680      ;
; 0.353 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.680      ;
; 0.354 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.681      ;
; 0.354 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 0.668      ;
; 0.355 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.682      ;
; 0.356 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.473      ; 0.943      ;
; 0.357 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.407      ; 0.671      ;
; 0.358 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.685      ;
; 0.361 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.688      ;
; 0.363 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.690      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.473      ; 0.952      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.692      ;
; 0.367 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.694      ;
; 0.370 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.697      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.473      ; 0.961      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.701      ;
; 0.376 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.703      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.705      ;
; 0.388 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.447      ; 0.949      ;
; 0.394 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 0.710      ;
; 0.397 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.462      ; 0.973      ;
; 0.405 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.473      ; 0.992      ;
; 0.410 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.409      ; 0.726      ;
; 0.426 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.458      ; 0.998      ;
; 0.427 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 0.995      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 1.017      ;
; 0.442 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.769      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.419      ; 0.772      ;
; 0.454 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.408      ; 0.769      ;
; 0.459 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.786      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.419      ; 0.804      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.842      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.844      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.846      ;
; 0.508 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.849      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.855      ;
; 0.519 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.859      ;
; 0.522 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.863      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.411      ; 0.841      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.865      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.869      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.871      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.411      ; 0.850      ;
; 0.532 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 1.109      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.669      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.454      ; 1.101      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.411      ; 0.852      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.093     ; 0.558      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.434      ; 0.878      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 0.855      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.880      ;
; 0.544 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.411      ; 0.862      ;
; 0.551 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.204     ; 0.461      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.021      ; 0.687      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.435      ; 0.894      ;
; 0.559 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.156      ; 0.829      ;
; 0.566 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.463      ; 1.143      ;
; 0.568 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.061     ; 0.621      ;
; 0.573 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.061     ; 0.626      ;
; 0.581 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.093     ; 0.602      ;
; 0.582 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.021      ; 0.717      ;
; 0.597 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.937      ;
; 0.599 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.433      ; 0.939      ;
; 0.602 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.420      ; 0.929      ;
; 0.605 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.061     ; 0.658      ;
; 0.605 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 0.922      ;
; 0.635 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.411      ; 0.953      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.361 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.100      ; 2.566      ;
; 0.374 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.098      ; 2.577      ;
; 0.374 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.170      ; 2.649      ;
; 0.382 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.168      ; 2.655      ;
; 0.388 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.160      ; 2.653      ;
; 0.445 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.098      ; 2.648      ;
; 0.413 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.101      ; 2.619      ;
; 0.472 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.159      ; 2.736      ;
; 0.529 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.101      ; 2.735      ;
; 0.465 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.100      ; 2.670      ;
; 0.565 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.074      ; 2.744      ;
; 0.684 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.099      ; 2.888      ;
; 0.565 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.100      ; 2.770      ;
; 5.243 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.100      ; 2.468      ;
; 5.258 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.098      ; 2.481      ;
; 5.262 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.168      ; 2.555      ;
; 5.374 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.170      ; 2.669      ;
; 5.454 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.159      ; 2.738      ;
; 5.689 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.160      ; 2.974      ;
; 5.757 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.101      ; 2.983      ;
; 5.763 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.098      ; 2.986      ;
; 5.559 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.101      ; 2.785      ;
; 5.603 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.100      ; 2.828      ;
; 5.886 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.100      ; 3.111      ;
; 5.892 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.074      ; 3.091      ;
; 5.988 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.099      ; 3.212      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.402 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 0.548      ;
; 0.452 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 0.598      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 0.599      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 0.674      ;
; 0.630 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.031      ; 0.775      ;
; 0.636 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.531      ;
; 0.643 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.021     ; 0.529      ;
; 0.647 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.031      ; 0.792      ;
; 0.649 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.544      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.550      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.024     ; 0.539      ;
; 0.658 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.024     ; 0.541      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.024     ; 0.546      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.032      ; 0.851      ;
; 0.709 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.137     ; 0.686      ;
; 0.709 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.137     ; 0.686      ;
; 0.713 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.137     ; 0.690      ;
; 0.724 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.625      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.630      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.626      ;
; 0.733 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.634      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.635      ;
; 0.753 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.654      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.656      ;
; 0.757 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.652      ;
; 0.758 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.653      ;
; 0.759 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.137     ; 0.736      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.657      ;
; 0.763 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.664      ;
; 0.768 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.100     ; 0.575      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.663      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.678      ;
; 0.784 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.672      ;
; 0.790 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.671      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.679      ;
; 0.791 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.689      ;
; 0.792 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.679      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.692      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.689      ;
; 0.796 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.683      ;
; 0.796 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.691      ;
; 0.797 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.692      ;
; 0.797 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.692      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.699      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.700      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.020     ; 0.691      ;
; 0.807 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.688      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.703      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.697      ;
; 0.814 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.702      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.704      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.699      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.713      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.712      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.705      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.706      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.717      ;
; 0.854 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.758      ;
; 0.858 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.096     ; 0.669      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.096     ; 0.686      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 0.688      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.096     ; 0.689      ;
; 0.882 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.786      ;
; 0.882 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.102     ; 0.687      ;
; 0.883 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.787      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.783      ;
; 0.887 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.009     ; 0.785      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.793      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.006     ; 0.791      ;
; 0.890 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.783      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.782      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.784      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 0.709      ;
; 0.898 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.802      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.024     ; 0.782      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.780      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.797      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.801      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.795      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.803      ;
; 0.906 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.805      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.801      ;
; 0.909 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.003     ; 0.813      ;
; 0.910 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.008     ; 0.809      ;
; 0.910 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.791      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.804      ;
; 0.913 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.801      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.021     ; 0.801      ;
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.809      ;
; 0.917 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.810      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.801      ;
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.810      ;
; 0.923 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.811      ;
; 0.926 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.026     ; 0.807      ;
; 0.948 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.839      ;
; 0.949 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.019     ; 0.837      ;
; 0.950 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.016     ; 0.841      ;
; 0.956 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.015     ; 0.848      ;
; 0.965 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.012     ; 0.860      ;
; 0.971 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.022     ; 0.856      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.558  ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.195     ; 2.173      ;
; 9.560  ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.195     ; 2.175      ;
; 9.717  ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.354     ; 2.173      ;
; 9.717  ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.354     ; 2.173      ;
; 9.718  ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.354     ; 2.174      ;
; 9.963  ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.236     ; 2.537      ;
; 10.144 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.424     ; 2.530      ;
; 10.153 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.236     ; 2.727      ;
; 11.193 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.195     ; 3.808      ;
; 11.455 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -1.928     ; 4.337      ;
; 11.967 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.279     ; 4.498      ;
; 12.202 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.340     ; 4.672      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.043     ; 1.783      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.286 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.093      ; 1.784      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.291 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.099      ; 1.785      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.108      ; 1.784      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.117      ; 1.785      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.119      ; 1.785      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.119      ; 1.785      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.119      ; 1.785      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.107      ; 1.772      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.109      ; 1.773      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.109      ; 1.773      ;
; 2.313 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.109      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.317 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.113      ; 1.773      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.118      ; 1.774      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.125      ; 1.773      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.130      ; 1.773      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.130      ; 1.773      ;
; 2.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.130      ; 1.773      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.155      ; 1.784      ;
; 2.389 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.185      ; 1.773      ;
; 2.389 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.185      ; 1.773      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.141 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.063     ; 1.783      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.169 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.768      ;
; 98.171 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.771      ;
; 98.171 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.771      ;
; 98.171 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.045     ; 1.771      ;
; 98.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.771      ;
; 98.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.771      ;
; 98.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.771      ;
; 98.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.771      ;
; 98.172 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.044     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.173 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 1.771      ;
; 98.338 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.122      ; 1.771      ;
; 98.338 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.122      ; 1.771      ;
; 98.338 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.122      ; 1.771      ;
; 98.356 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.138      ; 1.769      ;
; 98.368 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.149      ; 1.768      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.285 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.196      ; 1.595      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.312 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.171      ; 1.597      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.420 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 1.591      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.716 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.779      ; 1.609      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.720 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.770      ; 1.604      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 0.803 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.689      ; 1.606      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.400      ; 1.606      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.400      ; 1.606      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.400      ; 1.606      ;
; 1.092 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.400      ; 1.606      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.269 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.246      ; 1.599      ;
; 1.285 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.229      ; 1.598      ;
; 1.287 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.229      ; 1.600      ;
; 1.287 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.229      ; 1.600      ;
; 1.287 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.229      ; 1.600      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.600      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.600      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.600      ;
; 1.489 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.601      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.601      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.021      ; 1.598      ;
; 1.498 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.610      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
Worst Case Available Settling Time: 22.788 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.097     ; 0.049 ; 0.190    ; 0.285   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.239  ; 0.186 ; N/A      ; N/A     ; 2603.372            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33325.010 ; 0.188 ; N/A      ; N/A     ; 16665.871           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.434     ; 0.361 ; N/A      ; N/A     ; 4.754               ;
;  ad9866_clk                                                  ; 2.264     ; 0.148 ; N/A      ; N/A     ; 5.453               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 91.126    ; 0.188 ; 95.991   ; 1.269   ; 49.190              ;
;  spi_ce0                                                     ; 0.097     ; 0.049 ; N/A      ; N/A     ; 1249.034            ;
;  spi_ce1                                                     ; 2495.919  ; 0.119 ; N/A      ; N/A     ; 1249.012            ;
;  spi_sck                                                     ; 0.272     ; 0.188 ; 0.190    ; 0.285   ; 30.966              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.385     ; 0.402 ; N/A      ; N/A     ; 1249.379            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 1.244     ; 0.193 ; N/A      ; N/A     ; 1249.334            ;
;  virt_ad9866_txclk                                           ; 3.274     ; 9.558 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 19         ; 19         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463171     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1772       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 19         ; 19         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 463171     ; 0          ; 12         ; 0          ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1772       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 439        ;
; spi_sck                                                     ; spi_ce0                                                     ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 91         ; 91         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2842       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 110        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 192        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Thu May 10 12:14:55 2018
Info: Command: quartus_sta radioberry -c radioberry-10CL016
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ngk1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_ruj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5f9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 spi_ce0 
    Info (332119):     0.272               0.000 spi_sck 
    Info (332119):     0.385               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.244               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.434               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.724               0.000 ad9866_clk 
    Info (332119):     3.274               0.000 virt_ad9866_txclk 
    Info (332119):    91.126               0.000 clk_10mhz 
    Info (332119):  2495.919               0.000 spi_ce1 
    Info (332119):  2599.239               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.010               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 spi_ce0 
    Info (332119):     0.415               0.000 ad9866_clk 
    Info (332119):     0.415               0.000 spi_ce1 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.455               0.000 clk_10mhz 
    Info (332119):     0.483               0.000 spi_sck 
    Info (332119):     0.703               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.816               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.305               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    13.040               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.190               0.000 spi_sck 
    Info (332119):    95.991               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.050               0.000 spi_sck 
    Info (332119):     2.787               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.754               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.770               0.000 ad9866_clk 
    Info (332119):    31.515               0.000 spi_sck 
    Info (332119):    49.555               0.000 clk_10mhz 
    Info (332119):  1249.355               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.379               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.440               0.000 spi_ce1 
    Info (332119):  1249.447               0.000 spi_ce0 
    Info (332119):  2603.372               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.871               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 18.484 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.097               0.000 spi_ce0 
    Info (332119):     0.425               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.523               0.000 spi_sck 
    Info (332119):     1.313               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.768               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.779               0.000 ad9866_clk 
    Info (332119):     4.666               0.000 virt_ad9866_txclk 
    Info (332119):    91.631               0.000 clk_10mhz 
    Info (332119):  2496.184               0.000 spi_ce1 
    Info (332119):  2599.490               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33325.385               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.267               0.000 spi_ce0 
    Info (332119):     0.345               0.000 ad9866_clk 
    Info (332119):     0.379               0.000 spi_ce1 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.447               0.000 spi_sck 
    Info (332119):     0.652               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.817               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.284               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    12.216               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.525               0.000 spi_sck 
    Info (332119):    96.335               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.743               0.000 spi_sck 
    Info (332119):     2.464               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.775               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.674               0.000 ad9866_clk 
    Info (332119):    31.351               0.000 spi_sck 
    Info (332119):    49.512               0.000 clk_10mhz 
    Info (332119):  1249.298               0.000 spi_ce1 
    Info (332119):  1249.334               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.376               0.000 spi_ce0 
    Info (332119):  1249.449               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.435               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.935               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 19.073 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.595               0.000 spi_sck 
    Info (332119):     1.693               0.000 spi_ce0 
    Info (332119):     2.264               0.000 ad9866_clk 
    Info (332119):     2.450               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.795               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.296               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     8.790               0.000 virt_ad9866_txclk 
    Info (332119):    96.043               0.000 clk_10mhz 
    Info (332119):  2498.305               0.000 spi_ce1 
    Info (332119):  2601.993               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33329.648               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.049               0.000 spi_ce0 
    Info (332119):     0.119               0.000 spi_ce1 
    Info (332119):     0.148               0.000 ad9866_clk 
    Info (332119):     0.186               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 clk_10mhz 
    Info (332119):     0.188               0.000 spi_sck 
    Info (332119):     0.193               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.361               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.402               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     9.558               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.151               0.000 spi_sck 
    Info (332119):    98.141               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 spi_sck 
    Info (332119):     1.269               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.893               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.453               0.000 ad9866_clk 
    Info (332119):    30.966               0.000 spi_sck 
    Info (332119):    49.190               0.000 clk_10mhz 
    Info (332119):  1249.012               0.000 spi_ce1 
    Info (332119):  1249.034               0.000 spi_ce0 
    Info (332119):  1249.555               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.686               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  2603.673               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.211               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.485
    Info (332114): Worst Case Available Settling Time: 22.788 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 856 megabytes
    Info: Processing ended: Thu May 10 12:15:09 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:16


