<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: fsm_extract.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d1/d38/fsm__extract_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">fsm_extract.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d98/sigtools_8h_source.html">kernel/sigtools.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d2/d09/consteval_8h_source.html">kernel/consteval.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d51/celltypes_8h_source.html">kernel/celltypes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/dfb/fsmdata_8h_source.html">fsmdata.h</a>&quot;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for fsm_extract.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d53/fsm__extract_8cc__incl.png" border="0" usemap="#fsm__extract_8cc" alt=""/></div>
<map name="fsm__extract_8cc" id="fsm__extract_8cc">
<area shape="rect" id="node2" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="691,155,779,181"/><area shape="rect" id="node22" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="5,304,120,331"/><area shape="rect" id="node26" href="../../d5/d98/sigtools_8h.html" title="kernel/sigtools.h" alt="" coords="1235,155,1351,181"/><area shape="rect" id="node27" href="../../d2/d09/consteval_8h.html" title="kernel/consteval.h" alt="" coords="1045,80,1171,107"/><area shape="rect" id="node28" href="../../d5/d51/celltypes_8h.html" title="kernel/celltypes.h" alt="" coords="909,155,1032,181"/><area shape="rect" id="node30" href="../../dc/dfb/fsmdata_8h.html" title="fsmdata.h" alt="" coords="859,80,937,107"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="888,229,992,256"/><area shape="rect" id="node21" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="1669,304,1757,331"/><area shape="rect" id="node29" href="../../d4/dd4/macc_8h.html" title="kernel/macc.h" alt="" coords="1057,155,1159,181"/></map>
</div>
</div>
<p><a href="../../d1/d38/fsm__extract_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a1063bf934787259dc403093b1d9b3a94"><td class="memItemLeft" align="right" valign="top">typedef std::pair<br class="typebreak"/>
&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a1063bf934787259dc403093b1d9b3a94">sig2driver_entry_t</a></td></tr>
<tr class="separator:a1063bf934787259dc403093b1d9b3a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a078e61a2bf807d2038b4276f5c388abf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;dff_out, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;ctrl, std::map&lt; <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>, int &gt; &amp;states, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> *reset_state=<a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</td></tr>
<tr class="separator:a078e61a2bf807d2038b4276f5c388abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ee1b8b1edf4d75066df47eae1d7808"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a> (<a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig, <a class="el" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a> noconst_state, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dont_care=<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>())</td></tr>
<tr class="separator:ad6ee1b8b1edf4d75066df47eae1d7808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d25ca2e14c2cee1fa77c854b523ca7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a> (<a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce, <a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;ce_nostop, <a class="el" href="../../dd/d2c/structFsmData.html">FsmData</a> &amp;fsm_data, std::map&lt; <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>, int &gt; &amp;states, int state_in, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_in, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_out, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_in, <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dont_care)</td></tr>
<tr class="separator:a51d25ca2e14c2cee1fa77c854b523ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f894d9dedeb3f6537902f9d6326a4ca"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca">extract_fsm</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire)</td></tr>
<tr class="separator:a0f894d9dedeb3f6537902f9d6326a4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a351110743b201a2cf9a94f9c72c3e847"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> static <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> <br class="typebreak"/>
<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a></td></tr>
<tr class="separator:a351110743b201a2cf9a94f9c72c3e847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c15f3083f542469f1ca49859b24e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></td></tr>
<tr class="separator:a94c15f3083f542469f1ca49859b24e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075dc346588c4e4c81240ec57dd236bf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt; <a class="el" href="../../d9/d39/fsm__detect_8cc.html#a073fd4614d39ffbc1b03fbc3c5ec1313">sig2driver_entry_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a></td></tr>
<tr class="separator:a075dc346588c4e4c81240ec57dd236bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abe946f4eb3b2983a7806e6ae2c68ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt; <a class="el" href="../../d9/d39/fsm__detect_8cc.html#a073fd4614d39ffbc1b03fbc3c5ec1313">sig2driver_entry_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">sig2trigger</a></td></tr>
<tr class="separator:a1abe946f4eb3b2983a7806e6ae2c68ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9eb100673f55169823d834c429ddb7"><td class="memItemLeft" align="right" valign="top">static std::map&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <br class="typebreak"/>
std::set&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a></td></tr>
<tr class="separator:aac9eb100673f55169823d834c429ddb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6286961134c1783e9f7eb93e458febb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d38/fsm__extract_8cc.html#a6286961134c1783e9f7eb93e458febb6">FsmExtractPass</a></td></tr>
<tr class="separator:a6286961134c1783e9f7eb93e458febb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a1063bf934787259dc403093b1d9b3a94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::pair&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; <a class="el" href="../../d9/d39/fsm__detect_8cc.html#a073fd4614d39ffbc1b03fbc3c5ec1313">sig2driver_entry_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00037">37</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a0f894d9dedeb3f6537902f9d6326a4ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void extract_fsm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00240">240</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Extracting FSM `%s&#39; from module `%s&#39;.\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// get input and output signals for state ff </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_out = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(wire));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> dff_in(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::State::Sm</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> reset_state(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> arst = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">bool</span> arst_polarity = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    std::set&lt;sig2driver_entry_t&gt; cellport_list;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a>.find(dff_out, cellport_list);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$dff&quot;</span> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$adff&quot;</span>) || cellport.second != <span class="stringliteral">&quot;\\Q&quot;</span>)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found %s cell for state register: %s\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_q = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>));</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_d = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\D&quot;</span>));</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        clk_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>) {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;            arst = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            arst_polarity = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            reset_state = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_VALUE&quot;</span>];</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        sig_q.replace(dff_out, sig_d, &amp;dff_in);</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    }</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  root of input selection tree: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(dff_in));</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span> (dff_in.has_marked_bits()) {</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: incomplete input selection tree root.\n&quot;</span>);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    }</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// find states and control inputs</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_in;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    std::map&lt;RTLIL::Const, int&gt; <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (!arst.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>()) {</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found reset state: %s (from async reset)\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(reset_state));</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        states[reset_state] = -1;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(dff_in, dff_out, ctrl_in, states, &amp;reset_state)) {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: state selection tree is not closed.\n&quot;</span>);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    }</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(states) &lt;= 1) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  fsm extraction failed: at least two states are required.\n&quot;</span>);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// find control outputs</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// (add the state signals to the list of control outputs. if everything goes right, this signals</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// become unused and can then be removed from the fsm control output)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> ctrl_out = dff_in;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    cellport_list.clear();</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">sig2trigger</a>.find(dff_out, cellport_list);</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">if</span> (cellport.second == <span class="stringliteral">&quot;\\A&quot;</span> &amp;&amp; !sig_b.is_fully_const())</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keywordflow">if</span> (cellport.second == <span class="stringliteral">&quot;\\B&quot;</span> &amp;&amp; !sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found ctrl output: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig_y));</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_y);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    }</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">remove</a>(ctrl_out);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">sort_and_unify</a>();</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  ctrl inputs: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ctrl_in));</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  ctrl outputs: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ctrl_out));</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// Initialize fsm data struct</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <a class="code" href="../../dd/d2c/structFsmData.html">FsmData</a> fsm_data;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#ae6e6bc2c41697699ea6f62c3af80d3ec">num_inputs</a> = ctrl_in.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a3af3af9e3d3681bdab0ee2dd223a05e6">num_outputs</a> = ctrl_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">state_bits</a> = wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">reset_state</a> = -1;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : states) {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        it.second = fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.size();</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.push_back(it.first);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">if</span> (!arst.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() || <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(reset_state).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>())</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">reset_state</a> = states[reset_state];</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">// Create transition table</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="../../d8/d46/structConstEval.html">ConstEval</a> ce(<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>), ce_nostop(<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    ce.stop(ctrl_in);</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> state_idx = 0; state_idx &lt; int(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.size()); state_idx++) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        ce.push(), ce_nostop.push();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        ce.set(dff_out, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[state_idx]);</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        ce_nostop.set(dff_out, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[state_idx]);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, states, state_idx, ctrl_in, ctrl_out, dff_in, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>());</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        ce.pop(), ce_nostop.pop();</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    }</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// create fsm cell</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *fsm_cell = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm$%s$%d&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++), <span class="stringliteral">&quot;$fsm&quot;</span>);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>, clk);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>, arst);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>] = clk_polarity ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>] = arst_polarity ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CTRL_IN&quot;</span>, ctrl_in);</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\CTRL_OUT&quot;</span>, ctrl_out);</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    fsm_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\NAME&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>());</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    fsm_cell-&gt;attributes = wire-&gt;attributes;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19">copy_to_cell</a>(fsm_cell);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// rename original state wire</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.erase(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    wire-&gt;attributes.erase(<span class="stringliteral">&quot;\\fsm_encoding&quot;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm$oldstate%s&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>[wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>] = wire;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// unconnect control outputs from old drivers</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    cellport_list.clear();</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a>.find(ctrl_out, cellport_list);</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list) {</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> port_sig = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(cellport.second));</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> unconn_sig = port_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(ctrl_out);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *unconn_wire = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$fsm_unconnect$%s$%d&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(unconn_sig), <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++), unconn_sig.size());</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        port_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(unconn_sig, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(unconn_wire), &amp;cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>[cellport.second]);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aba44ce5db4d8dd4c1faff050305778fb"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">RTLIL::SigSpec::is_fully_def</a></div><div class="ttdeci">bool is_fully_def() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02774">rtlil.cc:2774</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structFsmData_html_ad445019522376943dd5d574b20632a19"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19">FsmData::copy_to_cell</a></div><div class="ttdeci">void copy_to_cell(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00034">fsmdata.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a7197cc36be68abb4c3491bebde97290d"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d">RTLIL::SigSpec::remove</a></div><div class="ttdeci">void remove(const RTLIL::SigSpec &amp;pattern)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02342">rtlil.cc:2342</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structFsmData_html_aa7b97c4785530b9c6a7a012e9f60e4a7"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">FsmData::state_bits</a></div><div class="ttdeci">int state_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structFsmData_html_ae6e6bc2c41697699ea6f62c3af80d3ec"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#ae6e6bc2c41697699ea6f62c3af80d3ec">FsmData::num_inputs</a></div><div class="ttdeci">int num_inputs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a94c15f3083f542469f1ca49859b24e82"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></div><div class="ttdeci">static SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00036">fsm_extract.cc:36</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a1abe946f4eb3b2983a7806e6ae2c68ae"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a1abe946f4eb3b2983a7806e6ae2c68ae">sig2trigger</a></div><div class="ttdeci">static SigSet&lt; sig2driver_entry_t &gt; sig2trigger</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00038">fsm_extract.cc:38</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a51d25ca2e14c2cee1fa77c854b523ca7"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a></div><div class="ttdeci">static void find_transitions(ConstEval &amp;ce, ConstEval &amp;ce_nostop, FsmData &amp;fsm_data, std::map&lt; RTLIL::Const, int &gt; &amp;states, int state_in, RTLIL::SigSpec ctrl_in, RTLIL::SigSpec ctrl_out, RTLIL::SigSpec dff_in, RTLIL::SigSpec dont_care)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00128">fsm_extract.cc:128</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a351110743b201a2cf9a94f9c72c3e847"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE static PRIVATE_NAMESPACE_BEGIN RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00035">fsm_extract.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a2cb755aa8d61546cf354c72766678992"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992">RTLIL::SigSpec::sort_and_unify</a></div><div class="ttdeci">void sort_and_unify()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02291">rtlil.cc:2291</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structConstEval_html"><div class="ttname"><a href="../../d8/d46/structConstEval.html">ConstEval</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00030">consteval.h:30</a></div></div>
<div class="ttc" id="structFsmData_html_a30c5cc48771e22603d6efc83bb0a860e"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">FsmData::state_table</a></div><div class="ttdeci">std::vector&lt; RTLIL::Const &gt; state_table</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00032">fsmdata.h:32</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structFsmData_html"><div class="ttname"><a href="../../dd/d2c/structFsmData.html">FsmData</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00027">fsmdata.h:27</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a078e61a2bf807d2038b4276f5c388abf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a></div><div class="ttdeci">static bool find_states(RTLIL::SigSpec sig, const RTLIL::SigSpec &amp;dff_out, RTLIL::SigSpec &amp;ctrl, std::map&lt; RTLIL::Const, int &gt; &amp;states, RTLIL::Const *reset_state=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00041">fsm_extract.cc:41</a></div></div>
<div class="ttc" id="structFsmData_html_a3af3af9e3d3681bdab0ee2dd223a05e6"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a3af3af9e3d3681bdab0ee2dd223a05e6">FsmData::num_outputs</a></div><div class="ttdeci">int num_outputs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespacegenerate_html_af5e2c9763cc8e143158916dd324cbd31"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">generate.states</a></div><div class="ttdeci">list states</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d0f/fsm_2generate_8py_source.html#l00057">fsm/generate.py:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a075dc346588c4e4c81240ec57dd236bf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a></div><div class="ttdeci">static SigSet&lt; sig2driver_entry_t &gt; sig2driver</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00038">fsm_extract.cc:38</a></div></div>
<div class="ttc" id="structFsmData_html_a39055fa8241f485eab78d6ce5e821dfa"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a39055fa8241f485eab78d6ce5e821dfa">FsmData::reset_state</a></div><div class="ttdeci">int reset_state</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_cgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_cgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_cgraph" id="d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="417,663,455,690"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1042,1464,1110,1491"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1047,548,1105,575"/><area shape="rect" id="node8" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1003,334,1149,360"/><area shape="rect" id="node9" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="826,207,913,234"/><area shape="rect" id="node10" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="802,359,937,386"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="396,562,476,588"/><area shape="rect" id="node16" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ad90e53f5ab9dea9de2f251cf1750b1a1" title="RTLIL::SigSpec::has\l_marked_bits" alt="" coords="155,2149,296,2190"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="585,1154,716,1196"/><area shape="rect" id="node18" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="183,780,268,807"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="798,1084,941,1111"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb" title="RTLIL::SigSpec::is\l_fully_def" alt="" coords="585,1254,716,1296"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="355,258,517,284"/><area shape="rect" id="node26" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="791,67,947,94"/><area shape="rect" id="node27" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="802,143,937,170"/><area shape="rect" id="node28" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="355,882,517,908"/><area shape="rect" id="node33" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="571,1607,730,1634"/><area shape="rect" id="node35" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a7197cc36be68abb4c3491bebde97290d" title="RTLIL::SigSpec::remove" alt="" coords="144,2215,307,2242"/><area shape="rect" id="node36" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a2cb755aa8d61546cf354c72766678992" title="RTLIL::SigSpec::sort\l_and_unify" alt="" coords="154,2266,297,2308"/><area shape="rect" id="node37" href="../../d8/d46/structConstEval.html#a7a3ef5da455c01aa1e20f456ea0b14a3" title="ConstEval::stop" alt="" coords="169,2098,281,2124"/><area shape="rect" id="node39" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2" title="ConstEval::push" alt="" coords="379,1895,493,1922"/><area shape="rect" id="node40" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9" title="ConstEval::set" alt="" coords="598,1658,703,1684"/><area shape="rect" id="node42" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="171,1464,280,1491"/><area shape="rect" id="node46" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e" title="ConstEval::pop" alt="" coords="382,2047,490,2074"/><area shape="rect" id="node48" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="160,2332,291,2359"/><area shape="rect" id="node49" href="../../dd/d2c/structFsmData.html#ad445019522376943dd5d574b20632a19" title="FsmData::copy_to_cell" alt="" coords="149,2383,302,2410"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="145,2434,305,2460"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="846,695,893,722"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1198,578,1263,604"/><area shape="rect" id="node6" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1025,695,1127,722"/><area shape="rect" id="node12" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="565,570,736,612"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="804,746,935,788"/><area shape="rect" id="node14" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="784,512,955,553"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="802,629,937,670"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33" title="RTLIL::SigSpec::extend" alt="" coords="357,612,515,639"/><area shape="rect" id="node21" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="818,1767,921,1794"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="583,1541,718,1582"/><area shape="rect" id="node32" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c" title="RTLIL::SigSpec::is\l_fully_undef" alt="" coords="371,714,501,756"/><area shape="rect" id="node25" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="619,258,683,284"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="569,932,732,959"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="577,882,725,908"/><area shape="rect" id="node31" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="841,948,898,975"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="804,1592,935,1633"/><area shape="rect" id="node38" href="../../df/d6f/structSigPool.html#a485789c5ee275d0f3d94fe0100be382b" title="SigPool::add" alt="" coords="389,2148,483,2175"/><area shape="rect" id="node41" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="823,1658,916,1684"/><area shape="rect" id="node43" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="381,1388,491,1415"/><area shape="rect" id="node44" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808" title="sig2const" alt="" coords="397,1844,475,1871"/><area shape="rect" id="node45" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9" title="SigPool::check_all" alt="" coords="372,1692,500,1719"/><area shape="rect" id="node47" href="../../d0/dbf/structSigMap.html#a92f9444b1d962dbeb931d11f876e8c24" title="SigMap::swap" alt="" coords="599,2047,702,2074"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_icgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_icgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_icgraph" id="d1/d38/fsm__extract_8cc_a0f894d9dedeb3f6537902f9d6326a4ca_icgraph">
<area shape="rect" id="node2" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="145,5,314,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a078e61a2bf807d2038b4276f5c388abf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool find_states </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>dff_out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>ctrl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>, int &gt; &amp;&#160;</td>
          <td class="paramname"><em>states</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> *&#160;</td>
          <td class="paramname"><em>reset_state</em> = <code><a class="el" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00041">41</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(dff_out.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordflow">if</span> (sig == dff_out)</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>()) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>() &amp;&amp; <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>.count(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>()) == 0) {</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found state code: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;            <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>[sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>()] = -1;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    }</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    std::set&lt;sig2driver_entry_t&gt; cellport_list;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a>.find(sig, cellport_list);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cellport : cellport_list)</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.at(cellport.first);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$mux&quot;</span> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$pmux&quot;</span>) || cellport.second != <span class="stringliteral">&quot;\\Y&quot;</span>) {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  unexpected cell type %s (%s) found in state selection tree.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        }</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_aa = sig;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        sig_aa.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig_y, sig_a);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_bb;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_b)/<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a); i++) {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> s = sig;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            s.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">replace</a>(sig_y, sig_b.extract(i*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a), <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_a)));</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(s);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">if</span> (reset_state &amp;&amp; <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(*reset_state).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">is_fully_undef</a>())</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                <span class="keywordflow">if</span> (sig_aa.is_fully_def())</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                    *reset_state = sig_aa.as_const();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">is_fully_def</a>())</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                    *reset_state = sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found reset state: %s (guessed from mux tree)\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(*reset_state));</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            } <span class="keywordflow">while</span> (0);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">if</span> (ctrl.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(sig_s).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  found ctrl input: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(sig_s));</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            ctrl.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(sig_s);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        }</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(sig_aa, dff_out, ctrl, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>))</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_bb)/<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa); i++) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a>(sig_bb.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(i*<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa), <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig_aa)), dff_out, ctrl, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>))</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aba44ce5db4d8dd4c1faff050305778fb"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb">RTLIL::SigSpec::is_fully_def</a></div><div class="ttdeci">bool is_fully_def() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02774">rtlil.cc:2774</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ac188bee8020557fef57cfefce75cd56c"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c">RTLIL::SigSpec::is_fully_undef</a></div><div class="ttdeci">bool is_fully_undef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02789">rtlil.cc:2789</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a94c15f3083f542469f1ca49859b24e82"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a94c15f3083f542469f1ca49859b24e82">assign_map</a></div><div class="ttdeci">static SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00036">fsm_extract.cc:36</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a351110743b201a2cf9a94f9c72c3e847"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a351110743b201a2cf9a94f9c72c3e847">module</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE static PRIVATE_NAMESPACE_BEGIN RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00035">fsm_extract.cc:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a3fb735f158100bae38e6359f80ca09cd"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd">RTLIL::SigSpec::replace</a></div><div class="ttdeci">void replace(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec &amp;with)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02297">rtlil.cc:2297</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a078e61a2bf807d2038b4276f5c388abf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf">find_states</a></div><div class="ttdeci">static bool find_states(RTLIL::SigSpec sig, const RTLIL::SigSpec &amp;dff_out, RTLIL::SigSpec &amp;ctrl, std::map&lt; RTLIL::Const, int &gt; &amp;states, RTLIL::Const *reset_state=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00041">fsm_extract.cc:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespacegenerate_html_af5e2c9763cc8e143158916dd324cbd31"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">generate.states</a></div><div class="ttdeci">list states</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d0f/fsm_2generate_8py_source.html#l00057">fsm/generate.py:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a72a0f0def01be52891bdf5eedad46c33"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">RTLIL::SigSpec::extend</a></div><div class="ttdeci">void extend(int width, bool is_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02593">rtlil.cc:2593</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a075dc346588c4e4c81240ec57dd236bf"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a075dc346588c4e4c81240ec57dd236bf">sig2driver</a></div><div class="ttdeci">static SigSet&lt; sig2driver_entry_t &gt; sig2driver</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00038">fsm_extract.cc:38</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_cgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_cgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_cgraph" id="d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33" title="RTLIL::SigSpec::extend" alt="" coords="141,5,299,32"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="582,592,725,619"/><area shape="rect" id="node6" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="169,107,271,133"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="155,158,285,199"/><area shape="rect" id="node9" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb" title="RTLIL::SigSpec::is\l_fully_def" alt="" coords="155,223,285,265"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="1619,71,1754,113"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1821,176,1889,203"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1486,265,1525,292"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="180,457,260,484"/><area shape="rect" id="node24" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="799,628,945,655"/><area shape="rect" id="node36" href="../../d2/de4/structSigSet.html#a0854696d26b940fb3420cacfbfa51b7a" title="SigSet::find" alt="" coords="610,643,697,669"/><area shape="rect" id="node37" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="586,693,721,720"/><area shape="rect" id="node38" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a3fb735f158100bae38e6359f80ca09cd" title="RTLIL::SigSpec::replace" alt="" coords="139,769,301,796"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="572,1149,735,1176"/><area shape="rect" id="node48" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac188bee8020557fef57cfefce75cd56c" title="RTLIL::SigSpec::is\l_fully_undef" alt="" coords="155,871,285,913"/><area shape="rect" id="node49" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="141,937,299,964"/><area shape="rect" id="node3" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="379,5,491,32"/><area shape="rect" id="node4" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="605,5,702,32"/><area shape="rect" id="node7" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="375,107,494,133"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1663,291,1710,317"/><area shape="rect" id="node14" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1955,384,2021,411"/><area shape="rect" id="node16" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1803,341,1906,368"/><area shape="rect" id="node17" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1825,476,1884,503"/><area shape="rect" id="node15" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2070,384,2114,411"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="349,403,520,445"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1440,199,1571,241"/><area shape="rect" id="node21" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="568,309,739,350"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="586,374,721,415"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="572,491,735,517"/><area shape="rect" id="node22" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="787,410,957,451"/><area shape="rect" id="node25" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="825,337,919,364"/><area shape="rect" id="node23" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1005,410,1152,451"/><area shape="rect" id="node26" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1043,308,1115,335"/><area shape="rect" id="node27" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1257,312,1335,339"/><area shape="rect" id="node28" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1469,367,1542,393"/><area shape="rect" id="node31" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="798,1073,946,1100"/><area shape="rect" id="node32" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1050,1099,1107,1125"/><area shape="rect" id="node33" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1205,1149,1387,1176"/><area shape="rect" id="node34" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1219,1048,1373,1075"/><area shape="rect" id="node35" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1200,1099,1392,1125"/><area shape="rect" id="node39" href="../../de/d45/extract_8cc.html#a666706867bca9d4aa5ae683251070a33" title="replace" alt="" coords="403,769,467,796"/><area shape="rect" id="node40" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="575,845,731,872"/><area shape="rect" id="node41" href="../../d2/de4/structSigSet.html#a37742bc83f86e1e529e02e1552d353e1" title="SigSet::insert" alt="" coords="604,896,703,923"/><area shape="rect" id="node42" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="586,947,721,973"/><area shape="rect" id="node43" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="572,997,735,1024"/><area shape="rect" id="node44" href="../../d2/de4/structSigSet.html#adb50a29124e6edb3f54e0e3b0fec2a4b" title="SigSet::has" alt="" coords="609,1048,697,1075"/><area shape="rect" id="node45" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="575,1099,731,1125"/><area shape="rect" id="node47" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="791,1175,953,1201"/><area shape="rect" id="node50" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="369,930,500,971"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_icgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_icgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_icgraph" id="d1/d38/fsm__extract_8cc_a078e61a2bf807d2038b4276f5c388abf_icgraph">
<area shape="rect" id="node2" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="139,5,229,32"/><area shape="rect" id="node3" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="278,5,447,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a51d25ca2e14c2cee1fa77c854b523ca7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void find_transitions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;&#160;</td>
          <td class="paramname"><em>ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;&#160;</td>
          <td class="paramname"><em>ce_nostop</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d2c/structFsmData.html">FsmData</a> &amp;&#160;</td>
          <td class="paramname"><em>fsm_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>, int &gt; &amp;&#160;</td>
          <td class="paramname"><em>states</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>state_in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>ctrl_in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>ctrl_out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>dff_in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>dont_care</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00128">128</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">bool</span> undef_bit_in_next_state_mode = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> undef, constval;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(ctrl_out, undef) &amp;&amp; ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(dff_in, undef))</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">if</span> (0) {</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;undef_bit_in_next_state:</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : dff_in)</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                <span class="keywordflow">if</span> (bit.wire != <span class="keyword">nullptr</span>) bit = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : ctrl_out)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                <span class="keywordflow">if</span> (bit.wire != <span class="keyword">nullptr</span>) bit = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            undef_bit_in_next_state_mode = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ctrl_out.is_fully_const() &amp;&amp; dff_in.is_fully_const());</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <a class="code" href="../../da/d80/structFsmData_1_1transition__t.html">FsmData::transition_t</a> tr;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        tr.<a class="code" href="../../da/d80/structFsmData_1_1transition__t.html#a8c0c39cb7f77246fcc661758ad7f3b49">ctrl_in</a> = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a>(ce, ctrl_in, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>, dont_care);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        tr.ctrl_out = <a class="code" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a>(ce, ctrl_out, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        std::map&lt;RTLIL::SigBit, int&gt; ctrl_in_bit_indices;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(ctrl_in); i++)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            ctrl_in_bit_indices[ctrl_in[i]] = i;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : ctrl_in_bit_indices)</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">if</span> (tr.ctrl_in.bits.at(it.second) == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> &amp;&amp; <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(it.first) != 0)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;dc_bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(it.first))</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                    <span class="keywordflow">if</span> (ctrl_in_bit_indices.count(dc_bit))</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                        tr.ctrl_in.bits.at(ctrl_in_bit_indices.at(dc_bit)) = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::State::Sa</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> log_state_in = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>, fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">state_bits</a>);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">if</span> (state_in &gt;= 0)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            log_state_in = fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>.at(state_in);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>.count(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in)).as_const()) == 0) {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; INVALID_STATE(%s) %s  &lt;ignored invalid transistion!&gt;%s\n&quot;</span>,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in))), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out),</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                    undef_bit_in_next_state_mode ? <span class="stringliteral">&quot; SHORTENED&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        tr.state_in = state_in;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        tr.state_out = <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>.at(ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>(dff_in)).as_const());</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">if</span> (dff_in.is_fully_def()) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a94bf75e1d814dba04b85d9b7150aad5c">transition_table</a>.push_back(tr);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; %10s %s\n&quot;</span>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[tr.state_out]), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out));</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  transition: %10s %s -&gt; %10s %s  &lt;ignored undef transistion!&gt;\n&quot;</span>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(log_state_in), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_in),</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(fsm_data.<a class="code" href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">state_table</a>[tr.state_out]), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(tr.ctrl_out));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : dff_in)</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">if</span> (bit == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a>)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            <span class="keywordflow">goto</span> undef_bit_in_next_state;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(undef.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(ce.<a class="code" href="../../d8/d46/structConstEval.html#ad782d770a969f0769b156d7c325b2584">stop_signals</a>.<a class="code" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">check_all</a>(undef));</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    undef = undef.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(0, 1);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    constval = undef;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(constval))</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        dont_care.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(undef);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, constval.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>());</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(undef) &amp;&amp; constval == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>)</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(undef)) {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bitval = bit;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keywordflow">if</span> (ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval) &amp;&amp; bitval != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>)</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                    <span class="keywordflow">goto</span> found_contradiction_1;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                    ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            }</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    found_contradiction_1:</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">push</a>();</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(undef, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.count(undef))</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : <a class="code" href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a>.at(undef)) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> bitval = bit;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="keywordflow">if</span> ((ce.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval) || ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">eval</a>(bitval)) &amp;&amp; bitval != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                    <span class="keywordflow">goto</span> found_contradiction_2;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    ce.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">set</a>(bit, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <a class="code" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a>(ce, ce_nostop, fsm_data, <a class="code" href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">states</a>, state_in, ctrl_in, ctrl_out, dff_in, dont_care);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    found_contradiction_2:</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        ce.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>(), ce_nostop.<a class="code" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">pop</a>();</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div>
<div class="ttc" id="structFsmData_html_a94bf75e1d814dba04b85d9b7150aad5c"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a94bf75e1d814dba04b85d9b7150aad5c">FsmData::transition_table</a></div><div class="ttdeci">std::vector&lt; transition_t &gt; transition_table</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00031">fsmdata.h:31</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_ad6ee1b8b1edf4d75066df47eae1d7808"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808">sig2const</a></div><div class="ttdeci">static RTLIL::Const sig2const(ConstEval &amp;ce, RTLIL::SigSpec sig, RTLIL::State noconst_state, RTLIL::SigSpec dont_care=RTLIL::SigSpec())</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00110">fsm_extract.cc:110</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_aac9eb100673f55169823d834c429ddb7"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#aac9eb100673f55169823d834c429ddb7">exclusive_ctrls</a></div><div class="ttdeci">static std::map&lt; RTLIL::SigBit, std::set&lt; RTLIL::SigBit &gt; &gt; exclusive_ctrls</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00039">fsm_extract.cc:39</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="structFsmData_1_1transition__t_html"><div class="ttname"><a href="../../da/d80/structFsmData_1_1transition__t.html">FsmData::transition_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00030">fsmdata.h:30</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structConstEval_html_a508b0a94019cd9da76742ad99a684589"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589">ConstEval::eval</a></div><div class="ttdeci">bool eval(RTLIL::Cell *cell, RTLIL::SigSpec &amp;undef)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00089">consteval.h:89</a></div></div>
<div class="ttc" id="structConstEval_html_a664084b609037b4bc8abc2b0a84327bd"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">ConstEval::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00033">consteval.h:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structConstEval_html_af42c358b1df54473e2d04cdfaab428c2"><div class="ttname"><a href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2">ConstEval::push</a></div><div class="ttdeci">void push()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00061">consteval.h:61</a></div></div>
<div class="ttc" id="structFsmData_html_aa7b97c4785530b9c6a7a012e9f60e4a7"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#aa7b97c4785530b9c6a7a012e9f60e4a7">FsmData::state_bits</a></div><div class="ttdeci">int state_bits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00029">fsmdata.h:29</a></div></div>
<div class="ttc" id="structFsmData_1_1transition__t_html_a8c0c39cb7f77246fcc661758ad7f3b49"><div class="ttname"><a href="../../da/d80/structFsmData_1_1transition__t.html#a8c0c39cb7f77246fcc661758ad7f3b49">FsmData::transition_t::ctrl_in</a></div><div class="ttdeci">RTLIL::Const ctrl_in</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00030">fsmdata.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="fsm__extract_8cc_html_a51d25ca2e14c2cee1fa77c854b523ca7"><div class="ttname"><a href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7">find_transitions</a></div><div class="ttdeci">static void find_transitions(ConstEval &amp;ce, ConstEval &amp;ce_nostop, FsmData &amp;fsm_data, std::map&lt; RTLIL::Const, int &gt; &amp;states, int state_in, RTLIL::SigSpec ctrl_in, RTLIL::SigSpec ctrl_out, RTLIL::SigSpec dff_in, RTLIL::SigSpec dont_care)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d38/fsm__extract_8cc_source.html#l00128">fsm_extract.cc:128</a></div></div>
<div class="ttc" id="structSigPool_html_a3bda3e2750672b3f08aca1f5f3e713d9"><div class="ttname"><a href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9">SigPool::check_all</a></div><div class="ttdeci">bool check_all(RTLIL::SigSpec sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00108">sigtools.h:108</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="structFsmData_html_a30c5cc48771e22603d6efc83bb0a860e"><div class="ttname"><a href="../../dd/d2c/structFsmData.html#a30c5cc48771e22603d6efc83bb0a860e">FsmData::state_table</a></div><div class="ttdeci">std::vector&lt; RTLIL::Const &gt; state_table</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dfb/fsmdata_8h_source.html#l00032">fsmdata.h:32</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="namespacegenerate_html_af5e2c9763cc8e143158916dd324cbd31"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af5e2c9763cc8e143158916dd324cbd31">generate.states</a></div><div class="ttdeci">list states</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d0f/fsm_2generate_8py_source.html#l00057">fsm/generate.py:57</a></div></div>
<div class="ttc" id="structConstEval_html_ad782d770a969f0769b156d7c325b2584"><div class="ttname"><a href="../../d8/d46/structConstEval.html#ad782d770a969f0769b156d7c325b2584">ConstEval::stop_signals</a></div><div class="ttdeci">SigPool stop_signals</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00035">consteval.h:35</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
<div class="ttc" id="structConstEval_html_a6c174fa7095d430394548d145f2303b9"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9">ConstEval::set</a></div><div class="ttdeci">void set(RTLIL::SigSpec sig, RTLIL::Const value)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00072">consteval.h:72</a></div></div>
<div class="ttc" id="structConstEval_html_a44b8aa77ed05225ba70df188a081c07e"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e">ConstEval::pop</a></div><div class="ttdeci">void pop()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00066">consteval.h:66</a></div></div>
<div class="ttc" id="structConstEval_html_aa8f1e779bed458531fc95df2fcddb37d"><div class="ttname"><a href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">ConstEval::values_map</a></div><div class="ttdeci">SigMap values_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00034">consteval.h:34</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_cgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_cgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_cgraph" id="d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_cgraph">
<area shape="rect" id="node2" href="../../d8/d46/structConstEval.html#a508b0a94019cd9da76742ad99a684589" title="ConstEval::eval" alt="" coords="189,541,299,568"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="397,5,528,46"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aba44ce5db4d8dd4c1faff050305778fb" title="RTLIL::SigSpec::is\l_fully_def" alt="" coords="397,70,528,111"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="839,1175,907,1201"/><area shape="rect" id="node9" href="../../d8/d46/structConstEval.html#a6c174fa7095d430394548d145f2303b9" title="ConstEval::set" alt="" coords="410,1200,515,1227"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="391,1251,534,1277"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a" title="RTLIL::SigSpec::extract" alt="" coords="601,440,759,467"/><area shape="rect" id="node16" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="395,1403,530,1445"/><area shape="rect" id="node38" href="../../d1/d38/fsm__extract_8cc.html#ad6ee1b8b1edf4d75066df47eae1d7808" title="sig2const" alt="" coords="205,1309,283,1336"/><area shape="rect" id="node39" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="225,1411,263,1437"/><area shape="rect" id="node41" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="204,1461,284,1488"/><area shape="rect" id="node43" href="../../df/d6f/structSigPool.html#a3bda3e2750672b3f08aca1f5f3e713d9" title="SigPool::check_all" alt="" coords="180,1512,308,1539"/><area shape="rect" id="node44" href="../../d8/d46/structConstEval.html#af42c358b1df54473e2d04cdfaab428c2" title="ConstEval::push" alt="" coords="187,1563,301,1589"/><area shape="rect" id="node45" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="163,1629,325,1656"/><area shape="rect" id="node49" href="../../d8/d46/structConstEval.html#a44b8aa77ed05225ba70df188a081c07e" title="ConstEval::pop" alt="" coords="190,1705,298,1732"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="613,643,747,669"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="380,541,545,568"/><area shape="rect" id="node12" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="393,491,532,517"/><area shape="rect" id="node17" href="../../d3/dc3/namespaceRTLIL.html#a263f09b4e1caa15c220a0c4fbd4f153a" title="RTLIL::const_xor" alt="" coords="619,187,741,213"/><area shape="rect" id="node20" href="../../d3/dc3/namespaceRTLIL.html#a5b97e74024b64f93606a5203a748923c" title="RTLIL::const_and" alt="" coords="617,85,743,112"/><area shape="rect" id="node22" href="../../d3/dc3/namespaceRTLIL.html#af467272e98f5d8308c84696ce6f72a1a" title="RTLIL::const_or" alt="" coords="623,339,737,365"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aa190ef13999edb4d38e01607bf6324a4" title="RTLIL::SigSpec::extend_u0" alt="" coords="373,592,552,619"/><area shape="rect" id="node26" href="../../d0/d27/structMacc.html#a08b0a1d0376dcf9cee37142b7c6001f5" title="Macc::from_cell" alt="" coords="406,693,519,720"/><area shape="rect" id="node29" href="../../d0/d27/structMacc.html#a40a758d065625b7fd52bd3ec0e0593a6" title="Macc::eval" alt="" coords="421,972,505,999"/><area shape="rect" id="node34" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="399,237,526,264"/><area shape="rect" id="node35" href="../../d0/d4d/structCellTypes.html#a389bdf407baf76b80a006666c0e25565" title="CellTypes::eval" alt="" coords="408,288,517,315"/><area shape="rect" id="node8" href="../../d8/db7/structRTLIL_1_1Const.html#a7c3712049c1089520623cc77242b0dfa" title="RTLIL::Const::as_bool" alt="" coords="605,491,755,517"/><area shape="rect" id="node10" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="629,1301,731,1328"/><area shape="rect" id="node11" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="633,1200,727,1227"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a5dc7b683a05092e03e524ec50395b737" title="RTLIL::SigSpec::to\l_sigbit_set" alt="" coords="808,433,939,474"/><area shape="rect" id="node18" href="../../d0/d30/calc_8cc.html#a3aa1364baf6f02b10e9766c2cf15d9d2" title="logic_wrapper" alt="" coords="822,237,925,264"/><area shape="rect" id="node19" href="../../d0/d30/calc_8cc.html#a66e00f74122eca45fa536edf98c6b5e6" title="logic_xor" alt="" coords="837,187,910,213"/><area shape="rect" id="node21" href="../../d0/d30/calc_8cc.html#ac65b8aeca88360dc8a52d0f8011e1886" title="logic_and" alt="" coords="835,111,912,137"/><area shape="rect" id="node23" href="../../d0/d30/calc_8cc.html#ac1c839038ddc138c6db98e3072a0e152" title="logic_or" alt="" coords="840,360,907,387"/><area shape="rect" id="node25" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="624,592,736,619"/><area shape="rect" id="node27" href="../../d6/db5/structRTLIL_1_1Cell.html#ad4d3fb560757799b81db0180dc05c471" title="RTLIL::Cell::getParam" alt="" coords="605,693,755,720"/><area shape="rect" id="node28" href="../../d8/db7/structRTLIL_1_1Const.html#a8e25680d9c437594db63bc84906aa102" title="RTLIL::Const::as_int" alt="" coords="610,744,750,771"/><area shape="rect" id="node30" href="../../d3/dc3/namespaceRTLIL.html#a4802e43242425e0ad5f31952d6165b9e" title="RTLIL::const_pos" alt="" coords="617,896,743,923"/><area shape="rect" id="node31" href="../../d3/dc3/namespaceRTLIL.html#a5d4c9dc4f581d7096c4f9184c499f22d" title="RTLIL::const_mul" alt="" coords="617,947,743,973"/><area shape="rect" id="node32" href="../../d3/dc3/namespaceRTLIL.html#ac1c30b5090dc445905c880c1e428f246" title="RTLIL::const_sub" alt="" coords="617,997,743,1024"/><area shape="rect" id="node33" href="../../d3/dc3/namespaceRTLIL.html#a351753f131fea2aac899abb14da74e88" title="RTLIL::const_add" alt="" coords="617,1048,743,1075"/><area shape="rect" id="node36" href="../../d0/d4d/structCellTypes.html#aaeea7ad942ea5ebe581c6aa7a8ce4af5" title="CellTypes::eval_not" alt="" coords="613,288,747,315"/><area shape="rect" id="node37" href="../../d3/dc3/namespaceRTLIL.html#acf8f4589c72125cd23862e3cd21e0a5e" title="RTLIL::const_xnor" alt="" coords="616,237,744,264"/><area shape="rect" id="node40" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="439,1469,486,1496"/><area shape="rect" id="node42" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="377,1521,548,1562"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="381,1637,544,1664"/><area shape="rect" id="node47" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="389,1688,537,1715"/><area shape="rect" id="node48" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="651,1637,709,1664"/><area shape="rect" id="node50" href="../../d0/dbf/structSigMap.html#a92f9444b1d962dbeb931d11f876e8c24" title="SigMap::swap" alt="" coords="411,1739,514,1765"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_icgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_icgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_icgraph" id="d1/d38/fsm__extract_8cc_a51d25ca2e14c2cee1fa77c854b523ca7_icgraph">
<area shape="rect" id="node2" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="163,5,253,32"/><area shape="rect" id="node3" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="302,5,471,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad6ee1b8b1edf4d75066df47eae1d7808"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> sig2const </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d46/structConstEval.html">ConstEval</a> &amp;&#160;</td>
          <td class="paramname"><em>ce</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0">RTLIL::State</a>&#160;</td>
          <td class="paramname"><em>noconst_state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>dont_care</em> = <code><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00110">110</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (dont_care.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++)</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <span class="keywordflow">if</span> (dont_care.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">extract</a>(sig[i]).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() &gt; 0)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                sig[i] = noconst_state;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    ce.<a class="code" href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">assign_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    ce.<a class="code" href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">values_map</a>.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(sig);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig); i++)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">if</span> (sig[i].wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            sig[i] = noconst_state;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="structConstEval_html_a664084b609037b4bc8abc2b0a84327bd"><div class="ttname"><a href="../../d8/d46/structConstEval.html#a664084b609037b4bc8abc2b0a84327bd">ConstEval::assign_map</a></div><div class="ttdeci">SigMap assign_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00033">consteval.h:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aab47d4484bbd3b94c31f38e38ddec91a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aab47d4484bbd3b94c31f38e38ddec91a">RTLIL::SigSpec::extract</a></div><div class="ttdeci">RTLIL::SigSpec extract(const RTLIL::SigSpec &amp;pattern, const RTLIL::SigSpec *other=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02414">rtlil.cc:2414</a></div></div>
<div class="ttc" id="structConstEval_html_aa8f1e779bed458531fc95df2fcddb37d"><div class="ttname"><a href="../../d8/d46/structConstEval.html#aa8f1e779bed458531fc95df2fcddb37d">ConstEval::values_map</a></div><div class="ttdeci">SigMap values_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d09/consteval_8h_source.html#l00034">consteval.h:34</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_cgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_cgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_cgraph" id="d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="343,5,411,32"/><area shape="rect" id="node3" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="150,93,253,120"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="134,27,269,69"/><area shape="rect" id="node4" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="318,93,437,120"/></map>
</div>
</p>

<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_icgraph.png" border="0" usemap="#d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_icgraph" alt=""/></div>
<map name="d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_icgraph" id="d1/d38/fsm__extract_8cc_ad6ee1b8b1edf4d75066df47eae1d7808_icgraph">
<area shape="rect" id="node2" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="133,5,243,32"/><area shape="rect" id="node3" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="291,5,381,32"/><area shape="rect" id="node4" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="430,5,599,32"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a94c15f3083f542469f1ca49859b24e82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> assign_map</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00036">36</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aac9eb100673f55169823d834c429ddb7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, std::set&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; &gt; exclusive_ctrls</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00039">39</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6286961134c1783e9f7eb93e458febb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a>  <a class="el" href="../../d5/d0c/structFsmExtractPass.html">FsmExtractPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a351110743b201a2cf9a94f9c72c3e847"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> static <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* module</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00035">35</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a075dc346588c4e4c81240ec57dd236bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt;<a class="el" href="../../d9/d39/fsm__detect_8cc.html#a073fd4614d39ffbc1b03fbc3c5ec1313">sig2driver_entry_t</a>&gt; sig2driver</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00038">38</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1abe946f4eb3b2983a7806e6ae2c68ae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de4/structSigSet.html">SigSet</a>&lt;<a class="el" href="../../d9/d39/fsm__detect_8cc.html#a073fd4614d39ffbc1b03fbc3c5ec1313">sig2driver_entry_t</a>&gt; sig2trigger</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html#l00038">38</a> of file <a class="el" href="../../d1/d38/fsm__extract_8cc_source.html">fsm_extract.cc</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9d785f1c0f2008dbe13109f6981580c7.html">fsm</a></li><li class="navelem"><a class="el" href="../../d1/d38/fsm__extract_8cc.html">fsm_extract.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
