// Seed: 3646730549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (-1'b0 || 1) begin : LABEL_1
      assume (id_6);
      disable id_10;
    end
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    output wand id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
