{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 18:59:59 2015 " "Info: Processing started: Sat Dec 05 18:59:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP -c uP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM " "Info: Found entity 1: mem_RAM" {  } { { "mem_RAM.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/mem_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_REG.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_REG " "Info: Found entity 1: n_REG" {  } { { "n_REG.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/n_REG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_ADD_SUB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file opr_ADD_SUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_ADD_SUB " "Info: Found entity 1: opr_ADD_SUB" {  } { { "opr_ADD_SUB.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/opr_ADD_SUB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_CU " "Info: Found entity 1: uP_CU" {  } { { "uP_CU.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_DP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP " "Info: Found entity 1: uP_DP" {  } { { "uP_DP.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP " "Info: Found entity 1: uP" {  } { { "uP.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_tb " "Info: Found entity 1: uP_tb" {  } { { "uP_tb.v" "" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_tb.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "uP " "Info: Elaborating entity \"uP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_CU uP_CU:CtrlUnit " "Info: Elaborating entity \"uP_CU\" for hierarchy \"uP_CU:CtrlUnit\"" {  } { { "uP.v" "CtrlUnit" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_DP uP_DP:DataPath " "Info: Elaborating entity \"uP_DP\" for hierarchy \"uP_DP:DataPath\"" {  } { { "uP.v" "DataPath" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:IR_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:IR_REG\"" {  } { { "uP_DP.v" "IR_REG" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_DP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:PC_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:PC_REG\"" {  } { { "uP_DP.v" "PC_REG" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_DP.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_RAM uP_DP:DataPath\|mem_RAM:RAM_32x8 " "Info: Elaborating entity \"mem_RAM\" for hierarchy \"uP_DP:DataPath\|mem_RAM:RAM_32x8\"" {  } { { "uP_DP.v" "RAM_32x8" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_ADD_SUB uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB " "Info: Elaborating entity \"opr_ADD_SUB\" for hierarchy \"uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\"" {  } { { "uP_DP.v" "ADD_SUB" { Text "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP_DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~14 " "Info: Register \"uP_CU:CtrlUnit\|state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~15 " "Info: Register \"uP_CU:CtrlUnit\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~16 " "Info: Register \"uP_CU:CtrlUnit\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~17 " "Info: Register \"uP_CU:CtrlUnit\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP.map.smsg " "Info: Generated suppressed messages file C:/Users/GhinY/Desktop/LocalEmerald/DegreeSEM2/Microprocessor_Verilog/uP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
