
start_gui
open_project /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.xpr
open_project /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_blockrom' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_blockrom' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fifo_uart_rx' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_uart_rx' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'fifo_uart_tx' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_uart_tx' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_vga' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/ip/blk_mem_vga/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_vga' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_vga' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6166.777 ; gain = 100.676 ; free physical = 525 ; free virtual = 4636
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/blk_mem_blockrom.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/bootr.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/blk_mem_blockrom.mif'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/bootr.coe'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto f79e9f4eb56c4e769e379503bf36a193 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 12 for port hdata [/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/vga_ctrl.sv:62]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 12 for port vdata [/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.srcs/sources_1/imports/v_src/peripheral/vga_ctrl.sv:63]
WARNING: [VRFC 10-727] function getTime has no return value assignment [/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented_old_verison/Uncommented_old_verison.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Uncommented/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 200000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.dut.bootrom_controller_instance.bootrom.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.vga_controller_instance.gram0.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file G:/cod19grp9/kernel/kernel_trivial.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file G:/tmp/kernel_exp.bin could not be opened
Failed to open extRAM init file
extRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 6691.391 ; gain = 37.094 ; free physical = 148 ; free virtual = 4102
xsim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 6691.391 ; gain = 413.559 ; free physical = 148 ; free virtual = 4102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 6691.391 ; gain = 413.559 ; free physical = 148 ; free virtual = 4102
