%
% Copyright (C) 2014 Anders Olofsson
%
% Copying and distribution of this file, with or without modification,
% are permitted in any medium without royalty provided the copyright
% notice and this notice are preserved.  This file is offered as-is,
% without any warranty.
%
\documentclass{sheet}
\usepackage[utf8]{inputenc}
\usepackage[T1]{fontenc}
\usepackage{ae,aecompl}
\usepackage[english]{babel}
\usepackage[a4paper, landscape, margin=.1in]{geometry}
\usepackage{amssymb}

\def\sheetheaderfont{\bfseries}
\def\sheettablefont{\footnotesize\sffamily}
\def\sheetheadercolor{black!10}
\def\sheetrowcolor{black!5}

\def\tabcolsep{2pt}
\def\arraystretch{1.3}
\defsheet{asmtable}{4}{|m{4.2em} m{5.0em}|X|m{0.7em}|}
\defsheet{table-lX}{2}{|l X|}
\defsheet{table-llX}{3}{|l l X|}

\pagefooter{MIPS32r2 version 1 page \thepage}

\begin{document}
\begin{multicols}{3}
\raggedcolumns

\begin{center}
{\Large\bfseries MIPS32r2 Quick Reference}
\end{center}
%
\begin{table-lX}{Keys}
rx, ry, rz			& General registers \\
i, p, s, rel, ptr, off		& Immediate operand \\
ISA				& ISA mode (0=MIPS32, 1=MIPS16e) \\
value$^{\pm}_{ }$		& Value is sign extended \\
value$^{\emptyset}_{ }$		& Value is zero extended \\
$\smul$ $\sdiv$ $\smod$ $\asr$ $\slt$ $\sge$	& Operation is signed \\
\end{table-lX}
%
\begin{asmtable}{Arithmetic Instructions}
ADD	& rx, ry, rz			& rx = ry $+$ rz				& O \\
ADDI	& rx, ry, i$^{ }_{16}$		& rx = ry $+$ i$^{\pm}_{ }$			& O \\
ADDIU	& rx, ry, i$^{ }_{16}$		& rx = ry $+$ i$^{\pm}_{ }$			& \\
ADDU	& rx, ry, rz			& rx = ry $+$ rz				& \\
DIV	& rx, ry			& HI = rx $\sdiv$ ry; LO = rx $\smod$ ry	& \\
DIVU	& rx, ry			& HI = rx $\udiv$ ry; LO = rx $\umod$ ry	& \\
MADD	& rx, ry			& HI:LO = HI:LO $+$ rx $\smul$ ry		& \\
MADDU	& rx, ry			& HI:LO = HI:LO $+$ rx $\umul$ ry		& \\
MSUB	& rx, ry			& HI:LO = HI:LO $-$ rx $\smul$ ry		& \\
MSUBU	& rx, ry			& HI:LO = HI:LO $-$ rx $\umul$ ry		& \\
MUL	& rx, ry, rz			& rx = ry $\smul$ rz				& \\
MULT	& rx, ry			& HI:LO = rx $\smul$ ry				& \\
MULTU	& rx, ry			& HI:LO = rx $\umul$ ry				& \\
\textit{NEGU}	& rx, ry		& rx = 0 $-$ ry					& \\
SUB	& rx, ry, rz			& rx = ry $-$ rz				& O \\
SUBU	& rx, ry, rz			& rx = ry $-$ rz				& \\
\end{asmtable}
%
\begin{asmtable}{Load and Store Instructions}
LB	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]$^{\pm}_{8}$	& \\
LBU	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]$^{\emptyset}_{8}$	& \\
LH	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]$^{\pm}_{16}$	& \\
LHU	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]$^{\emptyset}_{16}$	& \\
LL	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]; LL = 1		& \\
LW	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]			& \\
LWL	& rx, off$^{ }_{16}$(ry)	& s=(ry$+$off$^{\pm}_{ }$)$^{ }_{1:0}$; rx$^{ }_{31:24-s\umul 8}$ = [ry $+$ off$^{\pm}_{ }$]$^{ }_{8+s\umul 8}$	& \\
LWR	& rx, off$^{ }_{16}$(ry)	& s=(ry$+$off$^{\pm}_{ }$)$^{ }_{1:0}$; rx$^{ }_{31-s\umul 8:0}$ = [ry $+$ off$^{\pm}_{ }$]$^{ }_{32-s\umul 8}$	& \\
SB	& rx, off$^{ }_{16}$(ry)	& [ry $+$ off$^{\pm}_{ }$]$^{ }_{8}$ = rx$^{ }_{7:0}$	& \\
SC	& rx, off$^{ }_{16}$(ry)	& if(atomic) [ry $+$ off$^{\pm}_{ }$]=rx; rx=1; else rx=0	& \\
SH	& rx, off$^{ }_{16}$(ry)	& [ry $+$ off$^{\pm}_{ }$]$^{ }_{16}$ = rx$^{ }_{15:0}$	& \\
SW	& rx, off$^{ }_{16}$(ry)	& [ry $+$ off$^{\pm}_{ }$] = rx			& \\
SWL	& rx, off$^{ }_{16}$(ry)	& s=(ry$+$off$^{\pm}_{ }$)$^{ }_{1:0}$; [ry $+$ off$^{\pm}_{ }$]$^{ }_{8+s\umul 8}$ = rx$^{ }_{31:24-s\umul 8}$	& \\
SWR	& rx, off$^{ }_{16}$(ry)	& s=(ry$+$off$^{\pm}_{ }$)$^{ }_{1:0}$; [ry $+$ off$^{\pm}_{ }$]$^{ }_{32-s\umul 8}$ = rx$^{ }_{31-s\umul 8:0}$	& \\
\textit{ULW}	& rx, off$^{ }_{16}$(ry)	& rx = [ry $+$ off$^{\pm}_{ }$]$^{unaligned}_{ }$	& \\
\textit{USW}	& rx, off$^{ }_{16}$(ry)	& [ry $+$ off$^{\pm}_{ }$]$^{unaligned}_{ }$ = rx	& \\
\end{asmtable}
%
\begin{asmtable}{Bitwise Instructions}
AND	& rx, ry, rz			& rx = ry \& rz					& \\
ANDI	& rx, ry, i$^{ }_{16}$		& rx = ry \& i$^{\emptyset}_{ }$		& \\
CLO	& rx, ry			& rx = CountLeadingOnes(ry)			& \\
CLZ	& rx, ry			& rx = CountLeadingZeros(ry)			& \\
EXT	& rx, ry, p, s			& rx = ry$^{\emptyset}_{p+s-1:p}$		& 2 \\
INS	& rx, ry, p, s			& rx$^{ }_{p+s-1:p}$ = ry$^{ }_{s-1:0}$		& 2 \\
NOR	& rx, ry, rz			& rx = $\sim$(ry | rz)				& \\
\textit{NOT}	& rx, ry		& rx = $\sim$ry					& \\
OR	& rx, ry, rz			& rx = ry | rz					& \\
ORI	& rx, ry, i$^{ }_{16}$		& rx = ry | i$^{\emptyset}_{ }$			& \\
ROTR	& rx, ry, i$^{ }_{5}$		& rx = ry $\ror$ i				& \\
ROTRV	& rx, ry, rz			& rx = ry $\ror$ rz$^{ }_{4:0}$			& \\
SLL	& rx, ry, i$^{ }_{5}$		& rx = ry $\lsl$ i				& \\
SLLV	& rx, ry, rz			& rx = ry $\lsl$ rz$^{ }_{4:0}$			& \\
SRA	& rx, ry, i$^{ }_{5}$		& rx = ry $\asr$ i				& \\
SRAV	& rx, ry, rz			& rx = ry $\asr$ rz$^{ }_{4:0}$			& \\
SRL	& rx, ry, i$^{ }_{5}$		& rx = ry $\lsr$ i				& \\
SRLV	& rx, ry, rz			& rx = ry $\lsr$ rz$^{ }_{4:0}$			& \\
WSBH	& rx, ry			& rx = ry$^{ }_{23:16}$:ry$^{ }_{31:24}$:ry$^{ }_{7:0}$:ry$^{ }_{15:8}$	& 2 \\
XOR	& rx, ry, rz			& rx = ry $\oplus$ rz				& \\
XORI	& rx, ry, i$^{ }_{16}$		& rx = ry $\oplus$ i$^{\emptyset}_{ }$		& \\
\end{asmtable}
%
\begin{asmtable}{Jump and Branch Instructions}
\textit{B}	& rel$^{ }_{18}$	& PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
\textit{BAL}	& rel$^{ }_{18}$	& RA = PC$+$8; PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BEQ	& rx, ry, rel$^{ }_{18}$	& if (rx $=$ ry) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
\textit{BEQZ}	& rx, rel$^{ }_{18}$	& if (rx $=$ 0) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BGEZ	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 0) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BGEZAL	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 0) RA = PC$+$8; PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BGTZ	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 0 \&\& rx $\ne$ 0) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BLEZ	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 1 || rx $=$ 0) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BLTZ	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 1) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BLTZAL	& rx, rel$^{ }_{18}$		& if (rx$^{ }_{31}$ $=$ 1) RA = PC$+$8; PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
BNE	& rx, ry, rel$^{ }_{18}$	& if (rx $\ne$ ry) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
\textit{BNEZ}	& rx, rel$^{ }_{18}$	& if (rx $\ne$ 0) PC $+$= rel$^{\pm}_{16:2}$:0$^{ }_{1:0}$	& D \\
J	& ptr$^{ }_{28}$		& PC = PC$^{ }_{31:29}$:ptr$^{ }_{28:2}$:0$^{ }_{1:0}$	& D \\
JAL	& ptr$^{ }_{28}$		& RA=PC$+$8; PC=PC$^{ }_{31:29}$:ptr$^{ }_{28:2}$:0$^{ }_{1:0}$	& D \\
JALX	& ptr$^{ }_{28}$		& ISA=1; RA=PC$+$8; PC=PC$^{ }_{31:29}$:ptr$^{ }_{28:2}$:0$^{ }_{1:0}$	& D \\
JALR	& rx, ry			& rx=PC$+$8; ISA=ry$^{ }_{0}$; PC=ry$^{ }_{31:1}$:0	& D \\
\textit{JALR}	& rx			& RA=PC$+$8; ISA=rx$^{ }_{0}$; PC=rx$^{ }_{31:1}$:0	& D \\
JALR.HB	& rx, ry			& rx=PC$+$8; ISA=ry$^{ }_{0}$; PC=ry$^{ }_{31:1}$:0; ClrHazards	& D \\
\textit{JALR.HB}	& rx		& RA=PC$+$8; ISA=rx$^{ }_{0}$; PC=rx$^{ }_{31:1}$:0; ClrHazards	& D \\
JR	& rx				& ISA=rx$^{ }_{0}$; PC=rx$^{ }_{31:1}$:0	& D \\
JR.HB	& rx				& ISA=rx$^{ }_{0}$; PC=rx$^{ }_{31:1}$:0; ClrHazards	& D \\
\end{asmtable}
%
\begin{asmtable}{Data Transfer Instructions}
\textit{LA}	& rx, rel		& rx = rel					& \\
\textit{LI}	& rx, i$^{ }_{32}$	& rx = i					& \\
LUI	& rx, i$^{ }_{16}$		& rx = i $\lsl$ 16				& \\
MFHI	& rx				& rx = HI					& \\
MFLO	& rx				& rx = LO					& \\
\textit{MOVE}	& rx, ry		& rx = ry					& \\
MOVN	& rx, ry, rz			& if (rz $\ne$ 0) rx = ry			& \\
MOVZ	& rx, ry, rz			& if (rz $=$ 0) rx = ry				& \\
MTHI	& rx				& HI = rx					& \\
MTLO	& rx				& LO = rx					& \\
RDHWR	& rx, ry			& rx = HardwareRegister(ry)			& 2 \\
SEB	& rx, ry			& rx = ry$^{\pm}_{7:0}$				& 2 \\
SEH	& rx, ry			& rx = ry$^{\pm}_{15:0}$			& 2 \\
SLT	& rx, ry, rz			& rx = (ry $\slt$ rz ? 1 : 0)		& \\
SLTI	& rx, ry, i$^{ }_{16}$		& rx = (ry $\slt$ i$^{\pm}_{ }$ ? 1 : 0)	& \\
SLTIU	& rx, ry, i$^{ }_{16}$		& rx = (ry $\ult$ i$^{\pm}_{ }$ ? 1 : 0)		& \\
SLTU	& rx, ry, rz			& rx = (ry $\ult$ rz ? 1 : 0)			& \\
\end{asmtable}
%
\begin{asmtable}{Control Instructions}
CACHE	& i$^{ }_{5}$, off$^{ }_{16}$(rx)	& CacheOperation(i, rx$+$off$^{\pm}_{ }$)	& \\
EHB	&				& ExecutionHazardBarrier			& \\
\textit{NOP}	&			&						& \\
PAUSE	&				& While(LL $\ne$ 0) Wait			& \\
PREF	& i$^{ }_{5}$, off$^{ }_{16}$(ry)	& PrefetchMemory(ry $+$ off$^{\pm}_{ }$)	& \\
SSNOP	&				& SuperScalarNoOperation			& \\
SYNC	& stype$^{ }_{5}$		& SyncOperation(stype)				& \\
SYNCI	& off$^{ }_{16}$(rx)		& SyncCacheLines(rx $+$ off$^{\pm}_{ }$)	& 2 \\
\end{asmtable}
%
\begin{asmtable}{Trap Instructions}
BREAK	& i$^{ }_{20}$			& Exception(Breakpoint)				& \\
SYSCALL	& code$^{ }_{20}$		& Exception(SystemCall)				& \\
TEQ	& rx, ry			& if (rx $=$ ry) Exception(Trap)		& \\
TEQI	& rx, i$^{ }_{16}$		& if (rx $=$ i$^{\pm}_{ }$) Exception(Trap)	& \\
TGE	& rx, ry			& if (rx $\sge$ ry) Exception(Trap)		& \\
TGEI	& rx, i$^{ }_{16}$		& if (rx $\sge$ i$^{\pm}_{ }$) Exception(Trap)	& \\
TGEIU	& rx, i$^{ }_{16}$		& if (rx $\uge$ i$^{\pm}_{ }$) Exception(Trap)	& \\
TGEU	& rx, ry			& if (rx $\uge$ ry) Exception(Trap)		& \\
TLT	& rx, ry			& if (rx $\slt$ ry) Exception(Trap)		& \\
TLTI	& rx, i$^{ }_{16}$		& if (rx $\slt$ i$^{\pm}_{ }$) Exception(Trap)	& \\
TLTIU	& rx, i$^{ }_{16}$		& if (rx $\ult$ i$^{\pm}_{ }$) Exception(Trap)	& \\
TLTU	& rx, ry			& if (rx $\ult$ ry) Exception(Trap)		& \\
TNE	& rx, ry			& if (rx $\ne$ ry) Exception(Trap)		& \\
TNEI	& rx, i$^{ }_{16}$		& if (rx $\ne$ i$^{\pm}_{ }$) Exception(Trap)	& \\
\end{asmtable}
%
\begin{asmtable}{Privileged Instructions}
\textit{DI}	&			& STATUS$^{ }_{IE}$ = 0				& 2 \\
DI	& rx				& rx = STATUS; STATUS$^{ }_{IE}$ = 0		& 2 \\
DERET	&				& DebugExceptionReturn				& \\
\textit{EI}	&			& STATUS$^{ }_{IE}$ = 1				& 2 \\
EI	& rx				& rx = STATUS; STATUS$^{ }_{IE}$ = 1		& 2 \\
ERET	&				& ExceptionReturn				& \\
MFC0	& rx, ry, i$^{ }_{3}$		& rx = Coprocessor0Register[ry, i]		& \\
MTC0	& rx, ry, i$^{ }_{3}$		& Coprocessor0Register[ry, i] = rx		& \\
RDPGPR	& rx, ry			& rx = PreviousShadowSet(ry)			& 2 \\
SDBBP	& code$^{ }_{20}$		& SoftwareDebugBreakpoint			& \\
TLBP	&				& TlbIndex = FindTlbEntry(EntryHi)		& \\
TLBR	&				& Entry:PageMask = TlbEntry[TlbIndex]		& \\
TLBWI	&				& TlbEntry[TlbIndex] = Entry:PageMask		& \\
TLBWR	&				& TlbEntry[TlbRandom] = Entry:PageMask		& \\
WAIT	&				& Wait for interrupt or external request	& \\
WRPGPR	& rx, ry			& PreviousShadowSet(rx) = ry			& 2 \\
\end{asmtable}
%
\begin{table-llX}{Cache Operations}
0x00..0x03	& Index		& (Writeback and) invalidate instr/data/3rd/2nd cache \\
0x04..0x07	& Index		& Load tag instr/data/3rd/2nd cache \\
0x08..0x0b	& Index		& Store tag instr/data/3rd/2nd cache \\
0x10..0x13	& Address	& Invalidate instr/data/3rd/2nd cache \\
0x14		& Address	& Fill instruction cache \\
0x15..0x17	& Address	& Writeback and invalidate data/3rd/2nd cache \\
0x19..0x1b	& Address	& Writeback data/3rd/2nd cache \\
0x1c..0x1d	& Address	& Fetch and lock instruction/data cache \\
\end{table-llX}
%
\begin{table-lX}{RDHWR Register Numbers}
0	& Number of current CPU \\
1	& Address step size to be used with SYNCI instruction \\
2	& High-resolution cycle counter \\
3	& Resolution of the cycle counter \\
29	& User local register \\
\end{table-lX}
%
\begin{table-lX}{Notes}
2	& Only available on MIPS32 Release 2 \\
D	& Delay slot of one instruction before jump is executed \\
O	& Exception without modifying the destination register on signed overflow. \\
R	& If extended, can also include A*..A3 and any of S2..S8 in reglist. \\
S	& The shift count may be 1..8. Extendedable to 0..31. \\
X	& Immediate can be extended by up to 11 bits (max 16 bits total). \newline The extended immediate is unsigned for CMPI and LI, otherwise signed. \\
\end{table-lX}
%
\begin{table-llX}{General Registers}
0	& ZERO	& Always zero \\
1	& AT	& \\
2..3	& V0..V1	& Function return value (usable by MIPS16e) \\
4..7	& A0..A3	& Function parameters (usable by MIPS16e) \\
8..15	& T0..T7	& Temporary \\
16..23	& S0..S7	& Must be preserved (S0..S1 usable by MIPS16e) \\
24..25	& T8..T9	& Temporary \\
26..27	& K0..K1	& Kernel use \\
28	& GP	& Global pointer \\
29	& SP	& Stack pointer \\
30	& FP/S8	& Stack frame pointer, must be preserved \\
31	& RA	& Function return address \\
	& PC	& Program Counter \\
\end{table-llX}
%
\begin{asmtable}{MIPS16e Load and Store Instructions}
LB	& rx, i$^{ }_{5}$(ry)	& rx = [ry $+$ i$^{\emptyset}$]$^{\pm}_{8}$		& X \\
LBU	& rx, i$^{ }_{5}$(ry)	& rx = [ry $+$ i$^{\emptyset}$]$^{\emptyset}_{8}$	& X \\
LH	& rx, i$^{ }_{6}$(ry)	& rx = [ry $+$ i$^{\emptyset}_{5:1}$:0]$^{\pm}_{16}$	& X \\
LHU	& rx, i$^{ }_{6}$(ry)	& rx = [ry $+$ i$^{\emptyset}_{5:1}$:0]$^{\emptyset}_{16}$	& X \\
LW	& rx, i$^{ }_{7}$(ry)	& rx = [ry $+$ i$^{\emptyset}_{6:2}$:0$^{ }_{1:0}$]	& X \\
LW	& rx, i$^{ }_{10}$(PC)	& rx = [PC$^{ }_{31:2}$:0$^{ }_{1:0}$ $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$]	& X \\
LW	& rx, i$^{ }_{10}$(SP)	& rx = [SP $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$]	& X \\
SB	& rx, i$^{ }_{5}$(ry)	& [ry $+$ i$^{\emptyset}_{ }$]$^{ }_{8}$ = rx$^{ }_{8}$		& X \\
SH	& rx, i$^{ }_{6}$(ry)	& [ry $+$ i$^{\emptyset}_{5:1}$:0]$^{ }_{16}$ = rx$^{ }_{16}$	& X \\
SW	& rx, i$^{ }_{7}$(ry)	& [ry $+$ i$^{\emptyset}_{6:2}$:0$^{ }_{1:0}$] = rx	& X \\
SW	& rx, i$^{ }_{10}$(SP)	& [SP $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$] = rx	& X \\
SW	& RA, i$^{ }_{10}$(SP)	& [SP $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$] = RA	& X \\
\end{asmtable}
%
\begin{asmtable}{MIPS16e Data Transfer Instructions}
\textit{LA} & rx, rel		& rx = rel						& \\
LI	& rx, i$^{ }_{8}$	& rx = i$^{\emptyset}_{ }$				& X \\
MFHI	& rx			& rx = HI						& \\
MFLO	& rx			& rx = LO						& \\
MOVE	& rx, r32		& rx = r32						& \\
MOVE	& r32, ry		& r32 = rx						& \\
RESTORE	& reglist, i$^{ }_{7}$	& SP $+$= i$^{ }_{6:2}$:0$^{ }_{1:0}$; reglist = [SP]	& R \\
SAVE	& reglist, i$^{ }_{7}$	& [SP] = reglist; SP $-$= i$^{ }_{6:2}$:0$^{ }_{1:0}$	& R \\
SEB	& rx			& rx = rx$^{\pm}_{7:0}$					& \\
SEH	& rx			& rx = rx$^{\pm}_{15:0}$				& \\
SLT	& rx, ry		& T8 = (rx $\slt$ ry ? 1 : 0)				& \\
SLTI	& rx, i$^{ }_{8}$	& T8 = (rx $\slt$ i$^{\emptyset}_{ }$ ? 1 : 0)		& X \\
SLTIU	& rx, i$^{ }_{8}$	& T8 = (rx $\ult$ i$^{\emptyset}_{ }$ ? 1 : 0)		& X \\
SLTU	& rx, ry		& T8 = (rx $\ult$ ry ? 1 : 0)				& \\
ZEB	& rx			& rx = rx$^{\emptyset}_{7:0}$				& \\
ZEH	& rx			& rx = rx$^{\emptyset}_{15:0}$				& \\
\end{asmtable}
%
\begin{asmtable}{MIPS16e Jump and Branch Instructions}
B	& rel$^{ }_{12}$	& PC $+$= rel$^{\pm}_{11:1}$:0				& X \\
BEQZ	& rx, rel$^{ }_{9}$	& if(rx $=$ 0) PC $+$= rel$^{\pm}_{8:1}$:0		& X \\
BNEZ	& rx, rel$^{ }_{9}$	& if(rx $\ne$ 0) PC $+$= rel$^{\pm}_{8:1}$:0		& X \\
BREAK	& i$^{ }_{6}$		& Breakpoint trap					& X \\
BTEQZ	& rel$^{ }_{9}$		& if(T8 $=$ 0) PC $+$= rel$^{\pm}_{8:1}$:0		& X \\
BTNEZ	& rel$^{ }_{9}$		& if(T8 $\ne$ 0) PC $+$= rel$^{\pm}_{8:1}$:0		& \\
JAL	& ptr$^{ }_{28}$	& RA=PC$+$5; PC=PC$^{ }_{31:28}$:ptr$^{ }_{27:2}$:0$^{ }_{1:0}$	& D \\
JALR	& RA, rx		& ISA=rx$^{ }_{0}$; RA=PC$+$5; PC=rx$^{ }_{31:1}$:0	& D \\
JALRC	& RA, rx		& ISA=rx$^{ }_{0}$; RA=PC$+$3; PC=rx$^{ }_{31:1}$:0	& \\
JALX	& ptr$^{ }_{28}$	& ISA=0; RA=PC$+$5; PC=PC$^{ }_{31:28}$:ptr$^{ }_{27:2}$:0$^{ }_{1:0}$	& D \\
JR	& rx			& ISA=rx$^{ }_{0}$; PC = rx$^{ }_{31:1}$:0		& D \\
JR	& RA			& ISA=RA$^{ }_{0}$; PC = RA$^{ }_{31:1}$:0		& D \\
JRC	& rx			& ISA=rx$^{ }_{0}$; PC = rx$^{ }_{31:1}$:0		& \\
JRC	& RA			& ISA=RA$^{ }_{0}$; PC = RA$^{ }_{31:1}$:0		& \\
\textit{NOP} &			& 							& \\
\end{asmtable}
%
\begin{asmtable}{MIPS16e Arithmetic Instructions}
ADDIU	& rx, i$^{ }_{8}$	& rx = rx $+$ i$^{\pm}_{ }$				& X \\
ADDIU	& rx, ry, i$^{ }_{4}$	& rx = ry $+$ i$^{\pm}_{ }$				& X \\
ADDIU	& rx, PC, i$^{ }_{10}$	& rx = PC $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$	& \\
ADDIU	& SP, i$^{ }_{11}$	& SP = SP $+$ i$^{\pm}_{10:3}$:0$^{ }_{2:0}$		& X \\
ADDIU	& rx, SP, i$^{ }_{10}$	& rx = SP $+$ i$^{\emptyset}_{9:2}$:0$^{ }_{1:0}$	& \\
ADDU	& rx, ry, rz		& rx = ry $+$ rz					& \\
DIV	& rx, ry		& LO = rx $\sdiv$ ry; HI = rx $\smod$ ry		& \\
DIVU	& rx, ry		& LO = rx $\div$ ry; HI = rx $\umod$ ry			& \\
MULT	& rx, ry		& HI:LO = rx $\smul$ ry					& \\
MULTU	& rx, ry		& HI:LO = rx $\umul$ ry					& \\
NEG	& rx, ry		& rx = 0 $-$ ry						& \\
SUBU	& rx, ry, rz		& rx = ry $-$ rz					& \\
\end{asmtable}
%
\begin{asmtable}{MIPS16e Bitwise Instructions}
AND	& rx, ry		& rx = rx \& ry						& \\
CMP	& rx, ry		& T8 = rx $\oplus$ ry					& \\
CMPI	& rx, i$^{ }_{8}$	& T8 = rx $\oplus$ i$^{\emptyset}_{ }$			& X \\
NOT	& rx, ry		& rx = $\sim$ry						& \\
OR	& rx, ry		& rx = rx | ry						& \\
SLL	& rx, ry, i$^{ }_{3}$	& rx = ry $\lsl$ i					& S \\
SLLV	& rx, ry		& rx = rx $\lsl$ ry$^{ }_{4:0}$				& \\
SRA	& rx, ry, i$^{ }_{3}$	& rx = ry $\asr$ i					& S \\
SRAV	& rx, ry		& rx = rx $\asr$ ry$^{ }_{4:0}$				& \\
SRL	& rx, ry, i$^{ }_{3}$	& rx = ry $\lsr$ i					& S \\
SRLV	& rx, ry		& rx = rx $\lsr$ ry$^{ }_{4:0}$				& \\
XOR	& rx, ry		& rx = rx $\oplus$ ry					& \\
\end{asmtable}
%
\end{multicols}
\end{document}
