<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>AlcapDAQ: midas/drivers/bus/sis3100/PlxTypes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>midas/drivers/bus/sis3100/PlxTypes.h</h1><a href="PlxTypes_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#ifndef __PLXTYPES_H</span>
<a name="l00002"></a>00002 <span class="preprocessor"></span><span class="preprocessor">#define __PLXTYPES_H</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span>
<a name="l00004"></a>00004 <span class="comment">/*******************************************************************************</span>
<a name="l00005"></a>00005 <span class="comment"> * Copyright (c) 2001 PLX Technology, Inc.</span>
<a name="l00006"></a>00006 <span class="comment"> * </span>
<a name="l00007"></a>00007 <span class="comment"> * PLX Technology Inc. licenses this software under specific terms and</span>
<a name="l00008"></a>00008 <span class="comment"> * conditions.  Use of any of the software or derviatives thereof in any</span>
<a name="l00009"></a>00009 <span class="comment"> * product without a PLX Technology chip is strictly prohibited. </span>
<a name="l00010"></a>00010 <span class="comment"> * </span>
<a name="l00011"></a>00011 <span class="comment"> * PLX Technology, Inc. provides this software AS IS, WITHOUT ANY WARRANTY,</span>
<a name="l00012"></a>00012 <span class="comment"> * EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OF</span>
<a name="l00013"></a>00013 <span class="comment"> * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.  PLX makes no guarantee</span>
<a name="l00014"></a>00014 <span class="comment"> * or representations regarding the use of, or the results of the use of,</span>
<a name="l00015"></a>00015 <span class="comment"> * the software and documentation in terms of correctness, accuracy,</span>
<a name="l00016"></a>00016 <span class="comment"> * reliability, currentness, or otherwise; and you rely on the software,</span>
<a name="l00017"></a>00017 <span class="comment"> * documentation and results solely at your own risk.</span>
<a name="l00018"></a>00018 <span class="comment"> * </span>
<a name="l00019"></a>00019 <span class="comment"> * IN NO EVENT SHALL PLX BE LIABLE FOR ANY LOSS OF USE, LOSS OF BUSINESS,</span>
<a name="l00020"></a>00020 <span class="comment"> * LOSS OF PROFITS, INDIRECT, INCIDENTAL, SPECIAL OR CONSEQUENTIAL DAMAGES</span>
<a name="l00021"></a>00021 <span class="comment"> * OF ANY KIND.  IN NO EVENT SHALL PLX&apos;S TOTAL LIABILITY EXCEED THE SUM</span>
<a name="l00022"></a>00022 <span class="comment"> * PAID TO PLX FOR THE PRODUCT LICENSED HEREUNDER.</span>
<a name="l00023"></a>00023 <span class="comment"> * </span>
<a name="l00024"></a>00024 <span class="comment"> ******************************************************************************/</span>
<a name="l00025"></a>00025 
<a name="l00026"></a>00026 <span class="comment">/******************************************************************************</span>
<a name="l00027"></a>00027 <span class="comment"> * </span>
<a name="l00028"></a>00028 <span class="comment"> * File Name:</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> *      PlxTypes.h</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * Description:</span>
<a name="l00033"></a>00033 <span class="comment"> *</span>
<a name="l00034"></a>00034 <span class="comment"> *      This file defines the basic types available to the PCI SDK.</span>
<a name="l00035"></a>00035 <span class="comment"> *</span>
<a name="l00036"></a>00036 <span class="comment"> * Revision:</span>
<a name="l00037"></a>00037 <span class="comment"> *</span>
<a name="l00038"></a>00038 <span class="comment"> *      01-30-01 : PCI SDK v3.20</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> ******************************************************************************/</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#if defined(IOP_CODE)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">    #include &quot;IopTypes.h&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#elif defined(PCI_CODE)</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">    #include &quot;<a class="code" href="PciTypes_8h.html">PciTypes.h</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00052"></a>00052 <span class="preprocessor">#endif</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="comment">/* Assertion constants */</span>
<a name="l00058"></a><a class="code" href="PlxTypes_8h.html#a8de91955f09dc28bd56b21d0d3fcff1d">00058</a> <span class="preprocessor">#define AssertBLAST          0</span>
<a name="l00059"></a><a class="code" href="PlxTypes_8h.html#a04367e12f13e0704a4f78c45d3c2ee8d">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define EOTAsserted          1</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">/* BLINK duration values. The larger the duration, the slower it blinks */</span>
<a name="l00062"></a><a class="code" href="PlxTypes_8h.html#a828894717a79f669cbc8cbe44868f3c4">00062</a> <span class="preprocessor">#define BLINK_SLOW           0x80000</span>
<a name="l00063"></a><a class="code" href="PlxTypes_8h.html#ad71d396384f25e9b226deb14df99e2e3">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define BLINK_MEDIUM         0x50000</span>
<a name="l00064"></a><a class="code" href="PlxTypes_8h.html#adde9356383356543381814572292194f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define BLINK_FAST           0x30000</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">/* Hot swap status definitions */</span>
<a name="l00067"></a><a class="code" href="PlxTypes_8h.html#a6c25fa41ca2cc3e6f527ca94ce3e1051">00067</a> <span class="preprocessor">#define HS_LED_ON            0x08</span>
<a name="l00068"></a><a class="code" href="PlxTypes_8h.html#aaef1cf89a484c4fb8400ebd0571820f3">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define HS_BOARD_REMOVED     0x40</span>
<a name="l00069"></a><a class="code" href="PlxTypes_8h.html#a05ef6a3e858c1e6772f5363630e25acc">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define HS_BOARD_INSERTED    0x80</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="comment">/* Access Size Type */</span>
<a name="l00073"></a><a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00">00073</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00">_ACCESS_TYPE</a>
<a name="l00074"></a>00074 {
<a name="l00075"></a><a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00a74e63043bd52c7bd63fe528f423feecf">00075</a>     <a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00a74e63043bd52c7bd63fe528f423feecf">BitSize8</a>,
<a name="l00076"></a><a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ad38ebd42645c63cd38e6c084f932d57d">00076</a>     <a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ad38ebd42645c63cd38e6c084f932d57d">BitSize16</a>,
<a name="l00077"></a><a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae8d7b61cbce7f2ea0640723423b6d1b8">00077</a>     <a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae8d7b61cbce7f2ea0640723423b6d1b8">BitSize32</a>,
<a name="l00078"></a><a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae184c9ac16146da0ac6628e112732903">00078</a>     <a class="code" href="PlxTypes_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae184c9ac16146da0ac6628e112732903">BitSize64</a>
<a name="l00079"></a>00079 } <a class="code" href="PlxTypes_8h.html#a94b82eca307a0a6b4b7004b799a00616">ACCESS_TYPE</a>, *<a class="code" href="PlxTypes_8h.html#af41db0fa567e9ce915fc4c735b9c168e">PACCESS_TYPE</a>;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="comment">/* Various DMA states */</span>
<a name="l00083"></a><a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8">00083</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8">_DMA_STATE</a>
<a name="l00084"></a>00084 {
<a name="l00085"></a><a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8a27d32e7498b2536a36002d79ffecdd88">00085</a>     <a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8a27d32e7498b2536a36002d79ffecdd88">DmaStateClosed</a>,
<a name="l00086"></a><a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8acbb2d2e626e8acd12ac120f15e67d29e">00086</a>     <a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8acbb2d2e626e8acd12ac120f15e67d29e">DmaStateBlock</a>,
<a name="l00087"></a><a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8adc19dff089210abcbc951045153ea0c1">00087</a>     <a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8adc19dff089210abcbc951045153ea0c1">DmaStateSgl</a>,
<a name="l00088"></a><a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8a59cf84e4a5baa273821e953c1813c926">00088</a>     <a class="code" href="PlxTypes_8h.html#a0134db7b4d4a8c5f706195ed996d92e8a59cf84e4a5baa273821e953c1813c926">DmaStateShuttle</a>,
<a name="l00089"></a>00089 } <a class="code" href="PlxTypes_8h.html#a24e44df4391b3627bf900cef6d3ec991">DMA_STATE</a>;
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 
<a name="l00092"></a>00092 <span class="comment">/* DMA Channel Definitions */</span>
<a name="l00093"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bba">00093</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bba">_DMA_CHANNEL</a>
<a name="l00094"></a>00094 {
<a name="l00095"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa3004d64789befb7a5b93115142d44325">00095</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa3004d64789befb7a5b93115142d44325">IopChannel0</a>,
<a name="l00096"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa0c0f1266454657c75c3cc3a3d67f4fc9">00096</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa0c0f1266454657c75c3cc3a3d67f4fc9">IopChannel1</a>,
<a name="l00097"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa51bfdac8f6ef0607384216ad2e29e36e">00097</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa51bfdac8f6ef0607384216ad2e29e36e">IopChannel2</a>,
<a name="l00098"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa8875c88da093ae0f2eaa11822bae1f8b">00098</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa8875c88da093ae0f2eaa11822bae1f8b">PrimaryPciChannel0</a>,
<a name="l00099"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaaf2d1c0cd0704486fe0f6900fb75a8a9e">00099</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaaf2d1c0cd0704486fe0f6900fb75a8a9e">PrimaryPciChannel1</a>,
<a name="l00100"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaac43363e9a28308d70617f1c53683863b">00100</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaac43363e9a28308d70617f1c53683863b">SecondaryPciChannel0</a>,
<a name="l00101"></a><a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa7795e47b1943c994d1e9066db8a60b52">00101</a>     <a class="code" href="PlxTypes_8h.html#a462dd65e03e120e44c458bcfa4e68bbaa7795e47b1943c994d1e9066db8a60b52">SecondaryPciChannel1</a>
<a name="l00102"></a>00102 } <a class="code" href="PlxTypes_8h.html#a41686fff5288ea64b39cb54d206c1c41">DMA_CHANNEL</a>, *<a class="code" href="PlxTypes_8h.html#aa149bcef7933372acff8974d6cbaaeb8">PDMA_CHANNEL</a>;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 <span class="comment">/* DMA Transfer Direction Type */</span>
<a name="l00106"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7">00106</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7">_DMA_DIRECTION</a>
<a name="l00107"></a>00107 {
<a name="l00108"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7afa814ad751360cc471b22403db436de8">00108</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7afa814ad751360cc471b22403db436de8">IopToIop</a>,
<a name="l00109"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a22a20a0d9740316e7305894c0d4a8f82">00109</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a22a20a0d9740316e7305894c0d4a8f82">IopToPrimaryPci</a>,
<a name="l00110"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7abf1ab294582ffa20fad515e7232c8e7d">00110</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7abf1ab294582ffa20fad515e7232c8e7d">PrimaryPciToIop</a>,
<a name="l00111"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a5dae6f62faeab08917073f6b8575fcff">00111</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a5dae6f62faeab08917073f6b8575fcff">IopToSecondaryPci</a>,
<a name="l00112"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a325d58fde5d1ff51ba37a7124c04d20f">00112</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a325d58fde5d1ff51ba37a7124c04d20f">SecondaryPciToIop</a>,
<a name="l00113"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a4b9506f4cd2081fa8ba84b9fde9d108e">00113</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a4b9506f4cd2081fa8ba84b9fde9d108e">PrimaryPciToSecondaryPci</a>,
<a name="l00114"></a><a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a1ed4ca22151e100126deb8ce1669603b">00114</a>     <a class="code" href="PlxTypes_8h.html#adae5266d2ce969eca794d391afa22ea7a1ed4ca22151e100126deb8ce1669603b">SecondaryPciToPrimaryPci</a>
<a name="l00115"></a>00115 } <a class="code" href="PlxTypes_8h.html#a4d83bd46bc3179620a6580b448630d91">DMA_DIRECTION</a>, *<a class="code" href="PlxTypes_8h.html#ab68b81f8f8fdc9ff2f8117596205c1a5">PDMA_DIRECTION</a>;
<a name="l00116"></a>00116 
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="comment">/* DMA Command Definitions */</span>
<a name="l00119"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6a">00119</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6a">_DMA_COMMAND</a>
<a name="l00120"></a>00120 {
<a name="l00121"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa9f4a8cdbdb1737ce91d1545911cb8c4d">00121</a>     <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa9f4a8cdbdb1737ce91d1545911cb8c4d">DmaStart</a>,
<a name="l00122"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa9d119c4aef4c9c7ba4d995f5b8620e0a">00122</a>     <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa9d119c4aef4c9c7ba4d995f5b8620e0a">DmaPause</a>,
<a name="l00123"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aabaaa2593304454a917b5793c54c4ef34">00123</a>     <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aabaaa2593304454a917b5793c54c4ef34">DmaResume</a>,
<a name="l00124"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aab7849ce3afe428ad6cb925f85e935ef3">00124</a>     <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aab7849ce3afe428ad6cb925f85e935ef3">DmaAbort</a>,
<a name="l00125"></a><a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa266db8bae37117eb0799c8e4ef8723c4">00125</a>     <a class="code" href="PlxTypes_8h.html#aa59261dce550c5fc796f065905ce2e6aa266db8bae37117eb0799c8e4ef8723c4">DmaStatus</a>
<a name="l00126"></a>00126 } <a class="code" href="PlxTypes_8h.html#afc5ad084d58c88f9963f9691f2413b1a">DMA_COMMAND</a>, *<a class="code" href="PlxTypes_8h.html#a40a198054da72064ee802de1da3acea2">PDMA_COMMAND</a>;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="comment">/* DMA Channel Priority Definitions */</span>
<a name="l00130"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92">00130</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92">_DMA_CHANNEL_PRIORITY</a>
<a name="l00131"></a>00131 {
<a name="l00132"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a4fb5063da2245172282854ae89ae3808">00132</a>     <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a4fb5063da2245172282854ae89ae3808">Channel0Highest</a>,
<a name="l00133"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a76dea5e9b0e65b67432e06e6c273c628">00133</a>     <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a76dea5e9b0e65b67432e06e6c273c628">Channel1Highest</a>,
<a name="l00134"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a30c4f997e68a603ed2ff3c9df1fd1c00">00134</a>     <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92a30c4f997e68a603ed2ff3c9df1fd1c00">Channel2Highest</a>,
<a name="l00135"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92ac83369d54c8b6e452b3d609711541527">00135</a>     <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92ac83369d54c8b6e452b3d609711541527">Channel3Highest</a>,
<a name="l00136"></a><a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92ae80426f4a4f9a9afc7ab50f135da1c5e">00136</a>     <a class="code" href="PlxTypes_8h.html#aa72daa552dccf15c77957d910c3f6c92ae80426f4a4f9a9afc7ab50f135da1c5e">Rotational</a>
<a name="l00137"></a>00137 } <a class="code" href="PlxTypes_8h.html#ae39d34dac3eec46522832b065787fde1">DMA_CHANNEL_PRIORITY</a>;
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="comment">/* Power State Definitions */</span>
<a name="l00141"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00b">00141</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00b">_PLX_POWER_LEVEL</a>
<a name="l00142"></a>00142 {
<a name="l00143"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba4247e5f74e9aeaeb8dce8e2e021ba090">00143</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba4247e5f74e9aeaeb8dce8e2e021ba090">D0Uninitialized</a>,
<a name="l00144"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba5484c6144a8cba103d5d23f4be32afcf">00144</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba5484c6144a8cba103d5d23f4be32afcf">D0</a>,
<a name="l00145"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba29b8ecb29049f38cbf752d95f479bff7">00145</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba29b8ecb29049f38cbf752d95f479bff7">D1</a>,
<a name="l00146"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba86c69dc8849d17673b52b9a8d94d8b9f">00146</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba86c69dc8849d17673b52b9a8d94d8b9f">D2</a>,
<a name="l00147"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00bac657d45697b160d3707e483ff9c58c4d">00147</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00bac657d45697b160d3707e483ff9c58c4d">D3Hot</a>,
<a name="l00148"></a><a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba965bf798deabca38968660f8ca467bc9">00148</a>     <a class="code" href="PlxTypes_8h.html#a1837ff12111c184335e73eb9d66ee00ba965bf798deabca38968660f8ca467bc9">D3Cold</a>
<a name="l00149"></a>00149 } <a class="code" href="PlxTypes_8h.html#a4d726d54dd8c1978b3183679ca446113">PLX_POWER_LEVEL</a>, *<a class="code" href="PlxTypes_8h.html#a8434641e03509c81d15fc4a9a868deee">PPLX_POWER_LEVEL</a>;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <span class="comment">/* EEPROM Type Definitions */</span>
<a name="l00153"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41">00153</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41">_EEPROM_TYPE</a>
<a name="l00154"></a>00154 {
<a name="l00155"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41ae777d6aba6cac4414a7b92fbe76296b2">00155</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41ae777d6aba6cac4414a7b92fbe76296b2">Eeprom93CS46</a>,
<a name="l00156"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41acb92ad6aea8ff5308df23ea0469984c9">00156</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41acb92ad6aea8ff5308df23ea0469984c9">Eeprom93CS56</a>,
<a name="l00157"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a396ddef819c624fecc443f3cede634ea">00157</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a396ddef819c624fecc443f3cede634ea">Eeprom93CS66</a>,
<a name="l00158"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41af67acbc35c58183df3443d39868e1abf">00158</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41af67acbc35c58183df3443d39868e1abf">EepromX24012</a>,
<a name="l00159"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a84dd8512e4051a394725ac5a2295ab40">00159</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a84dd8512e4051a394725ac5a2295ab40">EepromX24022</a>,
<a name="l00160"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41ac44a40df2085c14fed876f722830033f">00160</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41ac44a40df2085c14fed876f722830033f">EepromX24042</a>,
<a name="l00161"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a7e98647240ecaa5972893f40bd707cc5">00161</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a7e98647240ecaa5972893f40bd707cc5">EepromX24162</a>,
<a name="l00162"></a><a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a91cb0ad18e29d557197dd58e620f2158">00162</a>     <a class="code" href="PlxTypes_8h.html#ab7d10f7d66ccbe7e855469f876fa2c41a91cb0ad18e29d557197dd58e620f2158">EEPROM_UNSUPPORTED</a>
<a name="l00163"></a>00163 } <a class="code" href="PlxTypes_8h.html#a145a2d5ad7379a229b773261958f2892">EEPROM_TYPE</a>, *<a class="code" href="PlxTypes_8h.html#a171701d8ffa7aca2be0ce45f8b8dd1df">PEEPROM_TYPE</a>;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165 
<a name="l00166"></a>00166 <span class="comment">/* FLASH Device Definitions */</span>
<a name="l00167"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1">00167</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1">_FLASH_TYPE</a>
<a name="l00168"></a>00168 {
<a name="l00169"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a9f8a398c4847ba0f3c0ce6d697795a4d">00169</a>     <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a9f8a398c4847ba0f3c0ce6d697795a4d">AM29F040</a>,
<a name="l00170"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a42439dedb5bd3d2575c90a087feb8ff7">00170</a>     <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a42439dedb5bd3d2575c90a087feb8ff7">AM29LV040B</a>,
<a name="l00171"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a7dc53474a4af08100275b124b14e3516">00171</a>     <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a7dc53474a4af08100275b124b14e3516">AT49LV040</a>,
<a name="l00172"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1aaac61a9078adc3daf650afc890c71f6e">00172</a>     <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1aaac61a9078adc3daf650afc890c71f6e">MBM29LV160</a>,
<a name="l00173"></a><a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a75a8b09064f72fe4ea783a7af18102d5">00173</a>     <a class="code" href="PlxTypes_8h.html#a9b5af28ff5dc6786590845b10ebf30e1a75a8b09064f72fe4ea783a7af18102d5">FLASH_UNSUPPORTED</a>
<a name="l00174"></a>00174 } <a class="code" href="PlxTypes_8h.html#ae787c065f718292d16a91e454a1eaab8">FLASH_TYPE</a>, *<a class="code" href="PlxTypes_8h.html#a294eafed451e0a47daf383d6fbb090ed">PFALSH_TYPE</a>;
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 
<a name="l00177"></a>00177 <span class="comment">/* USER Pin Definitions */</span>
<a name="l00178"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682">00178</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682">_USER_PIN</a>
<a name="l00179"></a>00179 {
<a name="l00180"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682ae40cd42404b4b025b6697ec9b7866290">00180</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682ae40cd42404b4b025b6697ec9b7866290">USER0</a>,
<a name="l00181"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a7021d2502c85204390cb42e75882b9d6">00181</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a7021d2502c85204390cb42e75882b9d6">USER1</a>,
<a name="l00182"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a8705079f0e13eb223392c68f6f1fcc76">00182</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a8705079f0e13eb223392c68f6f1fcc76">USER2</a>,
<a name="l00183"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682acefee1d627824eef0a1342df0619b6b9">00183</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682acefee1d627824eef0a1342df0619b6b9">USER3</a>,
<a name="l00184"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a45cb8d0c757977e8fa4bb529e7483b6e">00184</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a45cb8d0c757977e8fa4bb529e7483b6e">USER4</a>,
<a name="l00185"></a><a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a65a0def3e0134ae185358aff9b859db0">00185</a>     <a class="code" href="PlxTypes_8h.html#a53a564262ddb0b42a97ef997ea781682a65a0def3e0134ae185358aff9b859db0">USER5</a>
<a name="l00186"></a>00186 } <a class="code" href="PlxTypes_8h.html#a76c82a1fc87c0688e39ab99ed2f55fac">USER_PIN</a>, *<a class="code" href="PlxTypes_8h.html#ad5551e7dd165c75f1ac27012e1da62b4">PUSER_PIN</a>;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 
<a name="l00189"></a>00189 <span class="comment">/* USER Pin Values */</span>
<a name="l00190"></a><a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85b">00190</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85b">_PLX_PIN_STATE</a>
<a name="l00191"></a>00191 {
<a name="l00192"></a><a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85ba969c924a722daf6334fca64346092ae6">00192</a>     <a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85ba969c924a722daf6334fca64346092ae6">Inactive</a>,
<a name="l00193"></a><a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85ba26bd8444261cc58df7a86753c79d2520">00193</a>     <a class="code" href="PlxTypes_8h.html#a6532f604a150eedcd76f27d0e1ebc85ba26bd8444261cc58df7a86753c79d2520">Active</a>
<a name="l00194"></a>00194 } <a class="code" href="PlxTypes_8h.html#a9eac9702da303c642aca298f3e0c9781">PLX_PIN_STATE</a>, *<a class="code" href="PlxTypes_8h.html#aa1c4ef331daf3852617b055e0ddca3e5">PPLX_PIN_STATE</a>;
<a name="l00195"></a>00195 
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="comment">/* Pin Direction Values */</span>
<a name="l00198"></a><a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3e">00198</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3e">_PLX_PIN_DIRECTION</a>
<a name="l00199"></a>00199 {
<a name="l00200"></a><a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3ea2fd28804b9f1097e60330a1e9bd9f0e5">00200</a>     <a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3ea2fd28804b9f1097e60330a1e9bd9f0e5">PLX_PIN_INPUT</a>,
<a name="l00201"></a><a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3eab8f5c606b5562f8853b0a54b1f182b6c">00201</a>     <a class="code" href="PlxTypes_8h.html#afc0b9f3a954a4ed73a06f92676863b3eab8f5c606b5562f8853b0a54b1f182b6c">PLX_PIN_OUTPUT</a>
<a name="l00202"></a>00202 } <a class="code" href="PlxTypes_8h.html#a2eea8b2724c360ec5ff6518b8866a833">PLX_PIN_DIRECTION</a>;
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 <span class="comment">/* PCI Space Definitions */</span>
<a name="l00206"></a><a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58">00206</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58">_PCI_SPACE</a>
<a name="l00207"></a>00207 {
<a name="l00208"></a><a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58a1e2dbe6da77783f5a570097bd24c0881">00208</a>     <a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58a1e2dbe6da77783f5a570097bd24c0881">PciMemSpace</a>,
<a name="l00209"></a><a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58a11e58284c790298e1f6830c330b294f9">00209</a>     <a class="code" href="PlxTypes_8h.html#ac85aa556e83fcfd0debaf16496b61d58a11e58284c790298e1f6830c330b294f9">PciIoSpace</a>
<a name="l00210"></a>00210 } <a class="code" href="PlxTypes_8h.html#ab192e5243746449c9d6b7853002273db">PCI_SPACE</a>, *<a class="code" href="PlxTypes_8h.html#acd57669413236585c45baba838106ba2">PPCI_SPACE</a>;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="comment">/* Base Address Register Definitions */</span>
<a name="l00214"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1">00214</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1">_BAR_SPACE</a>
<a name="l00215"></a>00215 {
<a name="l00216"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a3d839e47827d0c50f6b07b77251832ca">00216</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a3d839e47827d0c50f6b07b77251832ca">Bar0</a>,
<a name="l00217"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a7a7478f15b090f7d032039e9989f90ed">00217</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a7a7478f15b090f7d032039e9989f90ed">Bar1</a>,
<a name="l00218"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a6f84c2524df5918ae158a654be9d04a2">00218</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a6f84c2524df5918ae158a654be9d04a2">Bar2</a>,
<a name="l00219"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1afdcb1a17e5a22539cdc4b97ebd880203">00219</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1afdcb1a17e5a22539cdc4b97ebd880203">Bar3</a>,
<a name="l00220"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1ac83b6a9f02ebb92618524bd85c0d31a1">00220</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1ac83b6a9f02ebb92618524bd85c0d31a1">Bar4</a>,
<a name="l00221"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a2742965df579b3afb5bb2a049dfb193a">00221</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a2742965df579b3afb5bb2a049dfb193a">Bar5</a>,
<a name="l00222"></a><a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a2bb514e347a68c83d25fb7ec84883ebc">00222</a>     <a class="code" href="PlxTypes_8h.html#ae976d9a2923390e7ad3c486a41a1efd1a2bb514e347a68c83d25fb7ec84883ebc">IopExpansionRom</a>
<a name="l00223"></a>00223 } <a class="code" href="PlxTypes_8h.html#a69b14e14fe53f038d1d9e33931ada760">BAR_SPACE</a>, *<a class="code" href="PlxTypes_8h.html#a8771f4833a2829ed935f3add57b59a93">PBAR_SPACE</a>;
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 <span class="comment">/* IOP Space Types */</span>
<a name="l00227"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848">00227</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848">_IOP_SPACE</a>
<a name="l00228"></a>00228 {
<a name="l00229"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a63adaca62656bdab601bdd4d2d70fb76">00229</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a63adaca62656bdab601bdd4d2d70fb76">IopSpace0</a>,
<a name="l00230"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848aaeb3e2ba09488b33c324f55b1d45eba3">00230</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848aaeb3e2ba09488b33c324f55b1d45eba3">IopSpace1</a>,
<a name="l00231"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a4ab86ef549f52c3077c92184ede7c8f7">00231</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a4ab86ef549f52c3077c92184ede7c8f7">IopSpace2</a>,
<a name="l00232"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848aed4592848fbc5bcab642ce27dbb371ad">00232</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848aed4592848fbc5bcab642ce27dbb371ad">IopSpace3</a>,
<a name="l00233"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a74e17e4eb25e1f160b9d17fc6c954122">00233</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a74e17e4eb25e1f160b9d17fc6c954122">MsLcs0</a>,
<a name="l00234"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a5e6c5fefdbe0320d8ba41289ad0e00d2">00234</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a5e6c5fefdbe0320d8ba41289ad0e00d2">MsLcs1</a>,
<a name="l00235"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848ab2def8eefb85f5ca708b59c737895fb6">00235</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848ab2def8eefb85f5ca708b59c737895fb6">MsLcs2</a>,
<a name="l00236"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a080006c62bbe920a2164acdefef99173">00236</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a080006c62bbe920a2164acdefef99173">MsLcs3</a>,
<a name="l00237"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a94fada0708dc34f84ecd7e7a74b36fe0">00237</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a94fada0708dc34f84ecd7e7a74b36fe0">MsDram</a>,
<a name="l00238"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848ae042dfc3f0d132e0ed783247eb151cb2">00238</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848ae042dfc3f0d132e0ed783247eb151cb2">MsDefault</a>,
<a name="l00239"></a><a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a70ed78a0afc1a0671ec49dd182393764">00239</a>     <a class="code" href="PlxTypes_8h.html#ad47012f80b5d0499683ade6125d43848a70ed78a0afc1a0671ec49dd182393764">ExpansionRom</a>
<a name="l00240"></a>00240 } <a class="code" href="PlxTypes_8h.html#a0b3518c741c0e454b53cdcf78bfe7ff9">IOP_SPACE</a>, *<a class="code" href="PlxTypes_8h.html#aa51ec30626a0bfa9ae254df78ad37ad0">PIOP_SPACE</a>;
<a name="l00241"></a>00241 
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 <span class="comment">/* Bus Index Types */</span>
<a name="l00244"></a><a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391">00244</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391">_BUS_INDEX</a>
<a name="l00245"></a>00245 {
<a name="l00246"></a><a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391a5c29d93dbb465ecefcd8465de18c7223">00246</a>     <a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391a5c29d93dbb465ecefcd8465de18c7223">PrimaryPciBus</a>,
<a name="l00247"></a><a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391accd4f1aed72de1c8bbb3a05fcc1035fc">00247</a>     <a class="code" href="PlxTypes_8h.html#aba4f48ad04474ba9df6e248b15bff391accd4f1aed72de1c8bbb3a05fcc1035fc">SecondaryPciBus</a>
<a name="l00248"></a>00248 } <a class="code" href="PlxTypes_8h.html#adca0135c210909a58f3d841dbd8a5ab5">BUS_INDEX</a>, *<a class="code" href="PlxTypes_8h.html#a1dd30059afa0dfaf25d77d08acb498da">PBUS_INDEX</a>;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 <span class="comment">/* Mailbox ID Definitions */</span>
<a name="l00252"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112">00252</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112">_MAILBOX_ID</a>
<a name="l00253"></a>00253 {
<a name="l00254"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112aed443953a813b1c149a44056e6a1cf8e">00254</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112aed443953a813b1c149a44056e6a1cf8e">MailBox0</a>,
<a name="l00255"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a275cced9930dfc9bd377c1ce4e123653">00255</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a275cced9930dfc9bd377c1ce4e123653">MailBox1</a>,
<a name="l00256"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a5d0e003f05cc44a9fb40489ceea5681c">00256</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a5d0e003f05cc44a9fb40489ceea5681c">MailBox2</a>,
<a name="l00257"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112ac93de73c66712f0101cf7a4b1368d962">00257</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112ac93de73c66712f0101cf7a4b1368d962">MailBox3</a>,
<a name="l00258"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a7094f75f723efba306415498d661de7c">00258</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a7094f75f723efba306415498d661de7c">MailBox4</a>,
<a name="l00259"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a2eefec0217c9638e3096b4b28af37d24">00259</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a2eefec0217c9638e3096b4b28af37d24">MailBox5</a>,
<a name="l00260"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a5c3dbc2e0e259a28db0e3cf487def854">00260</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112a5c3dbc2e0e259a28db0e3cf487def854">MailBox6</a>,
<a name="l00261"></a><a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112acb82161240c66b00a94eb6f78d819c6c">00261</a>     <a class="code" href="PlxTypes_8h.html#a4b54d1d86a54def25425bd30e459c112acb82161240c66b00a94eb6f78d819c6c">MailBox7</a>
<a name="l00262"></a>00262 } <a class="code" href="PlxTypes_8h.html#a0c0d324e62b6031e3dbea169eb106b22">MAILBOX_ID</a>, *<a class="code" href="PlxTypes_8h.html#a4f9cf02f7ecc19d78a44117525677365">PMAILBOX_ID</a>;
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 <span class="comment">/* Power Management Data Definitions */</span>
<a name="l00266"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5">00266</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5">_POWER_DATA_SELECT</a>
<a name="l00267"></a>00267 {
<a name="l00268"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5afd29952abdc543a3bb14a70cfaf1df99">00268</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5afd29952abdc543a3bb14a70cfaf1df99">D0PowerConsumed</a>,
<a name="l00269"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a6124c0eb84730dfddd97d948ce53fea1">00269</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a6124c0eb84730dfddd97d948ce53fea1">D1PowerConsumed</a>,
<a name="l00270"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a2b2d0f5feb494008039d1b99ac503ecf">00270</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a2b2d0f5feb494008039d1b99ac503ecf">D2PowerConsumed</a>,
<a name="l00271"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a7fcb2bc06f8f591e327e9842bcd33ce8">00271</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a7fcb2bc06f8f591e327e9842bcd33ce8">D3HotPowerConsumed</a>,
<a name="l00272"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5ae3ce41a473d9e9208f11f65a5816a062">00272</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5ae3ce41a473d9e9208f11f65a5816a062">D0PowerDissipated</a>,
<a name="l00273"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a04dcd9e0902169821c8c2c8fc9f6b6c1">00273</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a04dcd9e0902169821c8c2c8fc9f6b6c1">D1PowerDissipated</a>,
<a name="l00274"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a1f3b90d516a15c1090cca71b8a213dfc">00274</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5a1f3b90d516a15c1090cca71b8a213dfc">D2PowerDissipated</a>,
<a name="l00275"></a><a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5ac28adb63c81d657fc5daa02e8319a72f">00275</a>     <a class="code" href="PlxTypes_8h.html#a6cc057f2e8703d9302e43f7d308c2af5ac28adb63c81d657fc5daa02e8319a72f">D3PowerDissipated</a>
<a name="l00276"></a>00276 } <a class="code" href="PlxTypes_8h.html#af23fbedb3aea0936f99b1cf762ef4de7">POWER_DATA_SELECT</a>, *<a class="code" href="PlxTypes_8h.html#aca95508f706ca1ff69f8ad64593f5c19">PPOWER_DATA_SELECT</a>;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278 
<a name="l00279"></a>00279 <span class="comment">/* Power Scale definitions */</span>
<a name="l00280"></a><a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0b">00280</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0b">_POWER_DATA_SCALE</a>
<a name="l00281"></a>00281 {
<a name="l00282"></a><a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0bac2aebb66b770c5d99fc49982b1558575">00282</a>     <a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0bac2aebb66b770c5d99fc49982b1558575">PowerScaleUnknown</a>,
<a name="l00283"></a><a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0baf2144873e34046f62411afc8dc80448a">00283</a>     <a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0baf2144873e34046f62411afc8dc80448a">PowerScaleOneTenth</a>,
<a name="l00284"></a><a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0ba0ce70dfb44ebf922ede71cd35d3fd426">00284</a>     <a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0ba0ce70dfb44ebf922ede71cd35d3fd426">PowerScaleOneHundredth</a>,
<a name="l00285"></a><a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0bae0b726c1179325c7fbae3c3f18024e2b">00285</a>     <a class="code" href="PlxTypes_8h.html#a9b9cd0d75da8df55d4f318625bf04b0bae0b726c1179325c7fbae3c3f18024e2b">PowerScaleOneThousandth</a>
<a name="l00286"></a>00286 } <a class="code" href="PlxTypes_8h.html#a838cc659da80f54c4d5c43808ead8a6f">POWER_DATA_SCALE</a>, *<a class="code" href="PlxTypes_8h.html#af109ac4340cca7a64c8325c5cdb3a0a3">PPOWER_DATA_SCALE</a>;
<a name="l00287"></a>00287 
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="comment">/* DMA Channel Descriptor Structure */</span>  
<a name="l00290"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html">00290</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__DMA__CHANNEL__DESC.html">_DMA_CHANNEL_DESC</a> 
<a name="l00291"></a>00291 {
<a name="l00292"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a0afd3b1101f1b5ed024bf7a601212e0e">00292</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a0afd3b1101f1b5ed024bf7a601212e0e">EnableReadyInput</a>         :1;
<a name="l00293"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#aff781a89eea1bfa55e552e86f52df25b">00293</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#aff781a89eea1bfa55e552e86f52df25b">EnableBTERMInput</a>         :1;
<a name="l00294"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#ab6bebbae55da1b09f372072e27691adc">00294</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#ab6bebbae55da1b09f372072e27691adc">EnableIopBurst</a>           :1;
<a name="l00295"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a90b1d3fe6bccbecd0fb0e80e657b33a2">00295</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a90b1d3fe6bccbecd0fb0e80e657b33a2">EnableWriteInvalidMode</a>   :1;
<a name="l00296"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#afd8e1ce8a6f391a875b30f1ed353f4cb">00296</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#afd8e1ce8a6f391a875b30f1ed353f4cb">EnableDmaEOTPin</a>          :1;
<a name="l00297"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#adf1c45405bf4798ba8c97a26a9f0fdf7">00297</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#adf1c45405bf4798ba8c97a26a9f0fdf7">DmaStopTransferMode</a>      :1;
<a name="l00298"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a5055d809abdf7870fb30ed3482f94a9e">00298</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a5055d809abdf7870fb30ed3482f94a9e">HoldIopAddrConst</a>         :1;
<a name="l00299"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a442db5367f53c0490568a5b4ccafa96c">00299</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a442db5367f53c0490568a5b4ccafa96c">HoldIopSourceAddrConst</a>   :1;
<a name="l00300"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a7dcea486217a24917c1c95972a96bbcc">00300</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a7dcea486217a24917c1c95972a96bbcc">HoldIopDestAddrConst</a>     :1;
<a name="l00301"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a4380c356e9de135f519566387986821c">00301</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a4380c356e9de135f519566387986821c">DemandMode</a>               :1;
<a name="l00302"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a2f774bbe705303a31f1cfc60e821cc7f">00302</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a2f774bbe705303a31f1cfc60e821cc7f">SrcDemandMode</a>            :1;
<a name="l00303"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a0c041edbc9c5ef7e1d69eaabf82083f6">00303</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a0c041edbc9c5ef7e1d69eaabf82083f6">DestDemandMode</a>           :1;
<a name="l00304"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#ad14ec1690bf4030d4c63bd9332b38bac">00304</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#ad14ec1690bf4030d4c63bd9332b38bac">EnableTransferCountClear</a> :1;
<a name="l00305"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#ac3a6834bd1480aa549325375b1a46052">00305</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#ac3a6834bd1480aa549325375b1a46052">WaitStates</a>               :4;
<a name="l00306"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a131c517385cd862bc8a9a3746e9c21cd">00306</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a131c517385cd862bc8a9a3746e9c21cd">IopBusWidth</a>              :2;
<a name="l00307"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a01ceb5342d3c321f370bc2e4c38ae9c0">00307</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a01ceb5342d3c321f370bc2e4c38ae9c0">EOTEndLink</a>               :1;
<a name="l00308"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#af04776cb68e946e783f31b8a97510031">00308</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#af04776cb68e946e783f31b8a97510031">ValidStopControl</a>         :1;
<a name="l00309"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a388029da8917c52e60aa599dfa5aaf4e">00309</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a388029da8917c52e60aa599dfa5aaf4e">ValidModeEnable</a>          :1;
<a name="l00310"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a964f6bd8dd47b70829cc367ddb6a5083">00310</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a964f6bd8dd47b70829cc367ddb6a5083">EnableDualAddressCycles</a>  :1;
<a name="l00311"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a5eb5d66fb3f8404f42d52d2d668e7ae7">00311</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a5eb5d66fb3f8404f42d52d2d668e7ae7">Reserved1</a>                :9;
<a name="l00312"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#ac4939bda1bdaa8247dadc4a17525124c">00312</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#ac4939bda1bdaa8247dadc4a17525124c">TholdForIopWrites</a>        :4;
<a name="l00313"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a5808c3196a00e8ca7e552036a3af76ac">00313</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a5808c3196a00e8ca7e552036a3af76ac">TholdForIopReads</a>         :4;
<a name="l00314"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#aee916be64bfd8d4ee21f2c6039c324c6">00314</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#aee916be64bfd8d4ee21f2c6039c324c6">TholdForPciWrites</a>        :4;
<a name="l00315"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a2695bf7b9dd2de2e5c7124ffd249b061">00315</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a2695bf7b9dd2de2e5c7124ffd249b061">TholdForPciReads</a>         :4;
<a name="l00316"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a15f15828585eb1e31f3c8943ff28a560">00316</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a15f15828585eb1e31f3c8943ff28a560">EnableFlybyMode</a>          :1;
<a name="l00317"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a48aafd882e9dca3b11131d673f482825">00317</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a48aafd882e9dca3b11131d673f482825">FlybyDirection</a>           :1;
<a name="l00318"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a02d93c2d3b04b0053d5957306bd85b55">00318</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a02d93c2d3b04b0053d5957306bd85b55">EnableDoneInt</a>            :1;
<a name="l00319"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#ac7fe030b0064f7fdc61f9e56f23f76d1">00319</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#ac7fe030b0064f7fdc61f9e56f23f76d1">Reserved2</a>                :13;
<a name="l00320"></a><a class="code" href="struct__DMA__CHANNEL__DESC.html#a03566706a9b3b31cf7f01a36d8f30044">00320</a>     <a class="code" href="PlxTypes_8h.html#ae39d34dac3eec46522832b065787fde1">DMA_CHANNEL_PRIORITY</a> <a class="code" href="struct__DMA__CHANNEL__DESC.html#a03566706a9b3b31cf7f01a36d8f30044">DmaChannelPriority</a>;
<a name="l00321"></a>00321 } <a class="code" href="struct__DMA__CHANNEL__DESC.html">DMA_CHANNEL_DESC</a>, *<a class="code" href="struct__DMA__CHANNEL__DESC.html">PDMA_CHANNEL_DESC</a>;
<a name="l00322"></a>00322 
<a name="l00323"></a>00323 
<a name="l00324"></a>00324 <span class="comment">/* DMA Transfer Element Union Structure */</span>
<a name="l00325"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html">00325</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__DMA__TRANSFER__ELEMENT.html">_DMA_TRANSFER_ELEMENT</a>
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keyword">struct</span>
<a name="l00328"></a>00328     {
<a name="l00329"></a>00329 <span class="preprocessor">    #if defined(PCI_CODE)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span>        <span class="keyword">union</span>
<a name="l00331"></a>00331         {
<a name="l00332"></a>00332             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>;
<a name="l00333"></a>00333             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> UserAddr;
<a name="l00334"></a>00334         };
<a name="l00335"></a>00335 <span class="preprocessor">    #else</span>
<a name="l00336"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">00336</a> <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>;
<a name="l00337"></a>00337 <span class="preprocessor">    #endif</span>
<a name="l00338"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa33c68853e7f075e4fcbc8ea71216206">00338</a> <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa33c68853e7f075e4fcbc8ea71216206">IopAddr</a>;
<a name="l00339"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a7d98bd36ac6105cdae836c6f4a94349f">00339</a>         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a7d98bd36ac6105cdae836c6f4a94349f">TransferCount</a>;
<a name="l00340"></a>00340 <span class="preprocessor">    #if defined(LITTLE_ENDIAN)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00342"></a>00342         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00343"></a>00343         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00344"></a>00344         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00345"></a>00345         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00346"></a>00346 <span class="preprocessor">    #elif defined(BIG_ENDIAN)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00348"></a>00348         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00349"></a>00349         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00350"></a>00350         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00351"></a>00351         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00352"></a>00352 <span class="preprocessor">    #endif</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>    } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa1f7b08ee73c858830fa71ba69f81005">Pci9080Dma</a>;
<a name="l00354"></a>00354 
<a name="l00355"></a>00355     <span class="keyword">struct</span>
<a name="l00356"></a>00356     {
<a name="l00357"></a>00357 <span class="preprocessor">    #if defined(PCI_CODE)</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>        <span class="keyword">union</span>
<a name="l00359"></a>00359         {
<a name="l00360"></a>00360             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>;
<a name="l00361"></a>00361             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> UserAddr;
<a name="l00362"></a>00362         };
<a name="l00363"></a>00363 <span class="preprocessor">    #else</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>;
<a name="l00365"></a>00365 <span class="preprocessor">    #endif</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa33c68853e7f075e4fcbc8ea71216206">IopAddr</a>;
<a name="l00367"></a>00367         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a7d98bd36ac6105cdae836c6f4a94349f">TransferCount</a>;
<a name="l00368"></a>00368 <span class="preprocessor">    #if defined(LITTLE_ENDIAN)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00370"></a>00370         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00371"></a>00371         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00372"></a>00372         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00373"></a>00373         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00374"></a>00374 <span class="preprocessor">    #elif defined(BIG_ENDIAN)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00376"></a>00376         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00377"></a>00377         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00378"></a>00378         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00379"></a>00379         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00380"></a>00380 <span class="preprocessor">    #endif</span>
<a name="l00381"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#ae3b070315ecb1637c2659cdf61aae2f0">00381</a> <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#ae3b070315ecb1637c2659cdf61aae2f0">HighPciAddr</a>;
<a name="l00382"></a>00382     } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a1faee60f3bf4f72ea0fcbce839b7240d">Pci9054Dma</a>;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     <span class="keyword">struct</span>
<a name="l00385"></a>00385     {
<a name="l00386"></a>00386         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a7d98bd36ac6105cdae836c6f4a94349f">TransferCount</a>;
<a name="l00387"></a>00387 <span class="preprocessor">    #if defined(PCI_CODE)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>        <span class="keyword">union</span>
<a name="l00389"></a>00389         {
<a name="l00390"></a>00390             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>;
<a name="l00391"></a>00391             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> UserAddr;
<a name="l00392"></a>00392             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a90c62d480090c5dbb201a518c0024a97">SourceAddr</a>;
<a name="l00393"></a>00393         };
<a name="l00394"></a>00394 <span class="preprocessor">    #else</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>        <span class="keyword">union </span>loc1
<a name="l00396"></a>00396         {
<a name="l00397"></a>00397             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afdd99e390c81cffe8738f3a68e4fddc2">LowPciAddr</a>; <span class="comment">/* DMA channel 0, 1 */</span>
<a name="l00398"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a90c62d480090c5dbb201a518c0024a97">00398</a>             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a90c62d480090c5dbb201a518c0024a97">SourceAddr</a>; <span class="comment">/* DMA channel 2 */</span>
<a name="l00399"></a>00399         } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aac70f918ca54292e9fbc2f81b4678733">Loc1</a>;
<a name="l00400"></a>00400 <span class="preprocessor">    #endif</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="preprocessor">    #if defined(PCI_CODE)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>        <span class="keyword">union </span>loc2
<a name="l00404"></a>00404         {
<a name="l00405"></a>00405             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa33c68853e7f075e4fcbc8ea71216206">IopAddr</a>;    <span class="comment">/* DMA channel 0, 1 */</span>
<a name="l00406"></a>00406             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a2ce695363b1e45ff2ccfff6d0e868f2d">DestAddr</a>;   <span class="comment">/* DMA channel 2 */</span>
<a name="l00407"></a>00407         };
<a name="l00408"></a>00408 <span class="preprocessor">    #else</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>        <span class="keyword">union </span>loc2
<a name="l00410"></a>00410         {
<a name="l00411"></a>00411             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aa33c68853e7f075e4fcbc8ea71216206">IopAddr</a>;    <span class="comment">/* DMA channel 0, 1 */</span>
<a name="l00412"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a2ce695363b1e45ff2ccfff6d0e868f2d">00412</a>             <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a2ce695363b1e45ff2ccfff6d0e868f2d">DestAddr</a>;   <span class="comment">/* DMA channel 2 */</span>
<a name="l00413"></a>00413         } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#a214d9aea64ba1249b8b1f1bd006a9258">Loc2</a>;
<a name="l00414"></a>00414 <span class="preprocessor">    #endif</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="preprocessor">    #if defined(LITTLE_ENDIAN)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00418"></a>00418         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00419"></a>00419         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00420"></a>00420         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00421"></a>00421         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00422"></a>00422 <span class="preprocessor">    #elif defined(BIG_ENDIAN)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> NextSglPtr        :28;
<a name="l00424"></a>00424         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> IopToPciDma       :1;
<a name="l00425"></a>00425         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> TerminalCountIntr :1;
<a name="l00426"></a>00426         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> LastSglElement    :1;
<a name="l00427"></a>00427         <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> PciSglLoc         :1;
<a name="l00428"></a>00428 <span class="preprocessor">    #endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>        <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#ae3b070315ecb1637c2659cdf61aae2f0">HighPciAddr</a>;
<a name="l00430"></a>00430     } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#aaf1b0e3f7c4fb5d01395e41818854586">Iop480Dma</a>;
<a name="l00431"></a>00431 
<a name="l00432"></a>00432     <span class="comment">/*</span>
<a name="l00433"></a>00433 <span class="comment">     * The DMA Transfer Element must always start on a 16 byte</span>
<a name="l00434"></a>00434 <span class="comment">     * boundary so the following reserve field ensures this. Total size = 0x30.</span>
<a name="l00435"></a>00435 <span class="comment">     */</span>
<a name="l00436"></a><a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afd38a05e41b70ea1279c7600a35b5481">00436</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="union__DMA__TRANSFER__ELEMENT.html#afd38a05e41b70ea1279c7600a35b5481">Reserved</a>[12];
<a name="l00437"></a>00437 } <a class="code" href="union__DMA__TRANSFER__ELEMENT.html">DMA_TRANSFER_ELEMENT</a>, *<a class="code" href="union__DMA__TRANSFER__ELEMENT.html">PDMA_TRANSFER_ELEMENT</a>;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439 
<a name="l00440"></a>00440 <span class="comment">/* DMA SGL Address Data Type */</span>
<a name="l00441"></a><a class="code" href="PlxTypes_8h.html#a4f17d836e5d26eb5ed870f56ec918b12">00441</a> <span class="keyword">typedef</span> PDMA_TRANSFER_ELEMENT          <a class="code" href="union__DMA__TRANSFER__ELEMENT.html">SGL_ADDR</a>, *<a class="code" href="union__DMA__TRANSFER__ELEMENT.html">PSGL_ADDR</a>;
<a name="l00442"></a>00442 
<a name="l00443"></a>00443 
<a name="l00444"></a>00444 <span class="comment">/* DMA Manager initialization Parameters Structure */</span>
<a name="l00445"></a><a class="code" href="struct__DMA__PARMS.html">00445</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__DMA__PARMS.html">_DMA_PARMS</a>
<a name="l00446"></a>00446 {
<a name="l00447"></a><a class="code" href="struct__DMA__PARMS.html#a0f21575be480eb11548087cd0148c5ce">00447</a>     <a class="code" href="PlxTypes_8h.html#a41686fff5288ea64b39cb54d206c1c41">DMA_CHANNEL</a>           <a class="code" href="struct__DMA__PARMS.html#a0f21575be480eb11548087cd0148c5ce">DmaChannel</a>;
<a name="l00448"></a><a class="code" href="struct__DMA__PARMS.html#a923da94e77d074e9d7b226147031f2fc">00448</a>     PDMA_TRANSFER_ELEMENT <a class="code" href="struct__DMA__PARMS.html#a923da94e77d074e9d7b226147031f2fc">FirstSglElement</a>; 
<a name="l00449"></a><a class="code" href="struct__DMA__PARMS.html#a8241ff45e9a4b55577a09e5601faf0e5">00449</a>     <a class="code" href="PciTypes_8h.html#a6d49200014d618afe464d1bc6e05f544">PU32</a>                  <a class="code" href="struct__DMA__PARMS.html#a8241ff45e9a4b55577a09e5601faf0e5">WaitQueueBase</a>; 
<a name="l00450"></a><a class="code" href="struct__DMA__PARMS.html#a088c219c157ee56c30e565ae331bffa3">00450</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a>                   <a class="code" href="struct__DMA__PARMS.html#a088c219c157ee56c30e565ae331bffa3">NumberOfElements</a>;
<a name="l00451"></a>00451 } <a class="code" href="struct__DMA__PARMS.html">DMA_PARMS</a>, *<a class="code" href="struct__DMA__PARMS.html">PDMA_PARMS</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 
<a name="l00454"></a>00454 <span class="comment">/* PLX Interrupt Structure */</span>   
<a name="l00455"></a><a class="code" href="struct__PLX__INTR.html">00455</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__PLX__INTR.html">_PLX_INTR</a>
<a name="l00456"></a>00456 {
<a name="l00457"></a><a class="code" href="struct__PLX__INTR.html#a913ba304042af618697e3bd7e7a62bc9">00457</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a913ba304042af618697e3bd7e7a62bc9">InboundPost</a>      :1;
<a name="l00458"></a><a class="code" href="struct__PLX__INTR.html#a99c9f75b65cd146ef2485f801a3b6b83">00458</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a99c9f75b65cd146ef2485f801a3b6b83">OutboundPost</a>     :1;
<a name="l00459"></a><a class="code" href="struct__PLX__INTR.html#ac1240b2863db0ab5dc163c01114692d9">00459</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#ac1240b2863db0ab5dc163c01114692d9">OutboundOverflow</a> :1;
<a name="l00460"></a><a class="code" href="struct__PLX__INTR.html#a5d0d3dca8c4394cb6837d0a7e14f41aa">00460</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a5d0d3dca8c4394cb6837d0a7e14f41aa">OutboundOption</a>   :1;
<a name="l00461"></a><a class="code" href="struct__PLX__INTR.html#a7855089ad1f32004d3333808d686519f">00461</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a7855089ad1f32004d3333808d686519f">IopDmaChannel0</a>   :1;
<a name="l00462"></a><a class="code" href="struct__PLX__INTR.html#a0643e3ad7cbee3edb7eeaad63680a319">00462</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a0643e3ad7cbee3edb7eeaad63680a319">PciDmaChannel0</a>   :1;
<a name="l00463"></a><a class="code" href="struct__PLX__INTR.html#adb6ef4e71f02a297b1d9736c51a14c35">00463</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#adb6ef4e71f02a297b1d9736c51a14c35">IopDmaChannel1</a>   :1;
<a name="l00464"></a><a class="code" href="struct__PLX__INTR.html#adbb47b5ba767fd4d9e9889ef1ae683ea">00464</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#adbb47b5ba767fd4d9e9889ef1ae683ea">PciDmaChannel1</a>   :1;
<a name="l00465"></a><a class="code" href="struct__PLX__INTR.html#a27fac927237fd8eb3cb14efbaca1a514">00465</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a27fac927237fd8eb3cb14efbaca1a514">IopDmaChannel2</a>   :1;
<a name="l00466"></a><a class="code" href="struct__PLX__INTR.html#a5bfff342ec0c6dfa9ce952081a482cb6">00466</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a5bfff342ec0c6dfa9ce952081a482cb6">PciDmaChannel2</a>   :1;
<a name="l00467"></a><a class="code" href="struct__PLX__INTR.html#af12b5cb027909487a7d8f7ba2f0965b4">00467</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#af12b5cb027909487a7d8f7ba2f0965b4">Mailbox0</a>         :1;
<a name="l00468"></a><a class="code" href="struct__PLX__INTR.html#adba47959dc82289ca308457e3d9c8de2">00468</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#adba47959dc82289ca308457e3d9c8de2">Mailbox1</a>         :1;
<a name="l00469"></a><a class="code" href="struct__PLX__INTR.html#aabdbd066a816118a3ad365309a9af3ec">00469</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aabdbd066a816118a3ad365309a9af3ec">Mailbox2</a>         :1;
<a name="l00470"></a><a class="code" href="struct__PLX__INTR.html#ac57d370dab8a2541fc8474a686e98c5f">00470</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#ac57d370dab8a2541fc8474a686e98c5f">Mailbox3</a>         :1;
<a name="l00471"></a><a class="code" href="struct__PLX__INTR.html#a9a3ec65b15566a1fa869ae7bbc80c03e">00471</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a9a3ec65b15566a1fa869ae7bbc80c03e">Mailbox4</a>         :1;
<a name="l00472"></a><a class="code" href="struct__PLX__INTR.html#a6e3288c1757b13cdedf29c93743ac47d">00472</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a6e3288c1757b13cdedf29c93743ac47d">Mailbox5</a>         :1;
<a name="l00473"></a><a class="code" href="struct__PLX__INTR.html#a4400b59e103a5a249e0071697d060104">00473</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a4400b59e103a5a249e0071697d060104">Mailbox6</a>         :1;
<a name="l00474"></a><a class="code" href="struct__PLX__INTR.html#a17b7194bbd1ae12197a13eee4a28df03">00474</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a17b7194bbd1ae12197a13eee4a28df03">Mailbox7</a>         :1;
<a name="l00475"></a><a class="code" href="struct__PLX__INTR.html#ad850ef4f344fa75e7663723d001b28b9">00475</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#ad850ef4f344fa75e7663723d001b28b9">IopDoorbell</a>      :1;
<a name="l00476"></a><a class="code" href="struct__PLX__INTR.html#a5638ef303f202b524c3d72f9b70d406b">00476</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a5638ef303f202b524c3d72f9b70d406b">PciDoorbell</a>      :1;
<a name="l00477"></a><a class="code" href="struct__PLX__INTR.html#abc772691205255ae88d342742f88270c">00477</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#abc772691205255ae88d342742f88270c">SerialPort1</a>      :1;
<a name="l00478"></a><a class="code" href="struct__PLX__INTR.html#ac622bf298b6abcaf37fc5037c5bb9351">00478</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#ac622bf298b6abcaf37fc5037c5bb9351">SerialPort2</a>      :1;
<a name="l00479"></a><a class="code" href="struct__PLX__INTR.html#a254047fa3553f3cc937e23906df0e4d9">00479</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a254047fa3553f3cc937e23906df0e4d9">BIST</a>             :1;
<a name="l00480"></a><a class="code" href="struct__PLX__INTR.html#a0bf87cc8ee6ee812cab3c603b7880e26">00480</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a0bf87cc8ee6ee812cab3c603b7880e26">PowerManagement</a>  :1;
<a name="l00481"></a><a class="code" href="struct__PLX__INTR.html#ab37297258af25bdcb8954698cd055963">00481</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#ab37297258af25bdcb8954698cd055963">PciMainInt</a>       :1;
<a name="l00482"></a><a class="code" href="struct__PLX__INTR.html#a9e9ba39f95d0c82f124ea4f6ef9cee30">00482</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a9e9ba39f95d0c82f124ea4f6ef9cee30">IopToPciInt</a>      :1;
<a name="l00483"></a><a class="code" href="struct__PLX__INTR.html#a349bc8a39a9bb51299b6c4577c8e1ade">00483</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a349bc8a39a9bb51299b6c4577c8e1ade">IopMainInt</a>       :1;
<a name="l00484"></a><a class="code" href="struct__PLX__INTR.html#aee1e4df1f968aff0322ec43aa08a73e0">00484</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aee1e4df1f968aff0322ec43aa08a73e0">PciAbort</a>         :1;
<a name="l00485"></a><a class="code" href="struct__PLX__INTR.html#a855358b159a757fd698cbb14cff9d523">00485</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a855358b159a757fd698cbb14cff9d523">PciReset</a>         :1;
<a name="l00486"></a><a class="code" href="struct__PLX__INTR.html#a4bcccb54d56a07f6687613acbaed2b87">00486</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a4bcccb54d56a07f6687613acbaed2b87">PciPME</a>           :1;
<a name="l00487"></a><a class="code" href="struct__PLX__INTR.html#a64594edf80c51a4ecee9e4770ec75fe2">00487</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a64594edf80c51a4ecee9e4770ec75fe2">Enum</a>             :1;
<a name="l00488"></a><a class="code" href="struct__PLX__INTR.html#a76d4cb12b788f7ea2db8ca8e91b107d2">00488</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a76d4cb12b788f7ea2db8ca8e91b107d2">PciENUM</a>          :1;
<a name="l00489"></a><a class="code" href="struct__PLX__INTR.html#af0950bf669abbfd11ca6554da99b3179">00489</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#af0950bf669abbfd11ca6554da99b3179">IopBusTimeout</a>    :1;
<a name="l00490"></a><a class="code" href="struct__PLX__INTR.html#aa4042638e33976f667866cb6abb7f590">00490</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aa4042638e33976f667866cb6abb7f590">AbortLSERR</a>       :1;
<a name="l00491"></a><a class="code" href="struct__PLX__INTR.html#a49e795844bc68dd4effd6330fdb2b8a9">00491</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a49e795844bc68dd4effd6330fdb2b8a9">ParityLSERR</a>      :1;
<a name="l00492"></a><a class="code" href="struct__PLX__INTR.html#a4337769fdd8fc97c9399d2fbfa591dfa">00492</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a4337769fdd8fc97c9399d2fbfa591dfa">RetryAbort</a>       :1;
<a name="l00493"></a><a class="code" href="struct__PLX__INTR.html#a4463b9a195a196e5e5053e02b34bc6cf">00493</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a4463b9a195a196e5e5053e02b34bc6cf">LocalParityLSERR</a> :1;
<a name="l00494"></a><a class="code" href="struct__PLX__INTR.html#aea103039f867a4997f099115fad9e5dd">00494</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aea103039f867a4997f099115fad9e5dd">PciSERR</a>          :1;
<a name="l00495"></a><a class="code" href="struct__PLX__INTR.html#aab211718a34989a311cafe21cef1f182">00495</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aab211718a34989a311cafe21cef1f182">IopRefresh</a>       :1;
<a name="l00496"></a><a class="code" href="struct__PLX__INTR.html#a79984c5fa0c80231db92280f939a0ea9">00496</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a79984c5fa0c80231db92280f939a0ea9">PciINTApin</a>       :1;
<a name="l00497"></a><a class="code" href="struct__PLX__INTR.html#a1173739ece243bebe567fd070568c05c">00497</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a1173739ece243bebe567fd070568c05c">IopINTIpin</a>       :1;
<a name="l00498"></a><a class="code" href="struct__PLX__INTR.html#abcdc35b37facccca40d641c92335358d">00498</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#abcdc35b37facccca40d641c92335358d">TargetAbort</a>      :1;
<a name="l00499"></a><a class="code" href="struct__PLX__INTR.html#a13b432f44a7fede075f57f7dbfa39ab2">00499</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a13b432f44a7fede075f57f7dbfa39ab2">Ch1Abort</a>         :1;
<a name="l00500"></a><a class="code" href="struct__PLX__INTR.html#a663c16e9f4c3cb805aaf5cf044b8e049">00500</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a663c16e9f4c3cb805aaf5cf044b8e049">Ch0Abort</a>         :1;
<a name="l00501"></a><a class="code" href="struct__PLX__INTR.html#aacd2ec1257136f147e3765da42b9c463">00501</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#aacd2ec1257136f147e3765da42b9c463">DMAbort</a>          :1;
<a name="l00502"></a><a class="code" href="struct__PLX__INTR.html#a71e0cfe57b7270dc5a70c37a15307d5f">00502</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#a71e0cfe57b7270dc5a70c37a15307d5f">IopToPciInt_2</a>    :1;
<a name="l00503"></a><a class="code" href="struct__PLX__INTR.html#af4f2d3fbc5683e980588d565d1c8e668">00503</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PLX__INTR.html#af4f2d3fbc5683e980588d565d1c8e668">Reserved</a>         :18;
<a name="l00504"></a>00504 } <a class="code" href="struct__PLX__INTR.html">PLX_INTR</a>, *<a class="code" href="struct__PLX__INTR.html">PPLX_INTR</a>;
<a name="l00505"></a>00505 
<a name="l00506"></a>00506 
<a name="l00507"></a>00507 <span class="comment">/* PCI bus properties structure */</span>
<a name="l00508"></a><a class="code" href="struct__PCI__BUS__PROP.html">00508</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__PCI__BUS__PROP.html">_PCI_BUS_PROP</a>
<a name="l00509"></a>00509 {
<a name="l00510"></a><a class="code" href="struct__PCI__BUS__PROP.html#a7f9f91bbc6494036bc9bc8a51a635b7e">00510</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a7f9f91bbc6494036bc9bc8a51a635b7e">PciRequestMode</a>           :1;
<a name="l00511"></a><a class="code" href="struct__PCI__BUS__PROP.html#ae4fb64a08819f9df9067a35eeb2f7358">00511</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#ae4fb64a08819f9df9067a35eeb2f7358">DmPciReadMode</a>            :1;
<a name="l00512"></a><a class="code" href="struct__PCI__BUS__PROP.html#a758e97224fe2b4fb8ae503ce7cf85cbc">00512</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a758e97224fe2b4fb8ae503ce7cf85cbc">EnablePciArbiter</a>         :1;
<a name="l00513"></a><a class="code" href="struct__PCI__BUS__PROP.html#a47b25593b32c6187a5aaeed273127747">00513</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a47b25593b32c6187a5aaeed273127747">EnableWriteInvalidMode</a>   :1;
<a name="l00514"></a><a class="code" href="struct__PCI__BUS__PROP.html#a05e579d64543de7008180bb2c001991a">00514</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a05e579d64543de7008180bb2c001991a">DmPrefetchLimit</a>          :1;
<a name="l00515"></a><a class="code" href="struct__PCI__BUS__PROP.html#a850b3c509cb7d2ecee68ff29bb350dfd">00515</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a850b3c509cb7d2ecee68ff29bb350dfd">PciReadNoWriteMode</a>       :1;
<a name="l00516"></a><a class="code" href="struct__PCI__BUS__PROP.html#a433da4a4c50e8ee9ae39f81678aea636">00516</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a433da4a4c50e8ee9ae39f81678aea636">PciReadWriteFlushMode</a>    :1;
<a name="l00517"></a><a class="code" href="struct__PCI__BUS__PROP.html#a6c1128f6e73a8593bf19e29f00e27c97">00517</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a6c1128f6e73a8593bf19e29f00e27c97">PciReadNoFlushMode</a>       :1;
<a name="l00518"></a><a class="code" href="struct__PCI__BUS__PROP.html#a9db21b25567e204f7754dd4162a6381d">00518</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a9db21b25567e204f7754dd4162a6381d">EnableRetryAbort</a>         :1;
<a name="l00519"></a><a class="code" href="struct__PCI__BUS__PROP.html#ad23e111b3dbc4d15ffc182f0f3484d26">00519</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#ad23e111b3dbc4d15ffc182f0f3484d26">WFifoAlmostFullFlagCount</a> :5;
<a name="l00520"></a><a class="code" href="struct__PCI__BUS__PROP.html#aa24f0422cde74fb83ffd9eaef2502e81">00520</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#aa24f0422cde74fb83ffd9eaef2502e81">DmWriteDelay</a>             :2;
<a name="l00521"></a><a class="code" href="struct__PCI__BUS__PROP.html#a2c8c78c3b9fa740d1ecf9a973138a4e8">00521</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a2c8c78c3b9fa740d1ecf9a973138a4e8">ReadPrefetchMode</a>         :2;
<a name="l00522"></a><a class="code" href="struct__PCI__BUS__PROP.html#a609dea49a32a9a880e36eedede299325">00522</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a609dea49a32a9a880e36eedede299325">IoRemapSelect</a>            :1;
<a name="l00523"></a><a class="code" href="struct__PCI__BUS__PROP.html#a334b4315ea88aa599fc4fc0f7f0caf3a">00523</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a334b4315ea88aa599fc4fc0f7f0caf3a">EnablePciBusMastering</a>    :1;
<a name="l00524"></a><a class="code" href="struct__PCI__BUS__PROP.html#a53246a969cd9c8a208e86fa7b36370bf">00524</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a53246a969cd9c8a208e86fa7b36370bf">EnableMemorySpaceAccess</a>  :1;
<a name="l00525"></a><a class="code" href="struct__PCI__BUS__PROP.html#a51f3c343ac69ac291580c113d612ff29">00525</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a51f3c343ac69ac291580c113d612ff29">EnableIoSpaceAccess</a>      :1;
<a name="l00526"></a><a class="code" href="struct__PCI__BUS__PROP.html#a8878c04dc8567a4561771922e8f219bc">00526</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a8878c04dc8567a4561771922e8f219bc">Reserved1</a>                :10;
<a name="l00527"></a><a class="code" href="struct__PCI__BUS__PROP.html#a9144826c308b8ead74ea0d30687128c5">00527</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__BUS__PROP.html#a9144826c308b8ead74ea0d30687128c5">ReservedForFutureUse</a>;
<a name="l00528"></a>00528 } <a class="code" href="struct__PCI__BUS__PROP.html">PCI_BUS_PROP</a>, *<a class="code" href="struct__PCI__BUS__PROP.html">PPCI_BUS_PROP</a>;
<a name="l00529"></a>00529 
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="comment">/* PCI Abritration Descriptor Structure */</span>
<a name="l00532"></a><a class="code" href="struct__PCI__ARBIT__DESC.html">00532</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__PCI__ARBIT__DESC.html">_PCI_ARBIT_DESC</a>
<a name="l00533"></a>00533 {
<a name="l00534"></a><a class="code" href="struct__PCI__ARBIT__DESC.html#affe209654edd87b0d78cd48e23164bd7">00534</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PCI__ARBIT__DESC.html#affe209654edd87b0d78cd48e23164bd7">PciHighPriority</a>;
<a name="l00535"></a>00535 } <a class="code" href="struct__PCI__ARBIT__DESC.html">PCI_ARBIT_DESC</a>, *<a class="code" href="struct__PCI__ARBIT__DESC.html">PPCI_ARBIT_DESC</a>;
<a name="l00536"></a>00536 
<a name="l00537"></a>00537 
<a name="l00538"></a>00538 <span class="comment">/* IOP Bus Properties Structure */</span>
<a name="l00539"></a><a class="code" href="struct__IOP__BUS__PROP.html">00539</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__IOP__BUS__PROP.html">_IOP_BUS_PROP</a>
<a name="l00540"></a>00540 {
<a name="l00541"></a><a class="code" href="struct__IOP__BUS__PROP.html#a6210db0e0a86b99e4c3f6424a47626da">00541</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a6210db0e0a86b99e4c3f6424a47626da">EnableReadyRecover</a>       :1;
<a name="l00542"></a><a class="code" href="struct__IOP__BUS__PROP.html#a22e0e19ac0f8c72058c6bbead5f57e5b">00542</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a22e0e19ac0f8c72058c6bbead5f57e5b">EnableReadyInput</a>         :1;
<a name="l00543"></a><a class="code" href="struct__IOP__BUS__PROP.html#a4b9fdd677c519433c7f64191c525e0b8">00543</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a4b9fdd677c519433c7f64191c525e0b8">EnableBTERMInput</a>         :1;
<a name="l00544"></a><a class="code" href="struct__IOP__BUS__PROP.html#a8af7096987f97c8ebf1c64791815a5e5">00544</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a8af7096987f97c8ebf1c64791815a5e5">DisableReadPrefetch</a>      :1;
<a name="l00545"></a><a class="code" href="struct__IOP__BUS__PROP.html#ad71aab06030a34a7a5eef20a35b5dbec">00545</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#ad71aab06030a34a7a5eef20a35b5dbec">EnableReadPrefetchCount</a>  :1;
<a name="l00546"></a><a class="code" href="struct__IOP__BUS__PROP.html#af70c96685df84b5ca06a5dda86b691d1">00546</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#af70c96685df84b5ca06a5dda86b691d1">ReadPrefetchCounter</a>      :4;
<a name="l00547"></a><a class="code" href="struct__IOP__BUS__PROP.html#a0fdbb813013ad2e336872800cad5f982">00547</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a0fdbb813013ad2e336872800cad5f982">EnableBursting</a>           :1;
<a name="l00548"></a><a class="code" href="struct__IOP__BUS__PROP.html#aa68abdd93cf6e33b52f803313b89f2e1">00548</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#aa68abdd93cf6e33b52f803313b89f2e1">EnableIopBusTimeoutTimer</a> :1;
<a name="l00549"></a><a class="code" href="struct__IOP__BUS__PROP.html#a36e303d8fe67007d064af5a8b83cd959">00549</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a36e303d8fe67007d064af5a8b83cd959">BREQoTimerResolution</a>     :1;
<a name="l00550"></a><a class="code" href="struct__IOP__BUS__PROP.html#ae6b31357d89e58136484bf3b0a5c7711">00550</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#ae6b31357d89e58136484bf3b0a5c7711">EnableIopBREQo</a>           :1;
<a name="l00551"></a><a class="code" href="struct__IOP__BUS__PROP.html#adc49362bbee71edfb71d8e585f75414a">00551</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#adc49362bbee71edfb71d8e585f75414a">BREQoDelayClockCount</a>     :4;
<a name="l00552"></a><a class="code" href="struct__IOP__BUS__PROP.html#abdf6fc34b3b4af98dc78c81ced2d123f">00552</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#abdf6fc34b3b4af98dc78c81ced2d123f">MapInMemorySpace</a>         :1;
<a name="l00553"></a><a class="code" href="struct__IOP__BUS__PROP.html#aa9afe6f919c017a1db055fd2e7340743">00553</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#aa9afe6f919c017a1db055fd2e7340743">OddParitySelect</a>          :1;
<a name="l00554"></a><a class="code" href="struct__IOP__BUS__PROP.html#a2b44c0cec0258528b6c7a033dab20f2c">00554</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a2b44c0cec0258528b6c7a033dab20f2c">EnableParityCheck</a>        :1;
<a name="l00555"></a><a class="code" href="struct__IOP__BUS__PROP.html#aac250e77f2a8201d2b05a76ac9e365f9">00555</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#aac250e77f2a8201d2b05a76ac9e365f9">MemoryWriteProtect</a>       :1;
<a name="l00556"></a><a class="code" href="struct__IOP__BUS__PROP.html#a2bfdfbdbc4b5f21dd73a8531467c5f63">00556</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a2bfdfbdbc4b5f21dd73a8531467c5f63">InternalWaitStates</a>       :4;
<a name="l00557"></a><a class="code" href="struct__IOP__BUS__PROP.html#acfe92fdd2e19a867d4a51c645522ea54">00557</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#acfe92fdd2e19a867d4a51c645522ea54">PciRev2_1Mode</a>            :1;
<a name="l00558"></a><a class="code" href="struct__IOP__BUS__PROP.html#a3f04210bb8787bffd3e11b387dd59e68">00558</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a3f04210bb8787bffd3e11b387dd59e68">IopBusWidth</a>              :2;
<a name="l00559"></a><a class="code" href="struct__IOP__BUS__PROP.html#a1a04912a906cf40c5b8c34782e468de7">00559</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a1a04912a906cf40c5b8c34782e468de7">Reserved1</a>                :4;
<a name="l00560"></a><a class="code" href="struct__IOP__BUS__PROP.html#aef800b2a3378f58a6b8771d1730f0ad7">00560</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#aef800b2a3378f58a6b8771d1730f0ad7">Iop480WADWaitStates</a>      :4;
<a name="l00561"></a><a class="code" href="struct__IOP__BUS__PROP.html#af6334e6acda273967d12dcc3ac5c24b1">00561</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#af6334e6acda273967d12dcc3ac5c24b1">Iop480WDDWaitStates</a>      :4;
<a name="l00562"></a><a class="code" href="struct__IOP__BUS__PROP.html#a3de31863388138ff6f2233c13202a5c8">00562</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a3de31863388138ff6f2233c13202a5c8">Iop480WDLYDelayStates</a>    :3;
<a name="l00563"></a><a class="code" href="struct__IOP__BUS__PROP.html#af1f971008db6d79d7f7bf15a015db3c2">00563</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#af1f971008db6d79d7f7bf15a015db3c2">Iop480WHLDHoldStates</a>     :3;
<a name="l00564"></a><a class="code" href="struct__IOP__BUS__PROP.html#a177563943d78a99a3d8a20542a945b2d">00564</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a177563943d78a99a3d8a20542a945b2d">Iop480WRCVRecoverStates</a>  :3;
<a name="l00565"></a><a class="code" href="struct__IOP__BUS__PROP.html#a854f0f2022b8840da2cef4c6da51beb1">00565</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a854f0f2022b8840da2cef4c6da51beb1">Reserved2</a>                :15;
<a name="l00566"></a><a class="code" href="struct__IOP__BUS__PROP.html#a174880784339b408dda5188679b39b0f">00566</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a174880784339b408dda5188679b39b0f">Iop480RADWaitStates</a>      :4;
<a name="l00567"></a><a class="code" href="struct__IOP__BUS__PROP.html#a7460fdfaff391d3cae1e62d110d3451d">00567</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a7460fdfaff391d3cae1e62d110d3451d">Iop480RDDWaitStates</a>      :4;
<a name="l00568"></a><a class="code" href="struct__IOP__BUS__PROP.html#a96e7b4c450a4d9f9264a8e069c4f29bd">00568</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a96e7b4c450a4d9f9264a8e069c4f29bd">Iop480RDLYADelayStates</a>   :3;
<a name="l00569"></a><a class="code" href="struct__IOP__BUS__PROP.html#a91dc22688bf70170e43890ec089ac7b2">00569</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a91dc22688bf70170e43890ec089ac7b2">Iop480RDLYDDelayStates</a>   :3;
<a name="l00570"></a><a class="code" href="struct__IOP__BUS__PROP.html#aae4aff959a0b10a3374b75a179efd33f">00570</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#aae4aff959a0b10a3374b75a179efd33f">Iop480RRCVRecoverStates</a>  :3;
<a name="l00571"></a><a class="code" href="struct__IOP__BUS__PROP.html#a5dc61e9c4f4aa4ca6d1994405a38ed60">00571</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a5dc61e9c4f4aa4ca6d1994405a38ed60">Reserved3</a>                :15;
<a name="l00572"></a><a class="code" href="struct__IOP__BUS__PROP.html#a4951859dd5e831d831ad59660e5a40d2">00572</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a4951859dd5e831d831ad59660e5a40d2">DramRefreshEnable</a>        :1;
<a name="l00573"></a><a class="code" href="struct__IOP__BUS__PROP.html#a2b0eb2cb828c66f8a6b702f02bdd3b3b">00573</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a2b0eb2cb828c66f8a6b702f02bdd3b3b">DramRefreshInterval</a>      :11;
<a name="l00574"></a><a class="code" href="struct__IOP__BUS__PROP.html#a0898fe22681877f62e435377bbaebb82">00574</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a0898fe22681877f62e435377bbaebb82">Iop480TWRdelay</a>           :2;
<a name="l00575"></a><a class="code" href="struct__IOP__BUS__PROP.html#a21ed28288262a45e18b82237afc53505">00575</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a21ed28288262a45e18b82237afc53505">Iop480W2Wdelay</a>           :2;
<a name="l00576"></a><a class="code" href="struct__IOP__BUS__PROP.html#a344c9847d7f2d0a00aa5fae9020beb9d">00576</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a344c9847d7f2d0a00aa5fae9020beb9d">Iop480A2Cdelay</a>           :2;
<a name="l00577"></a><a class="code" href="struct__IOP__BUS__PROP.html#a10756f382e5753bb0a6e4f773f42f289">00577</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a10756f382e5753bb0a6e4f773f42f289">Iop480RRCVdelay</a>          :2;
<a name="l00578"></a><a class="code" href="struct__IOP__BUS__PROP.html#a51c55d497da8b4790efbf4ca44460385">00578</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a51c55d497da8b4790efbf4ca44460385">Iop480PRCGdelay</a>          :2;
<a name="l00579"></a><a class="code" href="struct__IOP__BUS__PROP.html#a6a82a2efec998efbeada5cd2280da352">00579</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a6a82a2efec998efbeada5cd2280da352">Iop480WCWdelay</a>           :2;
<a name="l00580"></a><a class="code" href="struct__IOP__BUS__PROP.html#ac1d2b200d6d53caaec5b57939b6a9a42">00580</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#ac1d2b200d6d53caaec5b57939b6a9a42">Iop480RCWdelay</a>           :2;
<a name="l00581"></a><a class="code" href="struct__IOP__BUS__PROP.html#a5b83dad5b35bea2a9ba472454196a792">00581</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a5b83dad5b35bea2a9ba472454196a792">Iop480C2Cdelay</a>           :2;
<a name="l00582"></a><a class="code" href="struct__IOP__BUS__PROP.html#a9dcf6bfe0b6391804a7704e2deea9dcb">00582</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#a9dcf6bfe0b6391804a7704e2deea9dcb">Iop480R2Cdelay</a>           :2;
<a name="l00583"></a><a class="code" href="struct__IOP__BUS__PROP.html#abdbed091353223050b394eac450255c9">00583</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__BUS__PROP.html#abdbed091353223050b394eac450255c9">Iop480R2Rdelay</a>           :2;
<a name="l00584"></a>00584 } <a class="code" href="struct__IOP__BUS__PROP.html">IOP_BUS_PROP</a>, *<a class="code" href="struct__IOP__BUS__PROP.html">PIOP_BUS_PROP</a>;
<a name="l00585"></a>00585 
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 <span class="comment">/* IOP Arbitration Descriptor Structure */</span>
<a name="l00588"></a><a class="code" href="struct__IOP__ARBIT__DESC.html">00588</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__IOP__ARBIT__DESC.html">_IOP_ARBIT_DESC</a>
<a name="l00589"></a>00589 {
<a name="l00590"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#ae856a8c0a77089a0a5a4ca04296df242">00590</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#ae856a8c0a77089a0a5a4ca04296df242">IopBusDSGiveUpBusMode</a>    :1;
<a name="l00591"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#ac00d9b29fe1f7819fc0e2c70b70de217">00591</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#ac00d9b29fe1f7819fc0e2c70b70de217">EnableDSLockedSequence</a>   :1;
<a name="l00592"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a7d46eea12dfdaa9afa3d4815418f2155">00592</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a7d46eea12dfdaa9afa3d4815418f2155">GateIopLatencyTimerBREQo</a> :1;
<a name="l00593"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#ad5b0f3c0bec96d5583f81f62097c1319">00593</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#ad5b0f3c0bec96d5583f81f62097c1319">EnableWAITInput</a>          :1;
<a name="l00594"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a660a13d63b1fb5a33733f6e59cc5d79c">00594</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a660a13d63b1fb5a33733f6e59cc5d79c">EnableBOFF</a>               :1;
<a name="l00595"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a6ff12ca64e6528e77d95ec7f5805a69b">00595</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a6ff12ca64e6528e77d95ec7f5805a69b">BOFFTimerResolution</a>      :1;
<a name="l00596"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a81fdbe9f51587cad51b8b06fd4038d0a">00596</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a81fdbe9f51587cad51b8b06fd4038d0a">EnableIopBusLatencyTimer</a> :1;
<a name="l00597"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#abccb5d9cfe15cb67ccc0740ee64d698f">00597</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#abccb5d9cfe15cb67ccc0740ee64d698f">EnableIopBusPauseTimer</a>   :1;
<a name="l00598"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a7da9609fb72317173789aba15a83cd2e">00598</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a7da9609fb72317173789aba15a83cd2e">EnableIopArbiter</a>         :1;
<a name="l00599"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#ac9a00a20b91a0b0d40b9821faff460fb">00599</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#ac9a00a20b91a0b0d40b9821faff460fb">IopArbitrationPriority</a>   :3;
<a name="l00600"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a015a13ff7babcdf30a8fec0de7703f16">00600</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a015a13ff7babcdf30a8fec0de7703f16">BOFFDelayClocks</a>          :4;
<a name="l00601"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#ae83d64a61a0a3c3de1e9a79934737c5c">00601</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#ae83d64a61a0a3c3de1e9a79934737c5c">IopBusLatencyTimer</a>       :8;
<a name="l00602"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a76e47514facdc99728ee9b77b8cb9e5f">00602</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a76e47514facdc99728ee9b77b8cb9e5f">IopBusPauseTimer</a>         :8;
<a name="l00603"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a89e396d23e8a162b14e45f385f248b57">00603</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a89e396d23e8a162b14e45f385f248b57">EnableIopBusTimeout</a>      :1;
<a name="l00604"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a04e5872fb20130600e55cce38f55d5a7">00604</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a04e5872fb20130600e55cce38f55d5a7">IopBusTimeout</a>            :15;
<a name="l00605"></a><a class="code" href="struct__IOP__ARBIT__DESC.html#a8e4bfe6595590e514c81145f96cc0eba">00605</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ARBIT__DESC.html#a8e4bfe6595590e514c81145f96cc0eba">Reserved</a>                 :16;
<a name="l00606"></a>00606 } <a class="code" href="struct__IOP__ARBIT__DESC.html">IOP_ARBIT_DESC</a>, *<a class="code" href="struct__IOP__ARBIT__DESC.html">PIOP_ARBIT_DESC</a>;
<a name="l00607"></a>00607 
<a name="l00608"></a>00608 
<a name="l00609"></a>00609 <span class="comment">/* IOP Endian Descriptor Structure*/</span>
<a name="l00610"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html">00610</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__IOP__ENDIAN__DESC.html">_IOP_ENDIAN_DESC</a>
<a name="l00611"></a>00611 {
<a name="l00612"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a807dc187815d807477a7b93ffc2058a5">00612</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a807dc187815d807477a7b93ffc2058a5">BigEIopSpace0</a>            :1;
<a name="l00613"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#aecea0e644c3243185d250efae6fe7fe5">00613</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#aecea0e644c3243185d250efae6fe7fe5">BigEIopSpace1</a>            :1;
<a name="l00614"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a5bd5e24f3dd0825b8887c0c96e2ad7f8">00614</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a5bd5e24f3dd0825b8887c0c96e2ad7f8">BigEExpansionRom</a>         :1;
<a name="l00615"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a28472d76494ba4ea3e595269d6ad15de">00615</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a28472d76494ba4ea3e595269d6ad15de">BigEMaster480LCS0</a>        :1;
<a name="l00616"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#ac3b79cbac0fc4afff98347f4442b80db">00616</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#ac3b79cbac0fc4afff98347f4442b80db">BigEMaster480LCS1</a>        :1;
<a name="l00617"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#ad68a249eac4d22030b4962fbb97146ac">00617</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#ad68a249eac4d22030b4962fbb97146ac">BigEMaster480LCS2</a>        :1;
<a name="l00618"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a610a938426eed5eef455864c2a3aed1b">00618</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a610a938426eed5eef455864c2a3aed1b">BigEMaster480LCS3</a>        :1;
<a name="l00619"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#aba9fb4e94596f85b8d79fb0ba543f19a">00619</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#aba9fb4e94596f85b8d79fb0ba543f19a">BigEMaster480Dram</a>        :1;
<a name="l00620"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#ab4004a36b1083262da329f21bf9ac227">00620</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#ab4004a36b1083262da329f21bf9ac227">BigEMaster480Default</a>     :1;
<a name="l00621"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#acc69f4428f17f91971697d86ce7f3cdc">00621</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#acc69f4428f17f91971697d86ce7f3cdc">BigEIopBusRegion0</a>        :1; 
<a name="l00622"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#abec18966c2df4b73aa545a90749e27da">00622</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#abec18966c2df4b73aa545a90749e27da">BigEIopBusRegion1</a>        :1;
<a name="l00623"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a36ab7927f59ec69fab36ffc2db8fde7d">00623</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a36ab7927f59ec69fab36ffc2db8fde7d">BigEIopBusRegion2</a>        :1;
<a name="l00624"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a374324a5187be420bfb3229430b370a6">00624</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a374324a5187be420bfb3229430b370a6">BigEIopBusRegion3</a>        :1;
<a name="l00625"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a45a3871515f9db607255664ad060e874">00625</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a45a3871515f9db607255664ad060e874">BigEDramBusRegion</a>        :1;
<a name="l00626"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#aae8dddf6e28207c4d2e4f882ad3acdba">00626</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#aae8dddf6e28207c4d2e4f882ad3acdba">BigEDefaultBusRegion</a>     :1;
<a name="l00627"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#abf7aaa6e9a72a7ee08d20c3e7db4f14a">00627</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#abf7aaa6e9a72a7ee08d20c3e7db4f14a">BigEDmaChannel0</a>          :1;
<a name="l00628"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a50df7e2fabf3114ee49487a88ed66f12">00628</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a50df7e2fabf3114ee49487a88ed66f12">BigEDmaChannel1</a>          :1;
<a name="l00629"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#ac59816192ebb57a486df72511d377a96">00629</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#ac59816192ebb57a486df72511d377a96">BigEIopConfigRegAccess</a>   :1;
<a name="l00630"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a55ba401f863faf7a8ea49ee1e814b925">00630</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a55ba401f863faf7a8ea49ee1e814b925">BigEDirectMasterAccess</a>   :1;
<a name="l00631"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#ae522051a5d892b9319c96728eb52b5bb">00631</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#ae522051a5d892b9319c96728eb52b5bb">BigEIopConfigRegInternal</a> :1;
<a name="l00632"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a002abdd1f656f8c2cd3dfa61c2b6f924">00632</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a002abdd1f656f8c2cd3dfa61c2b6f924">BigEDirectMasterInternal</a> :1;
<a name="l00633"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#aa42757cba427e77de62481ca1e271360">00633</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#aa42757cba427e77de62481ca1e271360">BigEByteLaneMode</a>         :1;
<a name="l00634"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a962c3a20b921d98bcb32b024fac186d6">00634</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a962c3a20b921d98bcb32b024fac186d6">BigEByteLaneModeLBR0</a>     :1;
<a name="l00635"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a640cef488dcd07e2f29fac80425fa15b">00635</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a640cef488dcd07e2f29fac80425fa15b">BigEByteLaneModeLBR1</a>     :1;
<a name="l00636"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a7c4c7760f189bf4f43188dbc76b33ef6">00636</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a7c4c7760f189bf4f43188dbc76b33ef6">BigEByteLaneModeLBR2</a>     :1;
<a name="l00637"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a956542986bc1b4e33ee29c354c75826a">00637</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a956542986bc1b4e33ee29c354c75826a">BigEByteLaneModeLBR3</a>     :1;
<a name="l00638"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a246c6e4e1a4f767a74993e926d26a0ba">00638</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a246c6e4e1a4f767a74993e926d26a0ba">BigEByteLaneModeDRAMBR</a>   :1;
<a name="l00639"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#aedd34c4bc556ed47331194a9875abfd0">00639</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#aedd34c4bc556ed47331194a9875abfd0">BigEByteLaneModeDefBR</a>    :1;
<a name="l00640"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#a19b9d2161641f79c666c8aece4721668">00640</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#a19b9d2161641f79c666c8aece4721668">Reserved1</a>                :4;
<a name="l00641"></a><a class="code" href="struct__IOP__ENDIAN__DESC.html#abac4555f1802418250202c76fee13c59">00641</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__IOP__ENDIAN__DESC.html#abac4555f1802418250202c76fee13c59">ReservedForFutureUse</a>;
<a name="l00642"></a>00642 } <a class="code" href="struct__IOP__ENDIAN__DESC.html">IOP_ENDIAN_DESC</a>, *<a class="code" href="struct__IOP__ENDIAN__DESC.html">PIOP_ENDIAN_DESC</a>;
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 
<a name="l00645"></a>00645 <span class="comment">/* Power Management Properties */</span>
<a name="l00646"></a><a class="code" href="struct__PM__PROP.html">00646</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__PM__PROP.html">_PM_PROP</a>
<a name="l00647"></a>00647 {
<a name="l00648"></a><a class="code" href="struct__PM__PROP.html#abeb296c4c934062df5dc96a1c815ef33">00648</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#abeb296c4c934062df5dc96a1c815ef33">Version</a>                   :3;
<a name="l00649"></a><a class="code" href="struct__PM__PROP.html#a56dc4dc876508cffe6052ce5831bd2de">00649</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a56dc4dc876508cffe6052ce5831bd2de">PMEClockNeeded</a>            :1;
<a name="l00650"></a><a class="code" href="struct__PM__PROP.html#ae82937c5292ac0f5b39016d1134745e4">00650</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#ae82937c5292ac0f5b39016d1134745e4">DeviceSpecialInit</a>         :1;
<a name="l00651"></a><a class="code" href="struct__PM__PROP.html#acf0f6c0013bfca30fe4f0269e82f1409">00651</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#acf0f6c0013bfca30fe4f0269e82f1409">D1Supported</a>               :1;
<a name="l00652"></a><a class="code" href="struct__PM__PROP.html#a0cbfd7a9446a2225625c0b4967ea8e23">00652</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a0cbfd7a9446a2225625c0b4967ea8e23">D2Supported</a>               :1;
<a name="l00653"></a><a class="code" href="struct__PM__PROP.html#ac03ccc41742af6a9ba7391a66259e761">00653</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#ac03ccc41742af6a9ba7391a66259e761">AssertPMEfromD0</a>           :1;
<a name="l00654"></a><a class="code" href="struct__PM__PROP.html#a107f316e9a21941f55514d46d31c0be1">00654</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a107f316e9a21941f55514d46d31c0be1">AssertPMEfromD1</a>           :1;
<a name="l00655"></a><a class="code" href="struct__PM__PROP.html#ad1b95b9d560ddb43a120a568eb1feb68">00655</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#ad1b95b9d560ddb43a120a568eb1feb68">AssertPMEfromD2</a>           :1;
<a name="l00656"></a><a class="code" href="struct__PM__PROP.html#a2e52a06f9149b026e13043ed510629ab">00656</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a2e52a06f9149b026e13043ed510629ab">AssertPMEfromD3Hot</a>        :1;
<a name="l00657"></a><a class="code" href="struct__PM__PROP.html#ae9b700e1b2217e97124cb037e3535261">00657</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#ae9b700e1b2217e97124cb037e3535261">Read_Set_State</a>            :2;
<a name="l00658"></a><a class="code" href="struct__PM__PROP.html#add3039722f2b35ee5f88fd987ace4155">00658</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#add3039722f2b35ee5f88fd987ace4155">PME_Enable</a>                :1;
<a name="l00659"></a><a class="code" href="struct__PM__PROP.html#acbc50158c70a5cab28e30d9d8f159318">00659</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#acbc50158c70a5cab28e30d9d8f159318">PME_Status</a>                :1;  
<a name="l00660"></a><a class="code" href="struct__PM__PROP.html#a5c6af6d221bc4d29bc6a5a71d6e85790">00660</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a5c6af6d221bc4d29bc6a5a71d6e85790">PowerDataSelect</a>           :3;
<a name="l00661"></a><a class="code" href="struct__PM__PROP.html#ad674c758e38361c7accc2b782d5a41f2">00661</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#ad674c758e38361c7accc2b782d5a41f2">PowerDataScale</a>            :2;
<a name="l00662"></a><a class="code" href="struct__PM__PROP.html#a21655001388689273d0b6f6028ce70e6">00662</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a21655001388689273d0b6f6028ce70e6">PowerDataValue</a>            :8;
<a name="l00663"></a><a class="code" href="struct__PM__PROP.html#a052f1d6e12d6d8b8774d9ddff3a35af6">00663</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__PM__PROP.html#a052f1d6e12d6d8b8774d9ddff3a35af6">Reserved</a>                  :4;
<a name="l00664"></a>00664 } <a class="code" href="struct__PM__PROP.html">PM_PROP</a>, *<a class="code" href="struct__PM__PROP.html">PPM_PROP</a>;
<a name="l00665"></a>00665 
<a name="l00666"></a>00666 
<a name="l00667"></a>00667 <span class="comment">/* IOP API Initialization Parameters Structure */</span>
<a name="l00668"></a><a class="code" href="struct__API__PARMS.html">00668</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__API__PARMS.html">_API_PARMS</a>
<a name="l00669"></a>00669 {
<a name="l00670"></a><a class="code" href="struct__API__PARMS.html#a773d72f96b81d82664b78475624b6cf7">00670</a>     <a class="code" href="PciTypes_8h.html#a7927e087749615dae3114cc27b91c86d">VOID</a>            *<a class="code" href="struct__API__PARMS.html#a773d72f96b81d82664b78475624b6cf7">PlxIcIopBaseAddr</a>;
<a name="l00671"></a><a class="code" href="struct__API__PARMS.html#a4b50eb4cb5cfe4c3be0cb2e733fe0093">00671</a>     <a class="code" href="PciTypes_8h.html#a7927e087749615dae3114cc27b91c86d">VOID</a>            *<a class="code" href="struct__API__PARMS.html#a4b50eb4cb5cfe4c3be0cb2e733fe0093">SpuMemBaseAddr</a>;
<a name="l00672"></a><a class="code" href="struct__API__PARMS.html#a29bae8fadd4bc4a6d13175e8453d295e">00672</a>     PPCI_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a29bae8fadd4bc4a6d13175e8453d295e">PtrPciBusProp</a>;
<a name="l00673"></a><a class="code" href="struct__API__PARMS.html#a0f338374d3b2de819de46efa5bf9188b">00673</a>     PPCI_ARBIT_DESC  <a class="code" href="struct__API__PARMS.html#a0f338374d3b2de819de46efa5bf9188b">PtrPciArbitDesc</a>;
<a name="l00674"></a><a class="code" href="struct__API__PARMS.html#a351f41f85bc6d7e172eb77659c6b5c8d">00674</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a351f41f85bc6d7e172eb77659c6b5c8d">PtrIopBus0Prop</a>;
<a name="l00675"></a><a class="code" href="struct__API__PARMS.html#ab2a7031df8139693d928137930167932">00675</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#ab2a7031df8139693d928137930167932">PtrIopBus1Prop</a>;
<a name="l00676"></a><a class="code" href="struct__API__PARMS.html#adf2799b162efbc57117632765df6db9f">00676</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#adf2799b162efbc57117632765df6db9f">PtrIopBus2Prop</a>;
<a name="l00677"></a><a class="code" href="struct__API__PARMS.html#a623f299774cf6e8b0909df7802dedfc2">00677</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a623f299774cf6e8b0909df7802dedfc2">PtrIopBus3Prop</a>;
<a name="l00678"></a><a class="code" href="struct__API__PARMS.html#a6555e562606b307b47527e84aa679f7f">00678</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a6555e562606b307b47527e84aa679f7f">PtrLcs0Prop</a>;
<a name="l00679"></a><a class="code" href="struct__API__PARMS.html#a64bc067fc68d8145b360244e2e96606d">00679</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a64bc067fc68d8145b360244e2e96606d">PtrLcs1Prop</a>;
<a name="l00680"></a><a class="code" href="struct__API__PARMS.html#a996f086207701c5cb06f5489beab54b8">00680</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a996f086207701c5cb06f5489beab54b8">PtrLcs2Prop</a>;
<a name="l00681"></a><a class="code" href="struct__API__PARMS.html#af7f39cc71599fe18a4af39adf86744ab">00681</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#af7f39cc71599fe18a4af39adf86744ab">PtrLcs3Prop</a>;
<a name="l00682"></a><a class="code" href="struct__API__PARMS.html#a57fb8602e01bbe2015acce244de8170c">00682</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a57fb8602e01bbe2015acce244de8170c">PtrDramProp</a>;
<a name="l00683"></a><a class="code" href="struct__API__PARMS.html#a720bc80813599acfff74c026108ac59f">00683</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#a720bc80813599acfff74c026108ac59f">PtrDefaultProp</a>;
<a name="l00684"></a><a class="code" href="struct__API__PARMS.html#ade1fd3a04adfd669df04f7bfbaa0f51b">00684</a>     PIOP_BUS_PROP    <a class="code" href="struct__API__PARMS.html#ade1fd3a04adfd669df04f7bfbaa0f51b">PtrExpRomBusProp</a>;
<a name="l00685"></a><a class="code" href="struct__API__PARMS.html#aa6e6d3c4388118ae1b13a4f451087cea">00685</a>     PIOP_ARBIT_DESC  <a class="code" href="struct__API__PARMS.html#aa6e6d3c4388118ae1b13a4f451087cea">PtrIopArbitDesc</a>;
<a name="l00686"></a><a class="code" href="struct__API__PARMS.html#a9357c7304b3975aba57ec50385878d12">00686</a>     PIOP_ENDIAN_DESC <a class="code" href="struct__API__PARMS.html#a9357c7304b3975aba57ec50385878d12">PtrIopEndianDesc</a>;
<a name="l00687"></a><a class="code" href="struct__API__PARMS.html#a554b246c4150b8810b5e6f7ad174d4db">00687</a>     PPM_PROP         <a class="code" href="struct__API__PARMS.html#a554b246c4150b8810b5e6f7ad174d4db">PtrPMProp</a>;
<a name="l00688"></a><a class="code" href="struct__API__PARMS.html#a3ba84c08fcbfbbf13fa5c1279dea839a">00688</a>     <a class="code" href="PciTypes_8h.html#a6d49200014d618afe464d1bc6e05f544">PU32</a>             <a class="code" href="struct__API__PARMS.html#a3ba84c08fcbfbbf13fa5c1279dea839a">PtrVPDBaseAddress</a>;
<a name="l00689"></a>00689 } <a class="code" href="struct__API__PARMS.html">API_PARMS</a>, *<a class="code" href="struct__API__PARMS.html">PAPI_PARMS</a>;
<a name="l00690"></a>00690 
<a name="l00691"></a>00691 
<a name="l00692"></a><a class="code" href="struct__SPU__STATUS.html">00692</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__SPU__STATUS.html">_SPU_STATUS</a>
<a name="l00693"></a>00693 {
<a name="l00694"></a><a class="code" href="struct__SPU__STATUS.html#a1a218481d9c3bb2110da8648353eb55e">00694</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a1a218481d9c3bb2110da8648353eb55e">DSRInputInactive</a>          :1;
<a name="l00695"></a><a class="code" href="struct__SPU__STATUS.html#a386510276af84749aee980cfab55477e">00695</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a386510276af84749aee980cfab55477e">CTSInputInactive</a>          :1;
<a name="l00696"></a><a class="code" href="struct__SPU__STATUS.html#a42c984cb7da2edfb33c2d0184ef9d410">00696</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a42c984cb7da2edfb33c2d0184ef9d410">ReceiveBufferReady</a>        :1;
<a name="l00697"></a><a class="code" href="struct__SPU__STATUS.html#a95990259f782276d4fa5dc9c1665d55a">00697</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a95990259f782276d4fa5dc9c1665d55a">FramingError</a>              :1;
<a name="l00698"></a><a class="code" href="struct__SPU__STATUS.html#a82bd6da4a3e1d98ebfa0d214142df0c5">00698</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a82bd6da4a3e1d98ebfa0d214142df0c5">OverrunError</a>              :1;
<a name="l00699"></a><a class="code" href="struct__SPU__STATUS.html#a746e39c805a8f03e17062a4466156f06">00699</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a746e39c805a8f03e17062a4466156f06">ParityError</a>               :1;
<a name="l00700"></a><a class="code" href="struct__SPU__STATUS.html#a4efdf5936ffe6080c0e5663721b538d4">00700</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a4efdf5936ffe6080c0e5663721b538d4">LineBreak</a>                 :1;
<a name="l00701"></a><a class="code" href="struct__SPU__STATUS.html#ab2565eb1ab80cbc2a2ce12c11678e630">00701</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#ab2565eb1ab80cbc2a2ce12c11678e630">TransmitBufferReady</a>       :1;
<a name="l00702"></a><a class="code" href="struct__SPU__STATUS.html#a8415ea19cdcf5a18ac72b601860e85a8">00702</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a8415ea19cdcf5a18ac72b601860e85a8">TransmitterShiftRegReady</a>  :1;
<a name="l00703"></a><a class="code" href="struct__SPU__STATUS.html#a9cb466d0656ac2402968ce476eb4286d">00703</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__STATUS.html#a9cb466d0656ac2402968ce476eb4286d">Reserve</a>                   :23;
<a name="l00704"></a>00704 } <a class="code" href="struct__SPU__STATUS.html">SPU_STATUS</a>, *<a class="code" href="struct__SPU__STATUS.html">PSPU_STATUS</a>;
<a name="l00705"></a>00705 
<a name="l00706"></a>00706 
<a name="l00707"></a><a class="code" href="struct__SPU__DESC.html">00707</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__SPU__DESC.html">_SPU_DESC</a>
<a name="l00708"></a>00708 {
<a name="l00709"></a><a class="code" href="struct__SPU__DESC.html#af5b4bebabeffba91b009f55a2766395b">00709</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#af5b4bebabeffba91b009f55a2766395b">BaudRate</a>;
<a name="l00710"></a><a class="code" href="struct__SPU__DESC.html#a16e0025fae88e30caed58d58d3450c19">00710</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a16e0025fae88e30caed58d58d3450c19">LclkFreq</a>;                         <span class="comment">/* LCLK Frequency in Hz */</span>
<a name="l00711"></a><a class="code" href="struct__SPU__DESC.html#a5ab38faf025a5a785a71fe3d53c0f5b7">00711</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a5ab38faf025a5a785a71fe3d53c0f5b7">LM</a>                        :2;     <span class="comment">/* LoopBack Modes */</span>
<a name="l00712"></a><a class="code" href="struct__SPU__DESC.html#a395be3b8b48b6c4a4f889c8ba24d1f6e">00712</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a395be3b8b48b6c4a4f889c8ba24d1f6e">DTR</a>                       :1;     <span class="comment">/* Data Terminal */</span>
<a name="l00713"></a><a class="code" href="struct__SPU__DESC.html#a2ddc11aa2adefb4d1170b7716101f543">00713</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a2ddc11aa2adefb4d1170b7716101f543">RTS</a>                       :1;     <span class="comment">/* Request to Send */</span>
<a name="l00714"></a><a class="code" href="struct__SPU__DESC.html#aa6cfaf36a9ce448ae6019327891453ff">00714</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#aa6cfaf36a9ce448ae6019327891453ff">DB</a>                        :1;     <span class="comment">/* Data bits */</span>
<a name="l00715"></a><a class="code" href="struct__SPU__DESC.html#a07aa748fdfa532d2c51fa6470d2c29c9">00715</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a07aa748fdfa532d2c51fa6470d2c29c9">PE</a>                        :1;     <span class="comment">/* Parity Enable */</span>
<a name="l00716"></a><a class="code" href="struct__SPU__DESC.html#a34b83f8512c106f91f75dd69dc87089a">00716</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a34b83f8512c106f91f75dd69dc87089a">PTY</a>                       :1;     <span class="comment">/* Parity */</span>
<a name="l00717"></a><a class="code" href="struct__SPU__DESC.html#a291855f1a5b1f3050cc8c0d85751c61d">00717</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a291855f1a5b1f3050cc8c0d85751c61d">SB</a>                        :1;     <span class="comment">/* Stop bits */</span>
<a name="l00718"></a><a class="code" href="struct__SPU__DESC.html#a191e6b831458a919e52abfe85293044c">00718</a>     <a class="code" href="PciTypes_8h.html#a811024d35b9b8a41095b1f583b649e56">U32</a> <a class="code" href="struct__SPU__DESC.html#a191e6b831458a919e52abfe85293044c">Reserved</a>                  :24;
<a name="l00719"></a>00719 } <a class="code" href="struct__SPU__DESC.html">SPU_DESC</a>, *<a class="code" href="struct__SPU__DESC.html">PSPU_DESC</a>;
<a name="l00720"></a>00720 
<a name="l00721"></a>00721 
<a name="l00722"></a>00722 
<a name="l00723"></a>00723 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>}
<a name="l00725"></a>00725 <span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span>
<a name="l00727"></a>00727 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 6 Jun 2014 for AlcapDAQ by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
