// Seed: 4037253677
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  reg   id_7;
  logic id_8;
  type_11(
      id_3[1], id_4 & 1, id_7
  );
  logic id_9;
  always @(posedge "")
    if (id_8) id_7 <= id_4;
    else id_7 <= 1;
endmodule
