$date
	Thu Nov  5 20:02:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ha_tb $end
$scope module HA1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cout $end
$var wire 1 $ Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1$
1"
#30
0#
0$
1!
#70
1#
1$
0"
#90
0#
0$
1"
#110
1#
1$
0!
#130
0"
1!
#190
0#
0$
1"
#390
