
CCT_Uphole_V1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005aac  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08005c90  08005c90  00006c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006154  08006154  0000816c  2**0
                  CONTENTS
  4 .ARM          00000000  08006154  08006154  0000816c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006154  08006154  0000816c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006154  08006154  00007154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006158  08006158  00007158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  0800615c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cc0  2000016c  080062c8  0000816c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e2c  080062c8  00008e2c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000816c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1bc  00000000  00000000  00008195  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002978  00000000  00000000  00016351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00018cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b52  00000000  00000000  00019b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b833  00000000  00000000  0001a6ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150b0  00000000  00000000  00035efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a4d3  00000000  00000000  0004afad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5480  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fc8  00000000  00000000  000e54c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e948c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000016c 	.word	0x2000016c
 8000200:	00000000 	.word	0x00000000
 8000204:	08005c78 	.word	0x08005c78

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000170 	.word	0x20000170
 8000220:	08005c78 	.word	0x08005c78

08000224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000224:	b480      	push	{r7}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800022a:	4b13      	ldr	r3, [pc, #76]	@ (8000278 <HAL_MspInit+0x54>)
 800022c:	699b      	ldr	r3, [r3, #24]
 800022e:	4a12      	ldr	r2, [pc, #72]	@ (8000278 <HAL_MspInit+0x54>)
 8000230:	f043 0301 	orr.w	r3, r3, #1
 8000234:	6193      	str	r3, [r2, #24]
 8000236:	4b10      	ldr	r3, [pc, #64]	@ (8000278 <HAL_MspInit+0x54>)
 8000238:	699b      	ldr	r3, [r3, #24]
 800023a:	f003 0301 	and.w	r3, r3, #1
 800023e:	60bb      	str	r3, [r7, #8]
 8000240:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000242:	4b0d      	ldr	r3, [pc, #52]	@ (8000278 <HAL_MspInit+0x54>)
 8000244:	69db      	ldr	r3, [r3, #28]
 8000246:	4a0c      	ldr	r2, [pc, #48]	@ (8000278 <HAL_MspInit+0x54>)
 8000248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800024c:	61d3      	str	r3, [r2, #28]
 800024e:	4b0a      	ldr	r3, [pc, #40]	@ (8000278 <HAL_MspInit+0x54>)
 8000250:	69db      	ldr	r3, [r3, #28]
 8000252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000256:	607b      	str	r3, [r7, #4]
 8000258:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 800025a:	4b08      	ldr	r3, [pc, #32]	@ (800027c <HAL_MspInit+0x58>)
 800025c:	685b      	ldr	r3, [r3, #4]
 800025e:	60fb      	str	r3, [r7, #12]
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000266:	60fb      	str	r3, [r7, #12]
 8000268:	4a04      	ldr	r2, [pc, #16]	@ (800027c <HAL_MspInit+0x58>)
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800026e:	bf00      	nop
 8000270:	3714      	adds	r7, #20
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr
 8000278:	40021000 	.word	0x40021000
 800027c:	40010000 	.word	0x40010000

08000280 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000284:	bf00      	nop
 8000286:	e7fd      	b.n	8000284 <NMI_Handler+0x4>

08000288 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800028c:	bf00      	nop
 800028e:	e7fd      	b.n	800028c <HardFault_Handler+0x4>

08000290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000294:	bf00      	nop
 8000296:	e7fd      	b.n	8000294 <MemManage_Handler+0x4>

08000298 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800029c:	bf00      	nop
 800029e:	e7fd      	b.n	800029c <BusFault_Handler+0x4>

080002a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002a4:	bf00      	nop
 80002a6:	e7fd      	b.n	80002a4 <UsageFault_Handler+0x4>

080002a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002ac:	bf00      	nop
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bc80      	pop	{r7}
 80002b2:	4770      	bx	lr

080002b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bc80      	pop	{r7}
 80002be:	4770      	bx	lr

080002c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr

080002cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002d0:	f002 f9a2 	bl	8002618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80002dc:	4802      	ldr	r0, [pc, #8]	@ (80002e8 <USART1_IRQHandler+0x10>)
 80002de:	f004 f9c1 	bl	8004664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80002e2:	bf00      	nop
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	200002a8 	.word	0x200002a8

080002ec <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80002f0:	4802      	ldr	r0, [pc, #8]	@ (80002fc <UART5_IRQHandler+0x10>)
 80002f2:	f004 f9b7 	bl	8004664 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	20000260 	.word	0x20000260

08000300 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000304:	4802      	ldr	r0, [pc, #8]	@ (8000310 <TIM6_IRQHandler+0x10>)
 8000306:	f003 fe25 	bl	8003f54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800030a:	bf00      	nop
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	200001bc 	.word	0x200001bc

08000314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b086      	sub	sp, #24
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800031c:	4a14      	ldr	r2, [pc, #80]	@ (8000370 <_sbrk+0x5c>)
 800031e:	4b15      	ldr	r3, [pc, #84]	@ (8000374 <_sbrk+0x60>)
 8000320:	1ad3      	subs	r3, r2, r3
 8000322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000328:	4b13      	ldr	r3, [pc, #76]	@ (8000378 <_sbrk+0x64>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d102      	bne.n	8000336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000330:	4b11      	ldr	r3, [pc, #68]	@ (8000378 <_sbrk+0x64>)
 8000332:	4a12      	ldr	r2, [pc, #72]	@ (800037c <_sbrk+0x68>)
 8000334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000336:	4b10      	ldr	r3, [pc, #64]	@ (8000378 <_sbrk+0x64>)
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4413      	add	r3, r2
 800033e:	693a      	ldr	r2, [r7, #16]
 8000340:	429a      	cmp	r2, r3
 8000342:	d207      	bcs.n	8000354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000344:	f005 f810 	bl	8005368 <__errno>
 8000348:	4603      	mov	r3, r0
 800034a:	220c      	movs	r2, #12
 800034c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800034e:	f04f 33ff 	mov.w	r3, #4294967295
 8000352:	e009      	b.n	8000368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000354:	4b08      	ldr	r3, [pc, #32]	@ (8000378 <_sbrk+0x64>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800035a:	4b07      	ldr	r3, [pc, #28]	@ (8000378 <_sbrk+0x64>)
 800035c:	681a      	ldr	r2, [r3, #0]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4413      	add	r3, r2
 8000362:	4a05      	ldr	r2, [pc, #20]	@ (8000378 <_sbrk+0x64>)
 8000364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000366:	68fb      	ldr	r3, [r7, #12]
}
 8000368:	4618      	mov	r0, r3
 800036a:	3718      	adds	r7, #24
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	20010000 	.word	0x20010000
 8000374:	00000400 	.word	0x00000400
 8000378:	20000188 	.word	0x20000188
 800037c:	20000e30 	.word	0x20000e30

08000380 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <MX_DMA_Init>:
 *      Author: CMY
 */
#include "main.h"

void MX_DMA_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000392:	4b0c      	ldr	r3, [pc, #48]	@ (80003c4 <MX_DMA_Init+0x38>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a0b      	ldr	r2, [pc, #44]	@ (80003c4 <MX_DMA_Init+0x38>)
 8000398:	f043 0301 	orr.w	r3, r3, #1
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <MX_DMA_Init+0x38>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f003 0301 	and.w	r3, r3, #1
 80003a6:	607b      	str	r3, [r7, #4]
 80003a8:	687b      	ldr	r3, [r7, #4]

 // __HAL_RCC_DMA2_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2100      	movs	r1, #0
 80003ae:	200e      	movs	r0, #14
 80003b0:	f002 fa25 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80003b4:	200e      	movs	r0, #14
 80003b6:	f002 fa3e 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */

  /*HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);*/

}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40021000 	.word	0x40021000

080003c8 <FPGA_init>:


unsigned char fp_online;

void FPGA_init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
	while(fp_online != 0x11)
 80003ce:	e01b      	b.n	8000408 <FPGA_init+0x40>
	{
		fp_online = Fpga_Read(0x00);
 80003d0:	2000      	movs	r0, #0
 80003d2:	f000 f825 	bl	8000420 <Fpga_Read>
 80003d6:	4603      	mov	r3, r0
 80003d8:	461a      	mov	r2, r3
 80003da:	4b10      	ldr	r3, [pc, #64]	@ (800041c <FPGA_init+0x54>)
 80003dc:	701a      	strb	r2, [r3, #0]

		for(unsigned short i=0;i<1000;i++)
 80003de:	2300      	movs	r3, #0
 80003e0:	80fb      	strh	r3, [r7, #6]
 80003e2:	e00d      	b.n	8000400 <FPGA_init+0x38>
		{
			for(unsigned short j=0;j<10000;j++);
 80003e4:	2300      	movs	r3, #0
 80003e6:	80bb      	strh	r3, [r7, #4]
 80003e8:	e002      	b.n	80003f0 <FPGA_init+0x28>
 80003ea:	88bb      	ldrh	r3, [r7, #4]
 80003ec:	3301      	adds	r3, #1
 80003ee:	80bb      	strh	r3, [r7, #4]
 80003f0:	88bb      	ldrh	r3, [r7, #4]
 80003f2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d9f7      	bls.n	80003ea <FPGA_init+0x22>
		for(unsigned short i=0;i<1000;i++)
 80003fa:	88fb      	ldrh	r3, [r7, #6]
 80003fc:	3301      	adds	r3, #1
 80003fe:	80fb      	strh	r3, [r7, #6]
 8000400:	88fb      	ldrh	r3, [r7, #6]
 8000402:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000406:	d3ed      	bcc.n	80003e4 <FPGA_init+0x1c>
	while(fp_online != 0x11)
 8000408:	4b04      	ldr	r3, [pc, #16]	@ (800041c <FPGA_init+0x54>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b11      	cmp	r3, #17
 800040e:	d1df      	bne.n	80003d0 <FPGA_init+0x8>
		}
	}
	Write_Fir_Parameter();
 8000410:	f000 fa7c 	bl	800090c <Write_Fir_Parameter>
}
 8000414:	bf00      	nop
 8000416:	3708      	adds	r7, #8
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2000019c 	.word	0x2000019c

08000420 <Fpga_Read>:

unsigned char Fpga_Read(unsigned char addRead)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	71fb      	strb	r3, [r7, #7]
	unsigned char data,A,B,C,D,E,F,G,H;

	/*-----------------------地址&片选初始化，读时为输出----------------------------*/

	GPIO_InitStruct.Pin = ADDR0_Pin|ADDR1_Pin|ADDR2_Pin|ADDR3_Pin|MCU_CS_Pin;
 800042a:	4b8b      	ldr	r3, [pc, #556]	@ (8000658 <Fpga_Read+0x238>)
 800042c:	223d      	movs	r2, #61	@ 0x3d
 800042e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000430:	4b89      	ldr	r3, [pc, #548]	@ (8000658 <Fpga_Read+0x238>)
 8000432:	2201      	movs	r2, #1
 8000434:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000436:	4b88      	ldr	r3, [pc, #544]	@ (8000658 <Fpga_Read+0x238>)
 8000438:	2200      	movs	r2, #0
 800043a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800043c:	4b86      	ldr	r3, [pc, #536]	@ (8000658 <Fpga_Read+0x238>)
 800043e:	2203      	movs	r2, #3
 8000440:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000442:	4985      	ldr	r1, [pc, #532]	@ (8000658 <Fpga_Read+0x238>)
 8000444:	4885      	ldr	r0, [pc, #532]	@ (800065c <Fpga_Read+0x23c>)
 8000446:	f002 fe95 	bl	8003174 <HAL_GPIO_Init>

	/*-----------------------读写初始化，读时为输出---------------------------------*/

	GPIO_InitStruct.Pin = MCU_WR_Pin;
 800044a:	4b83      	ldr	r3, [pc, #524]	@ (8000658 <Fpga_Read+0x238>)
 800044c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000450:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000452:	4b81      	ldr	r3, [pc, #516]	@ (8000658 <Fpga_Read+0x238>)
 8000454:	2201      	movs	r2, #1
 8000456:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000458:	4b7f      	ldr	r3, [pc, #508]	@ (8000658 <Fpga_Read+0x238>)
 800045a:	2200      	movs	r2, #0
 800045c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800045e:	4b7e      	ldr	r3, [pc, #504]	@ (8000658 <Fpga_Read+0x238>)
 8000460:	2203      	movs	r2, #3
 8000462:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000464:	497c      	ldr	r1, [pc, #496]	@ (8000658 <Fpga_Read+0x238>)
 8000466:	487e      	ldr	r0, [pc, #504]	@ (8000660 <Fpga_Read+0x240>)
 8000468:	f002 fe84 	bl	8003174 <HAL_GPIO_Init>

	/*-----------------------数据初始化，读时为输入---------------------------------*/

	GPIO_InitStruct.Pin = DATA1_Pin|DATA0_Pin;
 800046c:	4b7a      	ldr	r3, [pc, #488]	@ (8000658 <Fpga_Read+0x238>)
 800046e:	f241 0204 	movw	r2, #4100	@ 0x1004
 8000472:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000474:	4b78      	ldr	r3, [pc, #480]	@ (8000658 <Fpga_Read+0x238>)
 8000476:	2200      	movs	r2, #0
 8000478:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	4b77      	ldr	r3, [pc, #476]	@ (8000658 <Fpga_Read+0x238>)
 800047c:	2200      	movs	r2, #0
 800047e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000480:	4b75      	ldr	r3, [pc, #468]	@ (8000658 <Fpga_Read+0x238>)
 8000482:	2203      	movs	r2, #3
 8000484:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000486:	4974      	ldr	r1, [pc, #464]	@ (8000658 <Fpga_Read+0x238>)
 8000488:	4875      	ldr	r0, [pc, #468]	@ (8000660 <Fpga_Read+0x240>)
 800048a:	f002 fe73 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA2_Pin;
 800048e:	4b72      	ldr	r3, [pc, #456]	@ (8000658 <Fpga_Read+0x238>)
 8000490:	2208      	movs	r2, #8
 8000492:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000494:	4b70      	ldr	r3, [pc, #448]	@ (8000658 <Fpga_Read+0x238>)
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049a:	4b6f      	ldr	r3, [pc, #444]	@ (8000658 <Fpga_Read+0x238>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a0:	4b6d      	ldr	r3, [pc, #436]	@ (8000658 <Fpga_Read+0x238>)
 80004a2:	2202      	movs	r2, #2
 80004a4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(DATA2_GPIO_Port, &GPIO_InitStruct);
 80004a6:	496c      	ldr	r1, [pc, #432]	@ (8000658 <Fpga_Read+0x238>)
 80004a8:	486d      	ldr	r0, [pc, #436]	@ (8000660 <Fpga_Read+0x240>)
 80004aa:	f002 fe63 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA3_Pin|DATA4_Pin;
 80004ae:	4b6a      	ldr	r3, [pc, #424]	@ (8000658 <Fpga_Read+0x238>)
 80004b0:	2248      	movs	r2, #72	@ 0x48
 80004b2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b4:	4b68      	ldr	r3, [pc, #416]	@ (8000658 <Fpga_Read+0x238>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	4b67      	ldr	r3, [pc, #412]	@ (8000658 <Fpga_Read+0x238>)
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004c0:	4b65      	ldr	r3, [pc, #404]	@ (8000658 <Fpga_Read+0x238>)
 80004c2:	2203      	movs	r2, #3
 80004c4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80004c6:	4964      	ldr	r1, [pc, #400]	@ (8000658 <Fpga_Read+0x238>)
 80004c8:	4866      	ldr	r0, [pc, #408]	@ (8000664 <Fpga_Read+0x244>)
 80004ca:	f002 fe53 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA5_Pin|DATA6_Pin|DATA7_Pin;
 80004ce:	4b62      	ldr	r3, [pc, #392]	@ (8000658 <Fpga_Read+0x238>)
 80004d0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80004d4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d6:	4b60      	ldr	r3, [pc, #384]	@ (8000658 <Fpga_Read+0x238>)
 80004d8:	2200      	movs	r2, #0
 80004da:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	4b5e      	ldr	r3, [pc, #376]	@ (8000658 <Fpga_Read+0x238>)
 80004de:	2200      	movs	r2, #0
 80004e0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e2:	4b5d      	ldr	r3, [pc, #372]	@ (8000658 <Fpga_Read+0x238>)
 80004e4:	2203      	movs	r2, #3
 80004e6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004e8:	495b      	ldr	r1, [pc, #364]	@ (8000658 <Fpga_Read+0x238>)
 80004ea:	485f      	ldr	r0, [pc, #380]	@ (8000668 <Fpga_Read+0x248>)
 80004ec:	f002 fe42 	bl	8003174 <HAL_GPIO_Init>


	HAL_GPIO_WritePin(MCU_WR_GPIO_Port,MCU_WR_Pin,GPIO_PIN_RESET);			//读:WR拉低
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80004f6:	485a      	ldr	r0, [pc, #360]	@ (8000660 <Fpga_Read+0x240>)
 80004f8:	f002 ffe7 	bl	80034ca <HAL_GPIO_WritePin>

	if(addRead & 0x08)
 80004fc:	79fb      	ldrb	r3, [r7, #7]
 80004fe:	f003 0308 	and.w	r3, r3, #8
 8000502:	2b00      	cmp	r3, #0
 8000504:	d005      	beq.n	8000512 <Fpga_Read+0xf2>
		HAL_GPIO_WritePin(ADDR3_GPIO_Port,ADDR3_Pin,GPIO_PIN_SET);
 8000506:	2201      	movs	r2, #1
 8000508:	2120      	movs	r1, #32
 800050a:	4854      	ldr	r0, [pc, #336]	@ (800065c <Fpga_Read+0x23c>)
 800050c:	f002 ffdd 	bl	80034ca <HAL_GPIO_WritePin>
 8000510:	e004      	b.n	800051c <Fpga_Read+0xfc>
	else
		HAL_GPIO_WritePin(ADDR3_GPIO_Port,ADDR3_Pin,GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2120      	movs	r1, #32
 8000516:	4851      	ldr	r0, [pc, #324]	@ (800065c <Fpga_Read+0x23c>)
 8000518:	f002 ffd7 	bl	80034ca <HAL_GPIO_WritePin>

	if(addRead & 0x04)
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	f003 0304 	and.w	r3, r3, #4
 8000522:	2b00      	cmp	r3, #0
 8000524:	d005      	beq.n	8000532 <Fpga_Read+0x112>
		HAL_GPIO_WritePin(ADDR2_GPIO_Port,ADDR2_Pin,GPIO_PIN_SET);
 8000526:	2201      	movs	r2, #1
 8000528:	2110      	movs	r1, #16
 800052a:	484c      	ldr	r0, [pc, #304]	@ (800065c <Fpga_Read+0x23c>)
 800052c:	f002 ffcd 	bl	80034ca <HAL_GPIO_WritePin>
 8000530:	e004      	b.n	800053c <Fpga_Read+0x11c>
	else
		HAL_GPIO_WritePin(ADDR2_GPIO_Port,ADDR2_Pin,GPIO_PIN_RESET);		//例:addRead = d'6/b'0110,  ADDR3=0,ADDR2=1,ADDR1=1;ADDR0=0
 8000532:	2200      	movs	r2, #0
 8000534:	2110      	movs	r1, #16
 8000536:	4849      	ldr	r0, [pc, #292]	@ (800065c <Fpga_Read+0x23c>)
 8000538:	f002 ffc7 	bl	80034ca <HAL_GPIO_WritePin>

	if(addRead & 0x02)
 800053c:	79fb      	ldrb	r3, [r7, #7]
 800053e:	f003 0302 	and.w	r3, r3, #2
 8000542:	2b00      	cmp	r3, #0
 8000544:	d005      	beq.n	8000552 <Fpga_Read+0x132>
		HAL_GPIO_WritePin(ADDR1_GPIO_Port,ADDR1_Pin,GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	2108      	movs	r1, #8
 800054a:	4844      	ldr	r0, [pc, #272]	@ (800065c <Fpga_Read+0x23c>)
 800054c:	f002 ffbd 	bl	80034ca <HAL_GPIO_WritePin>
 8000550:	e004      	b.n	800055c <Fpga_Read+0x13c>
	else
		HAL_GPIO_WritePin(ADDR1_GPIO_Port,ADDR1_Pin,GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	2108      	movs	r1, #8
 8000556:	4841      	ldr	r0, [pc, #260]	@ (800065c <Fpga_Read+0x23c>)
 8000558:	f002 ffb7 	bl	80034ca <HAL_GPIO_WritePin>

	if(addRead & 0x01)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	2b00      	cmp	r3, #0
 8000564:	d005      	beq.n	8000572 <Fpga_Read+0x152>
		HAL_GPIO_WritePin(ADDR0_GPIO_Port,ADDR0_Pin,GPIO_PIN_SET);
 8000566:	2201      	movs	r2, #1
 8000568:	2104      	movs	r1, #4
 800056a:	483c      	ldr	r0, [pc, #240]	@ (800065c <Fpga_Read+0x23c>)
 800056c:	f002 ffad 	bl	80034ca <HAL_GPIO_WritePin>
 8000570:	e004      	b.n	800057c <Fpga_Read+0x15c>
	else
		HAL_GPIO_WritePin(ADDR0_GPIO_Port,ADDR0_Pin,GPIO_PIN_RESET);
 8000572:	2200      	movs	r2, #0
 8000574:	2104      	movs	r1, #4
 8000576:	4839      	ldr	r0, [pc, #228]	@ (800065c <Fpga_Read+0x23c>)
 8000578:	f002 ffa7 	bl	80034ca <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MCU_CS_GPIO_Port,MCU_CS_Pin,GPIO_PIN_RESET);			//片选拉低
 800057c:	2200      	movs	r2, #0
 800057e:	2101      	movs	r1, #1
 8000580:	4836      	ldr	r0, [pc, #216]	@ (800065c <Fpga_Read+0x23c>)
 8000582:	f002 ffa2 	bl	80034ca <HAL_GPIO_WritePin>

	A = HAL_GPIO_ReadPin(DATA0_GPIO_Port,DATA0_Pin);
 8000586:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800058a:	4835      	ldr	r0, [pc, #212]	@ (8000660 <Fpga_Read+0x240>)
 800058c:	f002 ff86 	bl	800349c <HAL_GPIO_ReadPin>
 8000590:	4603      	mov	r3, r0
 8000592:	75fb      	strb	r3, [r7, #23]
	B = HAL_GPIO_ReadPin(DATA1_GPIO_Port,DATA1_Pin);
 8000594:	2104      	movs	r1, #4
 8000596:	4832      	ldr	r0, [pc, #200]	@ (8000660 <Fpga_Read+0x240>)
 8000598:	f002 ff80 	bl	800349c <HAL_GPIO_ReadPin>
 800059c:	4603      	mov	r3, r0
 800059e:	75bb      	strb	r3, [r7, #22]
	C = HAL_GPIO_ReadPin(DATA2_GPIO_Port,DATA2_Pin);
 80005a0:	2108      	movs	r1, #8
 80005a2:	482f      	ldr	r0, [pc, #188]	@ (8000660 <Fpga_Read+0x240>)
 80005a4:	f002 ff7a 	bl	800349c <HAL_GPIO_ReadPin>
 80005a8:	4603      	mov	r3, r0
 80005aa:	757b      	strb	r3, [r7, #21]
	D = HAL_GPIO_ReadPin(DATA3_GPIO_Port,DATA3_Pin);
 80005ac:	2108      	movs	r1, #8
 80005ae:	482d      	ldr	r0, [pc, #180]	@ (8000664 <Fpga_Read+0x244>)
 80005b0:	f002 ff74 	bl	800349c <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	753b      	strb	r3, [r7, #20]
	E = HAL_GPIO_ReadPin(DATA4_GPIO_Port,DATA4_Pin);
 80005b8:	2140      	movs	r1, #64	@ 0x40
 80005ba:	482a      	ldr	r0, [pc, #168]	@ (8000664 <Fpga_Read+0x244>)
 80005bc:	f002 ff6e 	bl	800349c <HAL_GPIO_ReadPin>
 80005c0:	4603      	mov	r3, r0
 80005c2:	74fb      	strb	r3, [r7, #19]
	F = HAL_GPIO_ReadPin(DATA5_GPIO_Port,DATA5_Pin);
 80005c4:	2120      	movs	r1, #32
 80005c6:	4828      	ldr	r0, [pc, #160]	@ (8000668 <Fpga_Read+0x248>)
 80005c8:	f002 ff68 	bl	800349c <HAL_GPIO_ReadPin>
 80005cc:	4603      	mov	r3, r0
 80005ce:	74bb      	strb	r3, [r7, #18]
	G = HAL_GPIO_ReadPin(DATA6_GPIO_Port,DATA6_Pin);
 80005d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005d4:	4824      	ldr	r0, [pc, #144]	@ (8000668 <Fpga_Read+0x248>)
 80005d6:	f002 ff61 	bl	800349c <HAL_GPIO_ReadPin>
 80005da:	4603      	mov	r3, r0
 80005dc:	747b      	strb	r3, [r7, #17]
	H = HAL_GPIO_ReadPin(DATA7_GPIO_Port,DATA7_Pin);
 80005de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005e2:	4821      	ldr	r0, [pc, #132]	@ (8000668 <Fpga_Read+0x248>)
 80005e4:	f002 ff5a 	bl	800349c <HAL_GPIO_ReadPin>
 80005e8:	4603      	mov	r3, r0
 80005ea:	743b      	strb	r3, [r7, #16]

	HAL_GPIO_WritePin(MCU_CS_GPIO_Port,MCU_CS_Pin,GPIO_PIN_SET);			//片选拉高
 80005ec:	2201      	movs	r2, #1
 80005ee:	2101      	movs	r1, #1
 80005f0:	481a      	ldr	r0, [pc, #104]	@ (800065c <Fpga_Read+0x23c>)
 80005f2:	f002 ff6a 	bl	80034ca <HAL_GPIO_WritePin>

	data =  H<<7;
 80005f6:	7c3b      	ldrb	r3, [r7, #16]
 80005f8:	01db      	lsls	r3, r3, #7
 80005fa:	73fb      	strb	r3, [r7, #15]
	data += G<<6;
 80005fc:	7c7b      	ldrb	r3, [r7, #17]
 80005fe:	019b      	lsls	r3, r3, #6
 8000600:	b2da      	uxtb	r2, r3
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	4413      	add	r3, r2
 8000606:	73fb      	strb	r3, [r7, #15]
	data += F<<5;
 8000608:	7cbb      	ldrb	r3, [r7, #18]
 800060a:	015b      	lsls	r3, r3, #5
 800060c:	b2da      	uxtb	r2, r3
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	4413      	add	r3, r2
 8000612:	73fb      	strb	r3, [r7, #15]
	data += E<<4;
 8000614:	7cfb      	ldrb	r3, [r7, #19]
 8000616:	011b      	lsls	r3, r3, #4
 8000618:	b2da      	uxtb	r2, r3
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	4413      	add	r3, r2
 800061e:	73fb      	strb	r3, [r7, #15]
	data += D<<3;
 8000620:	7d3b      	ldrb	r3, [r7, #20]
 8000622:	00db      	lsls	r3, r3, #3
 8000624:	b2da      	uxtb	r2, r3
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	4413      	add	r3, r2
 800062a:	73fb      	strb	r3, [r7, #15]
	data += C<<2;
 800062c:	7d7b      	ldrb	r3, [r7, #21]
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	b2da      	uxtb	r2, r3
 8000632:	7bfb      	ldrb	r3, [r7, #15]
 8000634:	4413      	add	r3, r2
 8000636:	73fb      	strb	r3, [r7, #15]
	data += B<<1;
 8000638:	7dbb      	ldrb	r3, [r7, #22]
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	b2da      	uxtb	r2, r3
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	4413      	add	r3, r2
 8000642:	73fb      	strb	r3, [r7, #15]
	data += A;
 8000644:	7bfa      	ldrb	r2, [r7, #15]
 8000646:	7dfb      	ldrb	r3, [r7, #23]
 8000648:	4413      	add	r3, r2
 800064a:	73fb      	strb	r3, [r7, #15]

	return data;
 800064c:	7bfb      	ldrb	r3, [r7, #15]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3718      	adds	r7, #24
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000018c 	.word	0x2000018c
 800065c:	40011800 	.word	0x40011800
 8000660:	40010800 	.word	0x40010800
 8000664:	40011400 	.word	0x40011400
 8000668:	40010c00 	.word	0x40010c00

0800066c <Fpga_Write>:

void Fpga_Write(unsigned char addWrite,unsigned char Data)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]

	/*------------------------------数据，写时为输出---------------------------------*/

	GPIO_InitStruct.Pin = DATA1_Pin|DATA0_Pin|DATA2_Pin;
 800067c:	4b9e      	ldr	r3, [pc, #632]	@ (80008f8 <Fpga_Write+0x28c>)
 800067e:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000682:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	4b9c      	ldr	r3, [pc, #624]	@ (80008f8 <Fpga_Write+0x28c>)
 8000686:	2201      	movs	r2, #1
 8000688:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	4b9b      	ldr	r3, [pc, #620]	@ (80008f8 <Fpga_Write+0x28c>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000690:	4b99      	ldr	r3, [pc, #612]	@ (80008f8 <Fpga_Write+0x28c>)
 8000692:	2203      	movs	r2, #3
 8000694:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	4998      	ldr	r1, [pc, #608]	@ (80008f8 <Fpga_Write+0x28c>)
 8000698:	4898      	ldr	r0, [pc, #608]	@ (80008fc <Fpga_Write+0x290>)
 800069a:	f002 fd6b 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA3_Pin|DATA4_Pin;
 800069e:	4b96      	ldr	r3, [pc, #600]	@ (80008f8 <Fpga_Write+0x28c>)
 80006a0:	2248      	movs	r2, #72	@ 0x48
 80006a2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a4:	4b94      	ldr	r3, [pc, #592]	@ (80008f8 <Fpga_Write+0x28c>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	4b93      	ldr	r3, [pc, #588]	@ (80008f8 <Fpga_Write+0x28c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006b0:	4b91      	ldr	r3, [pc, #580]	@ (80008f8 <Fpga_Write+0x28c>)
 80006b2:	2203      	movs	r2, #3
 80006b4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006b6:	4990      	ldr	r1, [pc, #576]	@ (80008f8 <Fpga_Write+0x28c>)
 80006b8:	4891      	ldr	r0, [pc, #580]	@ (8000900 <Fpga_Write+0x294>)
 80006ba:	f002 fd5b 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA5_Pin|DATA6_Pin|DATA7_Pin;
 80006be:	4b8e      	ldr	r3, [pc, #568]	@ (80008f8 <Fpga_Write+0x28c>)
 80006c0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80006c4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	4b8c      	ldr	r3, [pc, #560]	@ (80008f8 <Fpga_Write+0x28c>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	4b8a      	ldr	r3, [pc, #552]	@ (80008f8 <Fpga_Write+0x28c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d2:	4b89      	ldr	r3, [pc, #548]	@ (80008f8 <Fpga_Write+0x28c>)
 80006d4:	2203      	movs	r2, #3
 80006d6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d8:	4987      	ldr	r1, [pc, #540]	@ (80008f8 <Fpga_Write+0x28c>)
 80006da:	488a      	ldr	r0, [pc, #552]	@ (8000904 <Fpga_Write+0x298>)
 80006dc:	f002 fd4a 	bl	8003174 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(MCU_WR_GPIO_Port,MCU_WR_Pin,GPIO_PIN_SET);			//写:WR拉高
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80006e6:	4885      	ldr	r0, [pc, #532]	@ (80008fc <Fpga_Write+0x290>)
 80006e8:	f002 feef 	bl	80034ca <HAL_GPIO_WritePin>

	/*----------------------4位地址--------------------------------*/
	if(addWrite & 0x08)
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	f003 0308 	and.w	r3, r3, #8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d005      	beq.n	8000702 <Fpga_Write+0x96>
		HAL_GPIO_WritePin(ADDR3_GPIO_Port,ADDR3_Pin,GPIO_PIN_SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	2120      	movs	r1, #32
 80006fa:	4883      	ldr	r0, [pc, #524]	@ (8000908 <Fpga_Write+0x29c>)
 80006fc:	f002 fee5 	bl	80034ca <HAL_GPIO_WritePin>
 8000700:	e004      	b.n	800070c <Fpga_Write+0xa0>
	else
		HAL_GPIO_WritePin(ADDR3_GPIO_Port,ADDR3_Pin,GPIO_PIN_RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	2120      	movs	r1, #32
 8000706:	4880      	ldr	r0, [pc, #512]	@ (8000908 <Fpga_Write+0x29c>)
 8000708:	f002 fedf 	bl	80034ca <HAL_GPIO_WritePin>

	if(addWrite & 0x04)
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	2b00      	cmp	r3, #0
 8000714:	d005      	beq.n	8000722 <Fpga_Write+0xb6>
		HAL_GPIO_WritePin(ADDR2_GPIO_Port,ADDR2_Pin,GPIO_PIN_SET);
 8000716:	2201      	movs	r2, #1
 8000718:	2110      	movs	r1, #16
 800071a:	487b      	ldr	r0, [pc, #492]	@ (8000908 <Fpga_Write+0x29c>)
 800071c:	f002 fed5 	bl	80034ca <HAL_GPIO_WritePin>
 8000720:	e004      	b.n	800072c <Fpga_Write+0xc0>
	else
		HAL_GPIO_WritePin(ADDR2_GPIO_Port,ADDR2_Pin,GPIO_PIN_RESET);		//例:addRead = d'6/b'0110,  ADDR3=0,ADDR2=1,ADDR1=1;ADDR0=0
 8000722:	2200      	movs	r2, #0
 8000724:	2110      	movs	r1, #16
 8000726:	4878      	ldr	r0, [pc, #480]	@ (8000908 <Fpga_Write+0x29c>)
 8000728:	f002 fecf 	bl	80034ca <HAL_GPIO_WritePin>

	if(addWrite & 0x02)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	2b00      	cmp	r3, #0
 8000734:	d005      	beq.n	8000742 <Fpga_Write+0xd6>
		HAL_GPIO_WritePin(ADDR1_GPIO_Port,ADDR1_Pin,GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2108      	movs	r1, #8
 800073a:	4873      	ldr	r0, [pc, #460]	@ (8000908 <Fpga_Write+0x29c>)
 800073c:	f002 fec5 	bl	80034ca <HAL_GPIO_WritePin>
 8000740:	e004      	b.n	800074c <Fpga_Write+0xe0>
	else
		HAL_GPIO_WritePin(ADDR1_GPIO_Port,ADDR1_Pin,GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2108      	movs	r1, #8
 8000746:	4870      	ldr	r0, [pc, #448]	@ (8000908 <Fpga_Write+0x29c>)
 8000748:	f002 febf 	bl	80034ca <HAL_GPIO_WritePin>

	if(addWrite & 0x01)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	2b00      	cmp	r3, #0
 8000754:	d005      	beq.n	8000762 <Fpga_Write+0xf6>
		HAL_GPIO_WritePin(ADDR0_GPIO_Port,ADDR0_Pin,GPIO_PIN_SET);
 8000756:	2201      	movs	r2, #1
 8000758:	2104      	movs	r1, #4
 800075a:	486b      	ldr	r0, [pc, #428]	@ (8000908 <Fpga_Write+0x29c>)
 800075c:	f002 feb5 	bl	80034ca <HAL_GPIO_WritePin>
 8000760:	e004      	b.n	800076c <Fpga_Write+0x100>
	else
		HAL_GPIO_WritePin(ADDR0_GPIO_Port,ADDR0_Pin,GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	2104      	movs	r1, #4
 8000766:	4868      	ldr	r0, [pc, #416]	@ (8000908 <Fpga_Write+0x29c>)
 8000768:	f002 feaf 	bl	80034ca <HAL_GPIO_WritePin>

	/*----------------------8位数据--------------------------------*/
	if(Data & 0x80)
 800076c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000770:	2b00      	cmp	r3, #0
 8000772:	da06      	bge.n	8000782 <Fpga_Write+0x116>
		HAL_GPIO_WritePin(DATA7_GPIO_Port,DATA7_Pin,GPIO_PIN_SET);
 8000774:	2201      	movs	r2, #1
 8000776:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800077a:	4862      	ldr	r0, [pc, #392]	@ (8000904 <Fpga_Write+0x298>)
 800077c:	f002 fea5 	bl	80034ca <HAL_GPIO_WritePin>
 8000780:	e005      	b.n	800078e <Fpga_Write+0x122>
	else
		HAL_GPIO_WritePin(DATA7_GPIO_Port,DATA7_Pin,GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000788:	485e      	ldr	r0, [pc, #376]	@ (8000904 <Fpga_Write+0x298>)
 800078a:	f002 fe9e 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x40)
 800078e:	79bb      	ldrb	r3, [r7, #6]
 8000790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000794:	2b00      	cmp	r3, #0
 8000796:	d006      	beq.n	80007a6 <Fpga_Write+0x13a>
		HAL_GPIO_WritePin(DATA6_GPIO_Port,DATA6_Pin,GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	4859      	ldr	r0, [pc, #356]	@ (8000904 <Fpga_Write+0x298>)
 80007a0:	f002 fe93 	bl	80034ca <HAL_GPIO_WritePin>
 80007a4:	e005      	b.n	80007b2 <Fpga_Write+0x146>
	else
		HAL_GPIO_WritePin(DATA6_GPIO_Port,DATA6_Pin,GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ac:	4855      	ldr	r0, [pc, #340]	@ (8000904 <Fpga_Write+0x298>)
 80007ae:	f002 fe8c 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x20)
 80007b2:	79bb      	ldrb	r3, [r7, #6]
 80007b4:	f003 0320 	and.w	r3, r3, #32
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d005      	beq.n	80007c8 <Fpga_Write+0x15c>
		HAL_GPIO_WritePin(DATA5_GPIO_Port,DATA5_Pin,GPIO_PIN_SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	2120      	movs	r1, #32
 80007c0:	4850      	ldr	r0, [pc, #320]	@ (8000904 <Fpga_Write+0x298>)
 80007c2:	f002 fe82 	bl	80034ca <HAL_GPIO_WritePin>
 80007c6:	e004      	b.n	80007d2 <Fpga_Write+0x166>
	else
		HAL_GPIO_WritePin(DATA5_GPIO_Port,DATA5_Pin,GPIO_PIN_RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2120      	movs	r1, #32
 80007cc:	484d      	ldr	r0, [pc, #308]	@ (8000904 <Fpga_Write+0x298>)
 80007ce:	f002 fe7c 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x10)
 80007d2:	79bb      	ldrb	r3, [r7, #6]
 80007d4:	f003 0310 	and.w	r3, r3, #16
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d005      	beq.n	80007e8 <Fpga_Write+0x17c>
		HAL_GPIO_WritePin(DATA4_GPIO_Port,DATA4_Pin,GPIO_PIN_SET);
 80007dc:	2201      	movs	r2, #1
 80007de:	2140      	movs	r1, #64	@ 0x40
 80007e0:	4847      	ldr	r0, [pc, #284]	@ (8000900 <Fpga_Write+0x294>)
 80007e2:	f002 fe72 	bl	80034ca <HAL_GPIO_WritePin>
 80007e6:	e004      	b.n	80007f2 <Fpga_Write+0x186>
	else
		HAL_GPIO_WritePin(DATA4_GPIO_Port,DATA4_Pin,GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2140      	movs	r1, #64	@ 0x40
 80007ec:	4844      	ldr	r0, [pc, #272]	@ (8000900 <Fpga_Write+0x294>)
 80007ee:	f002 fe6c 	bl	80034ca <HAL_GPIO_WritePin>



	if(Data & 0x08)
 80007f2:	79bb      	ldrb	r3, [r7, #6]
 80007f4:	f003 0308 	and.w	r3, r3, #8
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d005      	beq.n	8000808 <Fpga_Write+0x19c>
		HAL_GPIO_WritePin(DATA3_GPIO_Port,DATA3_Pin,GPIO_PIN_SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2108      	movs	r1, #8
 8000800:	483f      	ldr	r0, [pc, #252]	@ (8000900 <Fpga_Write+0x294>)
 8000802:	f002 fe62 	bl	80034ca <HAL_GPIO_WritePin>
 8000806:	e004      	b.n	8000812 <Fpga_Write+0x1a6>
	else
		HAL_GPIO_WritePin(DATA3_GPIO_Port,DATA3_Pin,GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2108      	movs	r1, #8
 800080c:	483c      	ldr	r0, [pc, #240]	@ (8000900 <Fpga_Write+0x294>)
 800080e:	f002 fe5c 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x04)
 8000812:	79bb      	ldrb	r3, [r7, #6]
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	2b00      	cmp	r3, #0
 800081a:	d005      	beq.n	8000828 <Fpga_Write+0x1bc>
		HAL_GPIO_WritePin(DATA2_GPIO_Port,DATA2_Pin,GPIO_PIN_SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2108      	movs	r1, #8
 8000820:	4836      	ldr	r0, [pc, #216]	@ (80008fc <Fpga_Write+0x290>)
 8000822:	f002 fe52 	bl	80034ca <HAL_GPIO_WritePin>
 8000826:	e004      	b.n	8000832 <Fpga_Write+0x1c6>
	else
		HAL_GPIO_WritePin(DATA2_GPIO_Port,DATA2_Pin,GPIO_PIN_RESET);
 8000828:	2200      	movs	r2, #0
 800082a:	2108      	movs	r1, #8
 800082c:	4833      	ldr	r0, [pc, #204]	@ (80008fc <Fpga_Write+0x290>)
 800082e:	f002 fe4c 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x02)
 8000832:	79bb      	ldrb	r3, [r7, #6]
 8000834:	f003 0302 	and.w	r3, r3, #2
 8000838:	2b00      	cmp	r3, #0
 800083a:	d005      	beq.n	8000848 <Fpga_Write+0x1dc>
		HAL_GPIO_WritePin(DATA1_GPIO_Port,DATA1_Pin,GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2104      	movs	r1, #4
 8000840:	482e      	ldr	r0, [pc, #184]	@ (80008fc <Fpga_Write+0x290>)
 8000842:	f002 fe42 	bl	80034ca <HAL_GPIO_WritePin>
 8000846:	e004      	b.n	8000852 <Fpga_Write+0x1e6>
	else
		HAL_GPIO_WritePin(DATA1_GPIO_Port,DATA1_Pin,GPIO_PIN_RESET);
 8000848:	2200      	movs	r2, #0
 800084a:	2104      	movs	r1, #4
 800084c:	482b      	ldr	r0, [pc, #172]	@ (80008fc <Fpga_Write+0x290>)
 800084e:	f002 fe3c 	bl	80034ca <HAL_GPIO_WritePin>

	if(Data & 0x01)
 8000852:	79bb      	ldrb	r3, [r7, #6]
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	2b00      	cmp	r3, #0
 800085a:	d006      	beq.n	800086a <Fpga_Write+0x1fe>
		HAL_GPIO_WritePin(DATA0_GPIO_Port,DATA0_Pin,GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000862:	4826      	ldr	r0, [pc, #152]	@ (80008fc <Fpga_Write+0x290>)
 8000864:	f002 fe31 	bl	80034ca <HAL_GPIO_WritePin>
 8000868:	e005      	b.n	8000876 <Fpga_Write+0x20a>
	else
		HAL_GPIO_WritePin(DATA0_GPIO_Port,DATA0_Pin,GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000870:	4822      	ldr	r0, [pc, #136]	@ (80008fc <Fpga_Write+0x290>)
 8000872:	f002 fe2a 	bl	80034ca <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MCU_CS_GPIO_Port,MCU_CS_Pin,GPIO_PIN_RESET);			//片选拉低
 8000876:	2200      	movs	r2, #0
 8000878:	2101      	movs	r1, #1
 800087a:	4823      	ldr	r0, [pc, #140]	@ (8000908 <Fpga_Write+0x29c>)
 800087c:	f002 fe25 	bl	80034ca <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(MCU_CS_GPIO_Port,MCU_CS_Pin,GPIO_PIN_SET);			//片选拉高
 8000880:	2201      	movs	r2, #1
 8000882:	2101      	movs	r1, #1
 8000884:	4820      	ldr	r0, [pc, #128]	@ (8000908 <Fpga_Write+0x29c>)
 8000886:	f002 fe20 	bl	80034ca <HAL_GPIO_WritePin>


	GPIO_InitStruct.Pin = DATA1_Pin|DATA0_Pin|DATA2_Pin;
 800088a:	4b1b      	ldr	r3, [pc, #108]	@ (80008f8 <Fpga_Write+0x28c>)
 800088c:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000890:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000892:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <Fpga_Write+0x28c>)
 8000894:	2200      	movs	r2, #0
 8000896:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <Fpga_Write+0x28c>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800089e:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <Fpga_Write+0x28c>)
 80008a0:	2203      	movs	r2, #3
 80008a2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a4:	4914      	ldr	r1, [pc, #80]	@ (80008f8 <Fpga_Write+0x28c>)
 80008a6:	4815      	ldr	r0, [pc, #84]	@ (80008fc <Fpga_Write+0x290>)
 80008a8:	f002 fc64 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA3_Pin|DATA4_Pin;
 80008ac:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <Fpga_Write+0x28c>)
 80008ae:	2248      	movs	r2, #72	@ 0x48
 80008b0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <Fpga_Write+0x28c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <Fpga_Write+0x28c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <Fpga_Write+0x28c>)
 80008c0:	2203      	movs	r2, #3
 80008c2:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c4:	490c      	ldr	r1, [pc, #48]	@ (80008f8 <Fpga_Write+0x28c>)
 80008c6:	480e      	ldr	r0, [pc, #56]	@ (8000900 <Fpga_Write+0x294>)
 80008c8:	f002 fc54 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DATA5_Pin|DATA6_Pin|DATA7_Pin;
 80008cc:	4b0a      	ldr	r3, [pc, #40]	@ (80008f8 <Fpga_Write+0x28c>)
 80008ce:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80008d2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <Fpga_Write+0x28c>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <Fpga_Write+0x28c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <Fpga_Write+0x28c>)
 80008e2:	2203      	movs	r2, #3
 80008e4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	4904      	ldr	r1, [pc, #16]	@ (80008f8 <Fpga_Write+0x28c>)
 80008e8:	4806      	ldr	r0, [pc, #24]	@ (8000904 <Fpga_Write+0x298>)
 80008ea:	f002 fc43 	bl	8003174 <HAL_GPIO_Init>
}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	2000018c 	.word	0x2000018c
 80008fc:	40010800 	.word	0x40010800
 8000900:	40011400 	.word	0x40011400
 8000904:	40010c00 	.word	0x40010c00
 8000908:	40011800 	.word	0x40011800

0800090c <Write_Fir_Parameter>:

#define Filter_Order 		255

void Write_Fir_Parameter(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
    unsigned short i,j,t,d;
	unsigned char init_cn;
	unsigned char sum1,sum2;

    Fpga_Write(7,Filter_Order >> 8);
 8000912:	2100      	movs	r1, #0
 8000914:	2007      	movs	r0, #7
 8000916:	f7ff fea9 	bl	800066c <Fpga_Write>
    Fpga_Write(8,(Filter_Order & 0x00FF));
 800091a:	21ff      	movs	r1, #255	@ 0xff
 800091c:	2008      	movs	r0, #8
 800091e:	f7ff fea5 	bl	800066c <Fpga_Write>

	init_cn = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	727b      	strb	r3, [r7, #9]
	while(init_cn < 10)
 8000926:	e0a1      	b.n	8000a6c <Write_Fir_Parameter+0x160>
	{
		sum1 = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	723b      	strb	r3, [r7, #8]
		sum2 = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	71fb      	strb	r3, [r7, #7]

		t = 0x80;
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	817b      	strh	r3, [r7, #10]
		for(i=0; i<Filter_Order;)
 8000934:	2300      	movs	r3, #0
 8000936:	81fb      	strh	r3, [r7, #14]
 8000938:	e04d      	b.n	80009d6 <Write_Fir_Parameter+0xca>
		{
			for(j=0; j<32; j++,i++)
 800093a:	2300      	movs	r3, #0
 800093c:	81bb      	strh	r3, [r7, #12]
 800093e:	e044      	b.n	80009ca <Write_Fir_Parameter+0xbe>
			{
				if(i < Filter_Order)
 8000940:	89fb      	ldrh	r3, [r7, #14]
 8000942:	2bfe      	cmp	r3, #254	@ 0xfe
 8000944:	d827      	bhi.n	8000996 <Write_Fir_Parameter+0x8a>
				{
					Fpga_Write(0x09,j);
 8000946:	89bb      	ldrh	r3, [r7, #12]
 8000948:	b2db      	uxtb	r3, r3
 800094a:	4619      	mov	r1, r3
 800094c:	2009      	movs	r0, #9
 800094e:	f7ff fe8d 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0A,FIR_Parameter[i] >> 8);
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	4a4a      	ldr	r2, [pc, #296]	@ (8000a80 <Write_Fir_Parameter+0x174>)
 8000956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095a:	121b      	asrs	r3, r3, #8
 800095c:	b2db      	uxtb	r3, r3
 800095e:	4619      	mov	r1, r3
 8000960:	200a      	movs	r0, #10
 8000962:	f7ff fe83 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0B,FIR_Parameter[i]);
 8000966:	89fb      	ldrh	r3, [r7, #14]
 8000968:	4a45      	ldr	r2, [pc, #276]	@ (8000a80 <Write_Fir_Parameter+0x174>)
 800096a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	4619      	mov	r1, r3
 8000972:	200b      	movs	r0, #11
 8000974:	f7ff fe7a 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0C,t);		//Fir_Parameter_Ram_WR(MSB),Fir_Parameter_Ram_sel
 8000978:	897b      	ldrh	r3, [r7, #10]
 800097a:	b2db      	uxtb	r3, r3
 800097c:	4619      	mov	r1, r3
 800097e:	200c      	movs	r0, #12
 8000980:	f7ff fe74 	bl	800066c <Fpga_Write>
					sum1 += FIR_Parameter[i];
 8000984:	89fb      	ldrh	r3, [r7, #14]
 8000986:	4a3e      	ldr	r2, [pc, #248]	@ (8000a80 <Write_Fir_Parameter+0x174>)
 8000988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800098c:	b2da      	uxtb	r2, r3
 800098e:	7a3b      	ldrb	r3, [r7, #8]
 8000990:	4413      	add	r3, r2
 8000992:	723b      	strb	r3, [r7, #8]
 8000994:	e013      	b.n	80009be <Write_Fir_Parameter+0xb2>
				}
				else
				{
					Fpga_Write(0x09,j);
 8000996:	89bb      	ldrh	r3, [r7, #12]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	4619      	mov	r1, r3
 800099c:	2009      	movs	r0, #9
 800099e:	f7ff fe65 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0A,0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	200a      	movs	r0, #10
 80009a6:	f7ff fe61 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0B,0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	200b      	movs	r0, #11
 80009ae:	f7ff fe5d 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0C,t);		//Fir_Parameter_Ram_WR(MSB),Fir_Parameter_Ram_sel
 80009b2:	897b      	ldrh	r3, [r7, #10]
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	4619      	mov	r1, r3
 80009b8:	200c      	movs	r0, #12
 80009ba:	f7ff fe57 	bl	800066c <Fpga_Write>
			for(j=0; j<32; j++,i++)
 80009be:	89bb      	ldrh	r3, [r7, #12]
 80009c0:	3301      	adds	r3, #1
 80009c2:	81bb      	strh	r3, [r7, #12]
 80009c4:	89fb      	ldrh	r3, [r7, #14]
 80009c6:	3301      	adds	r3, #1
 80009c8:	81fb      	strh	r3, [r7, #14]
 80009ca:	89bb      	ldrh	r3, [r7, #12]
 80009cc:	2b1f      	cmp	r3, #31
 80009ce:	d9b7      	bls.n	8000940 <Write_Fir_Parameter+0x34>
				}
			}
			t++;
 80009d0:	897b      	ldrh	r3, [r7, #10]
 80009d2:	3301      	adds	r3, #1
 80009d4:	817b      	strh	r3, [r7, #10]
		for(i=0; i<Filter_Order;)
 80009d6:	89fb      	ldrh	r3, [r7, #14]
 80009d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80009da:	d9ae      	bls.n	800093a <Write_Fir_Parameter+0x2e>
		}

		t = 0x00;
 80009dc:	2300      	movs	r3, #0
 80009de:	817b      	strh	r3, [r7, #10]
		for(i=0; i<Filter_Order;)
 80009e0:	2300      	movs	r3, #0
 80009e2:	81fb      	strh	r3, [r7, #14]
 80009e4:	e035      	b.n	8000a52 <Write_Fir_Parameter+0x146>
		{
			for(j=0; j<32; j++,i++)
 80009e6:	2300      	movs	r3, #0
 80009e8:	81bb      	strh	r3, [r7, #12]
 80009ea:	e02c      	b.n	8000a46 <Write_Fir_Parameter+0x13a>
			{
				if(i < Filter_Order)
 80009ec:	89fb      	ldrh	r3, [r7, #14]
 80009ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80009f0:	d821      	bhi.n	8000a36 <Write_Fir_Parameter+0x12a>
				{
					Fpga_Write(0x09,j);
 80009f2:	89bb      	ldrh	r3, [r7, #12]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	4619      	mov	r1, r3
 80009f8:	2009      	movs	r0, #9
 80009fa:	f7ff fe37 	bl	800066c <Fpga_Write>
					Fpga_Write(0x0C,t);		//Fir_Parameter_Ram_WR(MSB),Fir_Parameter_Ram_sel
 80009fe:	897b      	ldrh	r3, [r7, #10]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4619      	mov	r1, r3
 8000a04:	200c      	movs	r0, #12
 8000a06:	f7ff fe31 	bl	800066c <Fpga_Write>
					d = Fpga_Read(0x0A);
 8000a0a:	200a      	movs	r0, #10
 8000a0c:	f7ff fd08 	bl	8000420 <Fpga_Read>
 8000a10:	4603      	mov	r3, r0
 8000a12:	80bb      	strh	r3, [r7, #4]
					d = d << 8;
 8000a14:	88bb      	ldrh	r3, [r7, #4]
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	80bb      	strh	r3, [r7, #4]
					d |= Fpga_Read(0x0B);
 8000a1a:	200b      	movs	r0, #11
 8000a1c:	f7ff fd00 	bl	8000420 <Fpga_Read>
 8000a20:	4603      	mov	r3, r0
 8000a22:	461a      	mov	r2, r3
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	80bb      	strh	r3, [r7, #4]
					sum2 += d;
 8000a2a:	88bb      	ldrh	r3, [r7, #4]
 8000a2c:	b2da      	uxtb	r2, r3
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	4413      	add	r3, r2
 8000a32:	71fb      	strb	r3, [r7, #7]
 8000a34:	e001      	b.n	8000a3a <Write_Fir_Parameter+0x12e>
				}
				else
				{
					d = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	80bb      	strh	r3, [r7, #4]
			for(j=0; j<32; j++,i++)
 8000a3a:	89bb      	ldrh	r3, [r7, #12]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	81bb      	strh	r3, [r7, #12]
 8000a40:	89fb      	ldrh	r3, [r7, #14]
 8000a42:	3301      	adds	r3, #1
 8000a44:	81fb      	strh	r3, [r7, #14]
 8000a46:	89bb      	ldrh	r3, [r7, #12]
 8000a48:	2b1f      	cmp	r3, #31
 8000a4a:	d9cf      	bls.n	80009ec <Write_Fir_Parameter+0xe0>
				}
			}
			t++;
 8000a4c:	897b      	ldrh	r3, [r7, #10]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	817b      	strh	r3, [r7, #10]
		for(i=0; i<Filter_Order;)
 8000a52:	89fb      	ldrh	r3, [r7, #14]
 8000a54:	2bfe      	cmp	r3, #254	@ 0xfe
 8000a56:	d9c6      	bls.n	80009e6 <Write_Fir_Parameter+0xda>
		}

		if(sum1 != sum2)
 8000a58:	7a3a      	ldrb	r2, [r7, #8]
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d003      	beq.n	8000a68 <Write_Fir_Parameter+0x15c>
			init_cn++;
 8000a60:	7a7b      	ldrb	r3, [r7, #9]
 8000a62:	3301      	adds	r3, #1
 8000a64:	727b      	strb	r3, [r7, #9]
 8000a66:	e001      	b.n	8000a6c <Write_Fir_Parameter+0x160>
		else
			init_cn = 10;
 8000a68:	230a      	movs	r3, #10
 8000a6a:	727b      	strb	r3, [r7, #9]
	while(init_cn < 10)
 8000a6c:	7a7b      	ldrb	r3, [r7, #9]
 8000a6e:	2b09      	cmp	r3, #9
 8000a70:	f67f af5a 	bls.w	8000928 <Write_Fir_Parameter+0x1c>
//	ComSendChar(COM1,(sum2 >> 8));
//	ComSendChar(COM1,sum2);
//
//	ComSendChar(COM1,init_cn);

}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	08005d10 	.word	0x08005d10

08000a84 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08a      	sub	sp, #40	@ 0x28
 8000a88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0318 	add.w	r3, r7, #24
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a98:	4b54      	ldr	r3, [pc, #336]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a53      	ldr	r2, [pc, #332]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b51      	ldr	r3, [pc, #324]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aac:	617b      	str	r3, [r7, #20]
 8000aae:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab0:	4b4e      	ldr	r3, [pc, #312]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a4d      	ldr	r2, [pc, #308]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ab6:	f043 0304 	orr.w	r3, r3, #4
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b4b      	ldr	r3, [pc, #300]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0304 	and.w	r3, r3, #4
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac8:	4b48      	ldr	r3, [pc, #288]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a47      	ldr	r2, [pc, #284]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ace:	f043 0310 	orr.w	r3, r3, #16
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b45      	ldr	r3, [pc, #276]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0310 	and.w	r3, r3, #16
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae0:	4b42      	ldr	r3, [pc, #264]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a41      	ldr	r2, [pc, #260]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000ae6:	f043 0320 	orr.w	r3, r3, #32
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b3f      	ldr	r3, [pc, #252]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0320 	and.w	r3, r3, #32
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af8:	4b3c      	ldr	r3, [pc, #240]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000afa:	699b      	ldr	r3, [r3, #24]
 8000afc:	4a3b      	ldr	r2, [pc, #236]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000afe:	f043 0308 	orr.w	r3, r3, #8
 8000b02:	6193      	str	r3, [r2, #24]
 8000b04:	4b39      	ldr	r3, [pc, #228]	@ (8000bec <MX_GPIO_Init+0x168>)
 8000b06:	699b      	ldr	r3, [r3, #24]
 8000b08:	f003 0308 	and.w	r3, r3, #8
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADDR0_Pin|ADDR1_Pin|ADDR2_Pin|ADDR3_Pin
 8000b10:	2200      	movs	r2, #0
 8000b12:	213d      	movs	r1, #61	@ 0x3d
 8000b14:	4836      	ldr	r0, [pc, #216]	@ (8000bf0 <MX_GPIO_Init+0x16c>)
 8000b16:	f002 fcd8 	bl	80034ca <HAL_GPIO_WritePin>
                          |MCU_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DATA1_Pin|MCU_WR_Pin|DATA0_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f641 0104 	movw	r1, #6148	@ 0x1804
 8000b20:	4834      	ldr	r0, [pc, #208]	@ (8000bf4 <MX_GPIO_Init+0x170>)
 8000b22:	f002 fcd2 	bl	80034ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DATA2_GPIO_Port, DATA2_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2108      	movs	r1, #8
 8000b2a:	4832      	ldr	r0, [pc, #200]	@ (8000bf4 <MX_GPIO_Init+0x170>)
 8000b2c:	f002 fccd 	bl	80034ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DATA3_Pin|DATA4_Pin, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2148      	movs	r1, #72	@ 0x48
 8000b34:	4830      	ldr	r0, [pc, #192]	@ (8000bf8 <MX_GPIO_Init+0x174>)
 8000b36:	f002 fcc8 	bl	80034ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DATA5_Pin|DATA6_Pin|DATA7_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8000b40:	482e      	ldr	r0, [pc, #184]	@ (8000bfc <MX_GPIO_Init+0x178>)
 8000b42:	f002 fcc2 	bl	80034ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
	GPIO_InitStruct.Pin = ADDR0_Pin|ADDR1_Pin|ADDR2_Pin|ADDR3_Pin
 8000b46:	233d      	movs	r3, #61	@ 0x3d
 8000b48:	61bb      	str	r3, [r7, #24]
						  |MCU_CS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b52:	2303      	movs	r3, #3
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b56:	f107 0318 	add.w	r3, r7, #24
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4824      	ldr	r0, [pc, #144]	@ (8000bf0 <MX_GPIO_Init+0x16c>)
 8000b5e:	f002 fb09 	bl	8003174 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = MCU_WR_Pin;
 8000b62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000b66:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b74:	f107 0318 	add.w	r3, r7, #24
 8000b78:	4619      	mov	r1, r3
 8000b7a:	481e      	ldr	r0, [pc, #120]	@ (8000bf4 <MX_GPIO_Init+0x170>)
 8000b7c:	f002 fafa 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DATA1_Pin|MCU_WR_Pin|DATA0_Pin|DATA2_Pin;
 8000b80:	f641 030c 	movw	r3, #6156	@ 0x180c
 8000b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b86:	2301      	movs	r3, #1
 8000b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 0318 	add.w	r3, r7, #24
 8000b96:	4619      	mov	r1, r3
 8000b98:	4816      	ldr	r0, [pc, #88]	@ (8000bf4 <MX_GPIO_Init+0x170>)
 8000b9a:	f002 faeb 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DATA3_Pin|DATA4_Pin;
 8000b9e:	2348      	movs	r3, #72	@ 0x48
 8000ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bae:	f107 0318 	add.w	r3, r7, #24
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4810      	ldr	r0, [pc, #64]	@ (8000bf8 <MX_GPIO_Init+0x174>)
 8000bb6:	f002 fadd 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DATA5_Pin|DATA6_Pin|DATA7_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000bba:	f247 3320 	movw	r3, #29472	@ 0x7320
 8000bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0318 	add.w	r3, r7, #24
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480a      	ldr	r0, [pc, #40]	@ (8000bfc <MX_GPIO_Init+0x178>)
 8000bd4:	f002 face 	bl	8003174 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(GPIOE,MCU_CS_Pin,GPIO_PIN_SET);//fpga片选拉高
 8000bd8:	2201      	movs	r2, #1
 8000bda:	2101      	movs	r1, #1
 8000bdc:	4804      	ldr	r0, [pc, #16]	@ (8000bf0 <MX_GPIO_Init+0x16c>)
 8000bde:	f002 fc74 	bl	80034ca <HAL_GPIO_WritePin>

}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	@ 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	40011800 	.word	0x40011800
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	40011400 	.word	0x40011400
 8000bfc:	40010c00 	.word	0x40010c00

08000c00 <init>:
 *      Author: 16194
 */
#include "main.h"

void init (void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	SystemClock_Config();			//时钟配置
 8000c04:	f000 f816 	bl	8000c34 <SystemClock_Config>

	HAL_Init();						//HAL库初始化
 8000c08:	f001 fcc0 	bl	800258c <HAL_Init>
	MX_GPIO_Init();					//GPIO初始化
 8000c0c:	f7ff ff3a 	bl	8000a84 <MX_GPIO_Init>
	TIM_init();						//定时器初始化
 8000c10:	f000 fa96 	bl	8001140 <TIM_init>
	usart_init();					//串口初始化
 8000c14:	f000 fb2c 	bl	8001270 <usart_init>
	FPGA_init();					//FPGA初始化
 8000c18:	f7ff fbd6 	bl	80003c8 <FPGA_init>
	MX_IWDG_Init();					//独立看门狗初始化
 8000c1c:	f000 f850 	bl	8000cc0 <MX_IWDG_Init>

	SEGGER_RTT_Init();				//SEGGERRTT初始化
 8000c20:	f001 fcae 	bl	8002580 <SEGGER_RTT_Init>

	PRINT_LOG("initover\n\r");
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <init+0x30>)
 8000c26:	f000 f8ec 	bl	8000e02 <PRINT_LOG>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	08005c90 	.word	0x08005c90

08000c34 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b090      	sub	sp, #64	@ 0x40
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0318 	add.w	r3, r7, #24
 8000c3e:	2228      	movs	r2, #40	@ 0x28
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f004 fb88 	bl	8005358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c64:	2301      	movs	r3, #1
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c72:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c78:	f107 0318 	add.w	r3, r7, #24
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f002 fca9 	bl	80035d4 <HAL_RCC_OscConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c88:	f000 f8f6 	bl	8000e78 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c90:	2302      	movs	r3, #2
 8000c92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	2102      	movs	r1, #2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f002 ff16 	bl	8003ad8 <HAL_RCC_ClockConfig>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cb2:	f000 f8e1 	bl	8000e78 <Error_Handler>
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3740      	adds	r7, #64	@ 0x40
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <MX_IWDG_Init>:

IWDG_HandleTypeDef iwdg;
void MX_IWDG_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	iwdg.Instance = IWDG;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	@ (8000cec <MX_IWDG_Init+0x2c>)
 8000cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf0 <MX_IWDG_Init+0x30>)
 8000cc8:	601a      	str	r2, [r3, #0]
	iwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <MX_IWDG_Init+0x2c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
	iwdg.Init.Reload = 5000;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <MX_IWDG_Init+0x2c>)
 8000cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cd6:	609a      	str	r2, [r3, #8]
	if(HAL_IWDG_Init(&iwdg) != HAL_OK)
 8000cd8:	4804      	ldr	r0, [pc, #16]	@ (8000cec <MX_IWDG_Init+0x2c>)
 8000cda:	f002 fc27 	bl	800352c <HAL_IWDG_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_IWDG_Init+0x28>
	{
		Error_Handler();
 8000ce4:	f000 f8c8 	bl	8000e78 <Error_Handler>
	}
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200001a0 	.word	0x200001a0
 8000cf0:	40003000 	.word	0x40003000

08000cf4 <IWDG_FEED_DOG>:

void IWDG_FEED_DOG(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&iwdg);	//410ms内清掉看门狗
 8000cf8:	4802      	ldr	r0, [pc, #8]	@ (8000d04 <IWDG_FEED_DOG+0x10>)
 8000cfa:	f002 fc5b 	bl	80035b4 <HAL_IWDG_Refresh>
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200001a0 	.word	0x200001a0

08000d08 <Checksum_Reverse>:

/****************************************************************/
/*-----------------ETH下发数据校验和计算函数------------------------*/
unsigned short Checksum_Reverse(unsigned char * p,unsigned short _len)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b0b6      	sub	sp, #216	@ 0xd8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	807b      	strh	r3, [r7, #2]
	uint16_t sum = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
	uint16_t i,y;
	uint16_t Buf[100] = {0};
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	22c8      	movs	r2, #200	@ 0xc8
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f004 fb18 	bl	8005358 <memset>
	for(i=0;i<(_len/2);i++)
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
 8000d2e:	e01e      	b.n	8000d6e <Checksum_Reverse+0x66>
	{
		Buf[i] = (p[2*i+1] << 8) + p[2*i];
 8000d30:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	3301      	adds	r3, #1
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4619      	mov	r1, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	440b      	add	r3, r1
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8000d56:	440a      	add	r2, r1
 8000d58:	b292      	uxth	r2, r2
 8000d5a:	005b      	lsls	r3, r3, #1
 8000d5c:	33d8      	adds	r3, #216	@ 0xd8
 8000d5e:	443b      	add	r3, r7
 8000d60:	f823 2cd0 	strh.w	r2, [r3, #-208]
	for(i=0;i<(_len/2);i++)
 8000d64:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	@ 0xd4
 8000d68:	3301      	adds	r3, #1
 8000d6a:	f8a7 30d4 	strh.w	r3, [r7, #212]	@ 0xd4
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	085b      	lsrs	r3, r3, #1
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	f8b7 20d4 	ldrh.w	r2, [r7, #212]	@ 0xd4
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d3d9      	bcc.n	8000d30 <Checksum_Reverse+0x28>
	}
	for(y=0;y<(_len/2);y++)
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 8000d82:	e010      	b.n	8000da6 <Checksum_Reverse+0x9e>
	{
		sum += Buf[y];
 8000d84:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	33d8      	adds	r3, #216	@ 0xd8
 8000d8c:	443b      	add	r3, r7
 8000d8e:	f833 2cd0 	ldrh.w	r2, [r3, #-208]
 8000d92:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
 8000d96:	4413      	add	r3, r2
 8000d98:	f8a7 30d6 	strh.w	r3, [r7, #214]	@ 0xd6
	for(y=0;y<(_len/2);y++)
 8000d9c:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	@ 0xd2
 8000da0:	3301      	adds	r3, #1
 8000da2:	f8a7 30d2 	strh.w	r3, [r7, #210]	@ 0xd2
 8000da6:	887b      	ldrh	r3, [r7, #2]
 8000da8:	085b      	lsrs	r3, r3, #1
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	@ 0xd2
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d3e7      	bcc.n	8000d84 <Checksum_Reverse+0x7c>
	}
	return sum;
 8000db4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	@ 0xd6
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	37d8      	adds	r7, #216	@ 0xd8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <Checksum_sum>:

/*---------------------------校验和计算函数------------------------*/
unsigned short Checksum_sum(unsigned char * p,unsigned short _len)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	807b      	strh	r3, [r7, #2]
	uint16_t sum = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	81fb      	strh	r3, [r7, #14]
	for(unsigned char i=0;i<_len;i++)
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	737b      	strb	r3, [r7, #13]
 8000dd4:	e00a      	b.n	8000dec <Checksum_sum+0x2c>
	{
		sum += p[i];
 8000dd6:	7b7b      	ldrb	r3, [r7, #13]
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	461a      	mov	r2, r3
 8000de0:	89fb      	ldrh	r3, [r7, #14]
 8000de2:	4413      	add	r3, r2
 8000de4:	81fb      	strh	r3, [r7, #14]
	for(unsigned char i=0;i<_len;i++)
 8000de6:	7b7b      	ldrb	r3, [r7, #13]
 8000de8:	3301      	adds	r3, #1
 8000dea:	737b      	strb	r3, [r7, #13]
 8000dec:	7b7b      	ldrb	r3, [r7, #13]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	887a      	ldrh	r2, [r7, #2]
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d8ef      	bhi.n	8000dd6 <Checksum_sum+0x16>
	}
	return sum;
 8000df6:	89fb      	ldrh	r3, [r7, #14]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr

08000e02 <PRINT_LOG>:

int PRINT_LOG(const char *fmt,...)
{	int n;
 8000e02:	b40f      	push	{r0, r1, r2, r3}
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0c2      	sub	sp, #264	@ 0x108
 8000e08:	af00      	add	r7, sp, #0
	char aBuffer[256];
	va_list args;
	va_start(args,fmt);
 8000e0a:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000e0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000e16:	601a      	str	r2, [r3, #0]
	n = vsnprintf(aBuffer, sizeof(aBuffer), fmt, args);
 8000e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000e20:	1d38      	adds	r0, r7, #4
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000e28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e2c:	f004 fa86 	bl	800533c <vsniprintf>
 8000e30:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
	if (n > (int)sizeof(aBuffer))
 8000e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e3c:	dd07      	ble.n	8000e4e <PRINT_LOG+0x4c>
	{
		SEGGER_RTT_Write(0, aBuffer, sizeof(aBuffer));
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e44:	4619      	mov	r1, r3
 8000e46:	2000      	movs	r0, #0
 8000e48:	f001 fb76 	bl	8002538 <SEGGER_RTT_Write>
 8000e4c:	e00a      	b.n	8000e64 <PRINT_LOG+0x62>
	}
	else if(n > 0)
 8000e4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	dd06      	ble.n	8000e64 <PRINT_LOG+0x62>
	{
		SEGGER_RTT_Write(0, aBuffer, n);
 8000e56:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f001 fb6a 	bl	8002538 <SEGGER_RTT_Write>
	}
	va_end(args);
	return n;
 8000e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e74:	b004      	add	sp, #16
 8000e76:	4770      	bx	lr

08000e78 <Error_Handler>:

void Error_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7c:	b672      	cpsid	i
}
 8000e7e:	bf00      	nop
  __disable_irq();
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <Error_Handler+0x8>

08000e84 <ETH_CMDPOLL>:
unsigned char resendtpe;

_Bool TOOLCONTRALCMD = false;

void ETH_CMDPOLL(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	if(ETHdataoverflag == 1)
 8000e8a:	4b65      	ldr	r3, [pc, #404]	@ (8001020 <ETH_CMDPOLL+0x19c>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	f040 808b 	bne.w	8000faa <ETH_CMDPOLL+0x126>
	{
		Resetstate(ETHCMD);
 8000e94:	2001      	movs	r0, #1
 8000e96:	f001 f97b 	bl	8002190 <Resetstate>

		switch(Workmode)
 8000e9a:	4b62      	ldr	r3, [pc, #392]	@ (8001024 <ETH_CMDPOLL+0x1a0>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	d078      	beq.n	8000f94 <ETH_CMDPOLL+0x110>
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	f300 8081 	bgt.w	8000faa <ETH_CMDPOLL+0x126>
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d002      	beq.n	8000eb2 <ETH_CMDPOLL+0x2e>
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d053      	beq.n	8000f58 <ETH_CMDPOLL+0xd4>
 8000eb0:	e07b      	b.n	8000faa <ETH_CMDPOLL+0x126>
		{
			case SERVICETABLE:								//服务表激活
					ToolID = ETHbodybuf[0];
 8000eb2:	4b5d      	ldr	r3, [pc, #372]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000eb4:	781a      	ldrb	r2, [r3, #0]
 8000eb6:	4b5d      	ldr	r3, [pc, #372]	@ (800102c <ETH_CMDPOLL+0x1a8>)
 8000eb8:	701a      	strb	r2, [r3, #0]
					Subsetnumber = ETHbodybuf[1];
 8000eba:	4b5b      	ldr	r3, [pc, #364]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ebc:	785a      	ldrb	r2, [r3, #1]
 8000ebe:	4b5c      	ldr	r3, [pc, #368]	@ (8001030 <ETH_CMDPOLL+0x1ac>)
 8000ec0:	701a      	strb	r2, [r3, #0]
					Tool_Datalen = (ETHbodybuf[2] << 8) + ETHbodybuf[3];
 8000ec2:	4b59      	ldr	r3, [pc, #356]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ec4:	789b      	ldrb	r3, [r3, #2]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	4a57      	ldr	r2, [pc, #348]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ecc:	78d2      	ldrb	r2, [r2, #3]
 8000ece:	4413      	add	r3, r2
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	4b58      	ldr	r3, [pc, #352]	@ (8001034 <ETH_CMDPOLL+0x1b0>)
 8000ed4:	801a      	strh	r2, [r3, #0]
					Sampleperiod = (ETHbodybuf[4] << 8) + ETHbodybuf[5];
 8000ed6:	4b54      	ldr	r3, [pc, #336]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ed8:	791b      	ldrb	r3, [r3, #4]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	4a52      	ldr	r2, [pc, #328]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ee0:	7952      	ldrb	r2, [r2, #5]
 8000ee2:	4413      	add	r3, r2
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	4b54      	ldr	r3, [pc, #336]	@ (8001038 <ETH_CMDPOLL+0x1b4>)
 8000ee8:	801a      	strh	r2, [r3, #0]
					Delaytime = (ETHbodybuf[6] << 8) + ETHbodybuf[7];
 8000eea:	4b4f      	ldr	r3, [pc, #316]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000eec:	799b      	ldrb	r3, [r3, #6]
 8000eee:	021b      	lsls	r3, r3, #8
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	4a4d      	ldr	r2, [pc, #308]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000ef4:	79d2      	ldrb	r2, [r2, #7]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	4b50      	ldr	r3, [pc, #320]	@ (800103c <ETH_CMDPOLL+0x1b8>)
 8000efc:	801a      	strh	r2, [r3, #0]
					Teleset = (ETHbodybuf[8] << 8) + ETHbodybuf[9];
 8000efe:	4b4a      	ldr	r3, [pc, #296]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000f00:	7a5a      	ldrb	r2, [r3, #9]
 8000f02:	4b4f      	ldr	r3, [pc, #316]	@ (8001040 <ETH_CMDPOLL+0x1bc>)
 8000f04:	701a      	strb	r2, [r3, #0]
					Data_reserve = (ETHbodybuf[10] << 8) + ETHbodybuf[11];		//各参数暂存
 8000f06:	4b48      	ldr	r3, [pc, #288]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000f08:	7ada      	ldrb	r2, [r3, #11]
 8000f0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001044 <ETH_CMDPOLL+0x1c0>)
 8000f0c:	701a      	strb	r2, [r3, #0]

					PRINT_LOG("CMD is SERVICETABLE\n\r");
 8000f0e:	484e      	ldr	r0, [pc, #312]	@ (8001048 <ETH_CMDPOLL+0x1c4>)
 8000f10:	f7ff ff77 	bl	8000e02 <PRINT_LOG>
					Sertableactlen = ETHdatalen;
 8000f14:	4b4d      	ldr	r3, [pc, #308]	@ (800104c <ETH_CMDPOLL+0x1c8>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	4b4d      	ldr	r3, [pc, #308]	@ (8001050 <ETH_CMDPOLL+0x1cc>)
 8000f1c:	801a      	strh	r2, [r3, #0]

					for(unsigned char i=0;i<Sertableactlen;i++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	71fb      	strb	r3, [r7, #7]
 8000f22:	e008      	b.n	8000f36 <ETH_CMDPOLL+0xb2>
					{
						Sertableactbuf[i] = ETHbodybuf[i];
 8000f24:	79fa      	ldrb	r2, [r7, #7]
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	493f      	ldr	r1, [pc, #252]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000f2a:	5c89      	ldrb	r1, [r1, r2]
 8000f2c:	4a49      	ldr	r2, [pc, #292]	@ (8001054 <ETH_CMDPOLL+0x1d0>)
 8000f2e:	54d1      	strb	r1, [r2, r3]
					for(unsigned char i=0;i<Sertableactlen;i++)
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	3301      	adds	r3, #1
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	4b45      	ldr	r3, [pc, #276]	@ (8001050 <ETH_CMDPOLL+0x1cc>)
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d3f0      	bcc.n	8000f24 <ETH_CMDPOLL+0xa0>
					}

					Sertableactflag = 1;
 8000f42:	4b45      	ldr	r3, [pc, #276]	@ (8001058 <ETH_CMDPOLL+0x1d4>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	701a      	strb	r2, [r3, #0]
					isdowndcmdreport = Sampleperiod;
 8000f48:	4b3b      	ldr	r3, [pc, #236]	@ (8001038 <ETH_CMDPOLL+0x1b4>)
 8000f4a:	881a      	ldrh	r2, [r3, #0]
 8000f4c:	4b43      	ldr	r3, [pc, #268]	@ (800105c <ETH_CMDPOLL+0x1d8>)
 8000f4e:	801a      	strh	r2, [r3, #0]
					Downdatatimeoutnum = 0;
 8000f50:	4b43      	ldr	r3, [pc, #268]	@ (8001060 <ETH_CMDPOLL+0x1dc>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	801a      	strh	r2, [r3, #0]
			break;
 8000f56:	e028      	b.n	8000faa <ETH_CMDPOLL+0x126>
			case CONTRALCMD:								//控制命令

					Contralcmdlen = ETHdatalen;
 8000f58:	4b3c      	ldr	r3, [pc, #240]	@ (800104c <ETH_CMDPOLL+0x1c8>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b41      	ldr	r3, [pc, #260]	@ (8001064 <ETH_CMDPOLL+0x1e0>)
 8000f60:	801a      	strh	r2, [r3, #0]
					PRINT_LOG("CMD is TOOLCONTRALCMD\n\r");
 8000f62:	4841      	ldr	r0, [pc, #260]	@ (8001068 <ETH_CMDPOLL+0x1e4>)
 8000f64:	f7ff ff4d 	bl	8000e02 <PRINT_LOG>

					for(unsigned char i=0;i<Contralcmdlen;i++)
 8000f68:	2300      	movs	r3, #0
 8000f6a:	71bb      	strb	r3, [r7, #6]
 8000f6c:	e008      	b.n	8000f80 <ETH_CMDPOLL+0xfc>
					{
						Contralcmdbuf[i] = ETHbodybuf[i];
 8000f6e:	79ba      	ldrb	r2, [r7, #6]
 8000f70:	79bb      	ldrb	r3, [r7, #6]
 8000f72:	492d      	ldr	r1, [pc, #180]	@ (8001028 <ETH_CMDPOLL+0x1a4>)
 8000f74:	5c89      	ldrb	r1, [r1, r2]
 8000f76:	4a3d      	ldr	r2, [pc, #244]	@ (800106c <ETH_CMDPOLL+0x1e8>)
 8000f78:	54d1      	strb	r1, [r2, r3]
					for(unsigned char i=0;i<Contralcmdlen;i++)
 8000f7a:	79bb      	ldrb	r3, [r7, #6]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	71bb      	strb	r3, [r7, #6]
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	4b37      	ldr	r3, [pc, #220]	@ (8001064 <ETH_CMDPOLL+0x1e0>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d3f0      	bcc.n	8000f6e <ETH_CMDPOLL+0xea>
					}

					TOOLCONTRALCMD = true;
 8000f8c:	4b38      	ldr	r3, [pc, #224]	@ (8001070 <ETH_CMDPOLL+0x1ec>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
			break;
 8000f92:	e00a      	b.n	8000faa <ETH_CMDPOLL+0x126>
			case DEACTIVE:									//服务表反激活
					Sertableactflag = 0;
 8000f94:	4b30      	ldr	r3, [pc, #192]	@ (8001058 <ETH_CMDPOLL+0x1d4>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
					PRINT_LOG("CMD is DEACTIVE\n\r");
 8000f9a:	4836      	ldr	r0, [pc, #216]	@ (8001074 <ETH_CMDPOLL+0x1f0>)
 8000f9c:	f7ff ff31 	bl	8000e02 <PRINT_LOG>
					Sampleperiod = 0xFFFF;
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <ETH_CMDPOLL+0x1b4>)
 8000fa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fa6:	801a      	strh	r2, [r3, #0]
			break;
 8000fa8:	bf00      	nop
		}
	}
	if(Sertableactflag == 1 && isdowndcmdreport >= Sampleperiod)		//服务表激活后 按照采样率向井下下发
 8000faa:	4b2b      	ldr	r3, [pc, #172]	@ (8001058 <ETH_CMDPOLL+0x1d4>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d132      	bne.n	8001018 <ETH_CMDPOLL+0x194>
 8000fb2:	4b2a      	ldr	r3, [pc, #168]	@ (800105c <ETH_CMDPOLL+0x1d8>)
 8000fb4:	881a      	ldrh	r2, [r3, #0]
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <ETH_CMDPOLL+0x1b4>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d32c      	bcc.n	8001018 <ETH_CMDPOLL+0x194>
	{
		if(TOOLCONTRALCMD)
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <ETH_CMDPOLL+0x1ec>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00b      	beq.n	8000fde <ETH_CMDPOLL+0x15a>
		{
			Downcmdsend(TOOLCONTRALCMD);
 8000fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001070 <ETH_CMDPOLL+0x1ec>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 ff76 	bl	8001ebc <Downcmdsend>
			TOOLCONTRALCMD = false;
 8000fd0:	4b27      	ldr	r3, [pc, #156]	@ (8001070 <ETH_CMDPOLL+0x1ec>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
			resendtpe = 0;
 8000fd6:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <ETH_CMDPOLL+0x1f4>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]
 8000fdc:	e019      	b.n	8001012 <ETH_CMDPOLL+0x18e>
			//PRINT_LOG("CMD is Toolcontralcmd\n\r");
		}
		else
		{
			if(Downtoolctrlcmdback == false && resendtpe < 3)			//控制命令下发，若井下无响应，重发，若三次无响应，舍弃该次控制命令。
 8000fde:	4b27      	ldr	r3, [pc, #156]	@ (800107c <ETH_CMDPOLL+0x1f8>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	f083 0301 	eor.w	r3, r3, #1
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00f      	beq.n	800100c <ETH_CMDPOLL+0x188>
 8000fec:	4b22      	ldr	r3, [pc, #136]	@ (8001078 <ETH_CMDPOLL+0x1f4>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d80b      	bhi.n	800100c <ETH_CMDPOLL+0x188>
			{
				Downcmdsend(TOOLCONTRALCMD);
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <ETH_CMDPOLL+0x1ec>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 ff5f 	bl	8001ebc <Downcmdsend>
				resendtpe++;
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8001078 <ETH_CMDPOLL+0x1f4>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b1c      	ldr	r3, [pc, #112]	@ (8001078 <ETH_CMDPOLL+0x1f4>)
 8001008:	701a      	strb	r2, [r3, #0]
 800100a:	e002      	b.n	8001012 <ETH_CMDPOLL+0x18e>
			}
			else
			Downcmdsend(SERVICETABLE);
 800100c:	2001      	movs	r0, #1
 800100e:	f000 ff55 	bl	8001ebc <Downcmdsend>
			//PRINT_LOG("CMD is Servicetable\n\r");
		}
		isdowndcmdreport = 0;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <ETH_CMDPOLL+0x1d8>)
 8001014:	2200      	movs	r2, #0
 8001016:	801a      	strh	r2, [r3, #0]
	}
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000079c 	.word	0x2000079c
 8001024:	20000788 	.word	0x20000788
 8001028:	20000584 	.word	0x20000584
 800102c:	200001ac 	.word	0x200001ac
 8001030:	200001ad 	.word	0x200001ad
 8001034:	200001ae 	.word	0x200001ae
 8001038:	20000004 	.word	0x20000004
 800103c:	200001b0 	.word	0x200001b0
 8001040:	200001b2 	.word	0x200001b2
 8001044:	200001b3 	.word	0x200001b3
 8001048:	08005c9c 	.word	0x08005c9c
 800104c:	20000784 	.word	0x20000784
 8001050:	200001b4 	.word	0x200001b4
 8001054:	200007c0 	.word	0x200007c0
 8001058:	20000006 	.word	0x20000006
 800105c:	20000204 	.word	0x20000204
 8001060:	2000020c 	.word	0x2000020c
 8001064:	200001b6 	.word	0x200001b6
 8001068:	08005cb4 	.word	0x08005cb4
 800106c:	200007f4 	.word	0x200007f4
 8001070:	200001b9 	.word	0x200001b9
 8001074:	08005ccc 	.word	0x08005ccc
 8001078:	200001b8 	.word	0x200001b8
 800107c:	2000079e 	.word	0x2000079e

08001080 <DOWN_DATAPOLL>:
extern unsigned char DOWNdatabuf[256];
extern unsigned char DOWNdatastate;
extern unsigned char DOWNheaddatanum;
extern unsigned char DOWNdatabodynum;
void DOWN_DATAPOLL(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
	if(DOWNdataoverflag == 1 && Downdatatimeoutnum <= Delaytime	)	//数据接收完毕且切在上位机允许的时间范围内
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <DOWN_DATAPOLL+0x50>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d10c      	bne.n	80010a6 <DOWN_DATAPOLL+0x26>
 800108c:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <DOWN_DATAPOLL+0x54>)
 800108e:	881a      	ldrh	r2, [r3, #0]
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <DOWN_DATAPOLL+0x58>)
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	429a      	cmp	r2, r3
 8001096:	d806      	bhi.n	80010a6 <DOWN_DATAPOLL+0x26>
	{
		Downdatasend(DATABACK);
 8001098:	2000      	movs	r0, #0
 800109a:	f000 ffe9 	bl	8002070 <Downdatasend>
		Resetstate(TOOLDATA);
 800109e:	2002      	movs	r0, #2
 80010a0:	f001 f876 	bl	8002190 <Resetstate>
	{
		Downdatasend(TIMEOUT);
		Downdatatimeoutnum = 0;
		Resetstate(TOOLDATA);
	}
}
 80010a4:	e012      	b.n	80010cc <DOWN_DATAPOLL+0x4c>
	else if(Sertableactflag == 1 && Downdatatimeoutnum > Delaytime)	//无数据或数据接收完毕但超出上位机允许的时间范围
 80010a6:	4b0d      	ldr	r3, [pc, #52]	@ (80010dc <DOWN_DATAPOLL+0x5c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d10e      	bne.n	80010cc <DOWN_DATAPOLL+0x4c>
 80010ae:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <DOWN_DATAPOLL+0x54>)
 80010b0:	881a      	ldrh	r2, [r3, #0]
 80010b2:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <DOWN_DATAPOLL+0x58>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d908      	bls.n	80010cc <DOWN_DATAPOLL+0x4c>
		Downdatasend(TIMEOUT);
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 ffd8 	bl	8002070 <Downdatasend>
		Downdatatimeoutnum = 0;
 80010c0:	4b04      	ldr	r3, [pc, #16]	@ (80010d4 <DOWN_DATAPOLL+0x54>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	801a      	strh	r2, [r3, #0]
		Resetstate(TOOLDATA);
 80010c6:	2002      	movs	r0, #2
 80010c8:	f001 f862 	bl	8002190 <Resetstate>
}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	2000079d 	.word	0x2000079d
 80010d4:	2000020c 	.word	0x2000020c
 80010d8:	200001b0 	.word	0x200001b0
 80010dc:	20000006 	.word	0x20000006

080010e0 <Sendtimestamp>:

extern unsigned char istimestampreport;
extern unsigned int Report_Timestamp;
unsigned char Timestampbuf[10]={0x47,0x47};
void Sendtimestamp(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	if(istimestampreport >= 9)
 80010e4:	4b13      	ldr	r3, [pc, #76]	@ (8001134 <Sendtimestamp+0x54>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b08      	cmp	r3, #8
 80010ea:	d921      	bls.n	8001130 <Sendtimestamp+0x50>
	{
		Timestampbuf[2] = Report_Timestamp;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <Sendtimestamp+0x58>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4b12      	ldr	r3, [pc, #72]	@ (800113c <Sendtimestamp+0x5c>)
 80010f4:	709a      	strb	r2, [r3, #2]
		Timestampbuf[3] = Report_Timestamp>>8;
 80010f6:	4b10      	ldr	r3, [pc, #64]	@ (8001138 <Sendtimestamp+0x58>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	0a1b      	lsrs	r3, r3, #8
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <Sendtimestamp+0x5c>)
 8001100:	70da      	strb	r2, [r3, #3]
		Timestampbuf[4] = Report_Timestamp>>16;
 8001102:	4b0d      	ldr	r3, [pc, #52]	@ (8001138 <Sendtimestamp+0x58>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	0c1b      	lsrs	r3, r3, #16
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b0c      	ldr	r3, [pc, #48]	@ (800113c <Sendtimestamp+0x5c>)
 800110c:	711a      	strb	r2, [r3, #4]
		Timestampbuf[5] = Report_Timestamp>>24;
 800110e:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <Sendtimestamp+0x58>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	0e1b      	lsrs	r3, r3, #24
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4b09      	ldr	r3, [pc, #36]	@ (800113c <Sendtimestamp+0x5c>)
 8001118:	715a      	strb	r2, [r3, #5]
		Timestampbuf[6] = 0xab;
 800111a:	4b08      	ldr	r3, [pc, #32]	@ (800113c <Sendtimestamp+0x5c>)
 800111c:	22ab      	movs	r2, #171	@ 0xab
 800111e:	719a      	strb	r2, [r3, #6]
		ComSendBuf(COM4,Timestampbuf,7);
 8001120:	2207      	movs	r2, #7
 8001122:	4906      	ldr	r1, [pc, #24]	@ (800113c <Sendtimestamp+0x5c>)
 8001124:	20cc      	movs	r0, #204	@ 0xcc
 8001126:	f000 fa51 	bl	80015cc <ComSendBuf>
		istimestampreport = 0;
 800112a:	4b02      	ldr	r3, [pc, #8]	@ (8001134 <Sendtimestamp+0x54>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
	}
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000206 	.word	0x20000206
 8001138:	20000208 	.word	0x20000208
 800113c:	20000008 	.word	0x20000008

08001140 <TIM_init>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"

/* USER CODE BEGIN 0 */
void TIM_init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	MX_TIM6_Init();
 8001144:	f000 f808 	bl	8001158 <MX_TIM6_Init>
	HAL_TIM_Base_Start_IT(&htim6);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <TIM_init+0x14>)
 800114a:	f002 fea3 	bl	8003e94 <HAL_TIM_Base_Start_IT>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200001bc 	.word	0x200001bc

08001158 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115e:	463b      	mov	r3, r7
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <MX_TIM6_Init+0x64>)
 8001168:	4a15      	ldr	r2, [pc, #84]	@ (80011c0 <MX_TIM6_Init+0x68>)
 800116a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <MX_TIM6_Init+0x64>)
 800116e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001172:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <MX_TIM6_Init+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10-1;
 800117a:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <MX_TIM6_Init+0x64>)
 800117c:	2209      	movs	r2, #9
 800117e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <MX_TIM6_Init+0x64>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001186:	480d      	ldr	r0, [pc, #52]	@ (80011bc <MX_TIM6_Init+0x64>)
 8001188:	f002 fe34 	bl	8003df4 <HAL_TIM_Base_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001192:	f7ff fe71 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001196:	2300      	movs	r3, #0
 8001198:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800119a:	2300      	movs	r3, #0
 800119c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800119e:	463b      	mov	r3, r7
 80011a0:	4619      	mov	r1, r3
 80011a2:	4806      	ldr	r0, [pc, #24]	@ (80011bc <MX_TIM6_Init+0x64>)
 80011a4:	f003 f870 	bl	8004288 <HAL_TIMEx_MasterConfigSynchronization>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80011ae:	f7ff fe63 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200001bc 	.word	0x200001bc
 80011c0:	40001000 	.word	0x40001000

080011c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001208 <HAL_TIM_Base_MspInit+0x44>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d113      	bne.n	80011fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80011d6:	4b0d      	ldr	r3, [pc, #52]	@ (800120c <HAL_TIM_Base_MspInit+0x48>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	4a0c      	ldr	r2, [pc, #48]	@ (800120c <HAL_TIM_Base_MspInit+0x48>)
 80011dc:	f043 0310 	orr.w	r3, r3, #16
 80011e0:	61d3      	str	r3, [r2, #28]
 80011e2:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <HAL_TIM_Base_MspInit+0x48>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	f003 0310 	and.w	r3, r3, #16
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	2036      	movs	r0, #54	@ 0x36
 80011f4:	f001 fb03 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80011f8:	2036      	movs	r0, #54	@ 0x36
 80011fa:	f001 fb1c 	bl	8002836 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40001000 	.word	0x40001000
 800120c:	40021000 	.word	0x40021000

08001210 <HAL_TIM_PeriodElapsedCallback>:
unsigned char istimestampreport = 0;
unsigned int Report_Timestamp = 0;
unsigned short Downdatatimeoutnum = 0;
unsigned char isDowntoolcmdreport = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0f      	ldr	r2, [pc, #60]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d116      	bne.n	8001250 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		Report_Timestamp++;
 8001222:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800122a:	6013      	str	r3, [r2, #0]
		isdowndcmdreport++;
 800122c:	4b0d      	ldr	r3, [pc, #52]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001236:	801a      	strh	r2, [r3, #0]
		istimestampreport++;
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001242:	701a      	strb	r2, [r3, #0]
		Downdatatimeoutnum++;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	b29a      	uxth	r2, r3
 800124c:	4b07      	ldr	r3, [pc, #28]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800124e:	801a      	strh	r2, [r3, #0]
	}
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40001000 	.word	0x40001000
 8001260:	20000208 	.word	0x20000208
 8001264:	20000204 	.word	0x20000204
 8001268:	20000206 	.word	0x20000206
 800126c:	2000020c 	.word	0x2000020c

08001270 <usart_init>:
DMA_HandleTypeDef hdma_usart1_tx;
DMA_HandleTypeDef hdma_usart4_tx;


void usart_init (void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
	MX_DMA_Init();
 8001274:	f7ff f88a 	bl	800038c <MX_DMA_Init>
	MX_UART4_Init();				//串口4初始化:串口4为时间深度同步信息上传串口
 8001278:	f000 f806 	bl	8001288 <MX_UART4_Init>
	MX_UART5_Init();				//串口5初始化:串口5为MCU与FPGA通讯串口
 800127c:	f000 f82e 	bl	80012dc <MX_UART5_Init>
	MX_USART1_UART_Init();			//串口1初始化:串口1为主控板与ETH通讯串口
 8001280:	f000 f85c 	bl	800133c <MX_USART1_UART_Init>
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}

08001288 <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  huart4.Instance = UART4;
 800128c:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_UART4_Init+0x4c>)
 800128e:	4a12      	ldr	r2, [pc, #72]	@ (80012d8 <MX_UART4_Init+0x50>)
 8001290:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;						//波特率115200
 8001292:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <MX_UART4_Init+0x4c>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_UART4_Init+0x4c>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_UART4_Init+0x4c>)
 80012c0:	f003 f860 	bl	8004384 <HAL_UART_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80012ca:	f7ff fdd5 	bl	8000e78 <Error_Handler>
  }
  //HAL_DMA_IRQHandler(&hdma_usart4_tx);
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000218 	.word	0x20000218
 80012d8:	40004c00 	.word	0x40004c00

080012dc <MX_UART5_Init>:
void MX_UART5_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  huart5.Instance = UART5;
 80012e0:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_UART5_Init+0x54>)
 80012e2:	4a14      	ldr	r2, [pc, #80]	@ (8001334 <MX_UART5_Init+0x58>)
 80012e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <MX_UART5_Init+0x54>)
 80012e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <MX_UART5_Init+0x54>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80012f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <MX_UART5_Init+0x54>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80012fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <MX_UART5_Init+0x54>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001300:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <MX_UART5_Init+0x54>)
 8001302:	220c      	movs	r2, #12
 8001304:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <MX_UART5_Init+0x54>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800130c:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <MX_UART5_Init+0x54>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001312:	4807      	ldr	r0, [pc, #28]	@ (8001330 <MX_UART5_Init+0x54>)
 8001314:	f003 f836 	bl	8004384 <HAL_UART_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800131e:	f7ff fdab 	bl	8000e78 <Error_Handler>
  }
  HAL_UART_Receive_IT(&huart5,(uint8_t*)Uart5_RxBuff, 1);
 8001322:	2201      	movs	r2, #1
 8001324:	4904      	ldr	r1, [pc, #16]	@ (8001338 <MX_UART5_Init+0x5c>)
 8001326:	4802      	ldr	r0, [pc, #8]	@ (8001330 <MX_UART5_Init+0x54>)
 8001328:	f003 f907 	bl	800453a <HAL_UART_Receive_IT>
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000260 	.word	0x20000260
 8001334:	40005000 	.word	0x40005000
 8001338:	20000214 	.word	0x20000214

0800133c <MX_USART1_UART_Init>:

void MX_USART1_UART_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001340:	4b15      	ldr	r3, [pc, #84]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001342:	4a16      	ldr	r2, [pc, #88]	@ (800139c <MX_USART1_UART_Init+0x60>)
 8001344:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001346:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001348:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800134c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800134e:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001350:	2200      	movs	r2, #0
 8001352:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001354:	4b10      	ldr	r3, [pc, #64]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001356:	2200      	movs	r2, #0
 8001358:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800135a:	4b0f      	ldr	r3, [pc, #60]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 800135c:	2200      	movs	r2, #0
 800135e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001360:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001362:	220c      	movs	r2, #12
 8001364:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001366:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001368:	2200      	movs	r2, #0
 800136a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 800136e:	2200      	movs	r2, #0
 8001370:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001372:	4809      	ldr	r0, [pc, #36]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001374:	f003 f806 	bl	8004384 <HAL_UART_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800137e:	f7ff fd7b 	bl	8000e78 <Error_Handler>
  }

  HAL_UART_Receive_IT(&huart1,(uint8_t*)Uart1_RxBuff, 1);
 8001382:	2201      	movs	r2, #1
 8001384:	4906      	ldr	r1, [pc, #24]	@ (80013a0 <MX_USART1_UART_Init+0x64>)
 8001386:	4804      	ldr	r0, [pc, #16]	@ (8001398 <MX_USART1_UART_Init+0x5c>)
 8001388:	f003 f8d7 	bl	800453a <HAL_UART_Receive_IT>

  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <MX_USART1_UART_Init+0x68>)
 800138e:	f001 fc87 	bl	8002ca0 <HAL_DMA_IRQHandler>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200002a8 	.word	0x200002a8
 800139c:	40013800 	.word	0x40013800
 80013a0:	20000210 	.word	0x20000210
 80013a4:	200002f0 	.word	0x200002f0

080013a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	@ 0x38
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_UART_MspInit+0x200>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d13a      	bne.n	800143e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80013c8:	4b78      	ldr	r3, [pc, #480]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013ca:	69db      	ldr	r3, [r3, #28]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013d2:	61d3      	str	r3, [r2, #28]
 80013d4:	4b75      	ldr	r3, [pc, #468]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e0:	4b72      	ldr	r3, [pc, #456]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a71      	ldr	r2, [pc, #452]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013e6:	f043 0310 	orr.w	r3, r3, #16
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b6f      	ldr	r3, [pc, #444]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0310 	and.w	r3, r3, #16
 80013f4:	623b      	str	r3, [r7, #32]
 80013f6:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001406:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800140a:	4619      	mov	r1, r3
 800140c:	4868      	ldr	r0, [pc, #416]	@ (80015b0 <HAL_UART_MspInit+0x208>)
 800140e:	f001 feb1 	bl	8003174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001416:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001418:	2300      	movs	r3, #0
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001420:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001424:	4619      	mov	r1, r3
 8001426:	4862      	ldr	r0, [pc, #392]	@ (80015b0 <HAL_UART_MspInit+0x208>)
 8001428:	f001 fea4 	bl	8003174 <HAL_GPIO_Init>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart4_tx);*/

    //HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
    //HAL_NVIC_EnableIRQ(UART4_IRQn);

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800142c:	2200      	movs	r2, #0
 800142e:	2100      	movs	r1, #0
 8001430:	2034      	movs	r0, #52	@ 0x34
 8001432:	f001 f9e4 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001436:	2034      	movs	r0, #52	@ 0x34
 8001438:	f001 f9fd 	bl	8002836 <HAL_NVIC_EnableIRQ>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  }
}
 800143c:	e0b0      	b.n	80015a0 <HAL_UART_MspInit+0x1f8>
  else if(uartHandle->Instance==UART5)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a5c      	ldr	r2, [pc, #368]	@ (80015b4 <HAL_UART_MspInit+0x20c>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d145      	bne.n	80014d4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001448:	4b58      	ldr	r3, [pc, #352]	@ (80015ac <HAL_UART_MspInit+0x204>)
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	4a57      	ldr	r2, [pc, #348]	@ (80015ac <HAL_UART_MspInit+0x204>)
 800144e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001452:	61d3      	str	r3, [r2, #28]
 8001454:	4b55      	ldr	r3, [pc, #340]	@ (80015ac <HAL_UART_MspInit+0x204>)
 8001456:	69db      	ldr	r3, [r3, #28]
 8001458:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800145c:	61fb      	str	r3, [r7, #28]
 800145e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001460:	4b52      	ldr	r3, [pc, #328]	@ (80015ac <HAL_UART_MspInit+0x204>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	4a51      	ldr	r2, [pc, #324]	@ (80015ac <HAL_UART_MspInit+0x204>)
 8001466:	f043 0310 	orr.w	r3, r3, #16
 800146a:	6193      	str	r3, [r2, #24]
 800146c:	4b4f      	ldr	r3, [pc, #316]	@ (80015ac <HAL_UART_MspInit+0x204>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f003 0310 	and.w	r3, r3, #16
 8001474:	61bb      	str	r3, [r7, #24]
 8001476:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001478:	4b4c      	ldr	r3, [pc, #304]	@ (80015ac <HAL_UART_MspInit+0x204>)
 800147a:	699b      	ldr	r3, [r3, #24]
 800147c:	4a4b      	ldr	r2, [pc, #300]	@ (80015ac <HAL_UART_MspInit+0x204>)
 800147e:	f043 0320 	orr.w	r3, r3, #32
 8001482:	6193      	str	r3, [r2, #24]
 8001484:	4b49      	ldr	r3, [pc, #292]	@ (80015ac <HAL_UART_MspInit+0x204>)
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	f003 0320 	and.w	r3, r3, #32
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149a:	2303      	movs	r3, #3
 800149c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014a2:	4619      	mov	r1, r3
 80014a4:	4842      	ldr	r0, [pc, #264]	@ (80015b0 <HAL_UART_MspInit+0x208>)
 80014a6:	f001 fe65 	bl	8003174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014aa:	2304      	movs	r3, #4
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014ba:	4619      	mov	r1, r3
 80014bc:	483e      	ldr	r0, [pc, #248]	@ (80015b8 <HAL_UART_MspInit+0x210>)
 80014be:	f001 fe59 	bl	8003174 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	2035      	movs	r0, #53	@ 0x35
 80014c8:	f001 f999 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80014cc:	2035      	movs	r0, #53	@ 0x35
 80014ce:	f001 f9b2 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 80014d2:	e065      	b.n	80015a0 <HAL_UART_MspInit+0x1f8>
  else if(uartHandle->Instance==USART1)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a38      	ldr	r2, [pc, #224]	@ (80015bc <HAL_UART_MspInit+0x214>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d160      	bne.n	80015a0 <HAL_UART_MspInit+0x1f8>
    __HAL_RCC_USART1_CLK_ENABLE();
 80014de:	4b33      	ldr	r3, [pc, #204]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80014e0:	699b      	ldr	r3, [r3, #24]
 80014e2:	4a32      	ldr	r2, [pc, #200]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80014e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e8:	6193      	str	r3, [r2, #24]
 80014ea:	4b30      	ldr	r3, [pc, #192]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	4b2d      	ldr	r3, [pc, #180]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	4a2c      	ldr	r2, [pc, #176]	@ (80015ac <HAL_UART_MspInit+0x204>)
 80014fc:	f043 0304 	orr.w	r3, r3, #4
 8001500:	6193      	str	r3, [r2, #24]
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <HAL_UART_MspInit+0x204>)
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800150e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001512:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001520:	4619      	mov	r1, r3
 8001522:	4827      	ldr	r0, [pc, #156]	@ (80015c0 <HAL_UART_MspInit+0x218>)
 8001524:	f001 fe26 	bl	8003174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001528:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800152c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800153a:	4619      	mov	r1, r3
 800153c:	4820      	ldr	r0, [pc, #128]	@ (80015c0 <HAL_UART_MspInit+0x218>)
 800153e:	f001 fe19 	bl	8003174 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001542:	4b20      	ldr	r3, [pc, #128]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001544:	4a20      	ldr	r2, [pc, #128]	@ (80015c8 <HAL_UART_MspInit+0x220>)
 8001546:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001548:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 800154a:	2210      	movs	r2, #16
 800154c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800154e:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001556:	2280      	movs	r2, #128	@ 0x80
 8001558:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800155a:	4b1a      	ldr	r3, [pc, #104]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 800155c:	2200      	movs	r2, #0
 800155e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001560:	4b18      	ldr	r3, [pc, #96]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001562:	2200      	movs	r2, #0
 8001564:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001566:	4b17      	ldr	r3, [pc, #92]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800156c:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 800156e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001572:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001574:	4813      	ldr	r0, [pc, #76]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001576:	f001 f979 	bl	800286c <HAL_DMA_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8001580:	f7ff fc7a 	bl	8000e78 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a0f      	ldr	r2, [pc, #60]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 8001588:	639a      	str	r2, [r3, #56]	@ 0x38
 800158a:	4a0e      	ldr	r2, [pc, #56]	@ (80015c4 <HAL_UART_MspInit+0x21c>)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2100      	movs	r1, #0
 8001594:	2025      	movs	r0, #37	@ 0x25
 8001596:	f001 f932 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800159a:	2025      	movs	r0, #37	@ 0x25
 800159c:	f001 f94b 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 80015a0:	bf00      	nop
 80015a2:	3738      	adds	r7, #56	@ 0x38
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40004c00 	.word	0x40004c00
 80015ac:	40021000 	.word	0x40021000
 80015b0:	40011000 	.word	0x40011000
 80015b4:	40005000 	.word	0x40005000
 80015b8:	40011400 	.word	0x40011400
 80015bc:	40013800 	.word	0x40013800
 80015c0:	40010800 	.word	0x40010800
 80015c4:	200002f0 	.word	0x200002f0
 80015c8:	40020044 	.word	0x40020044

080015cc <ComSendBuf>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

void ComSendBuf(uint8_t com,uint8_t *p,uint16_t len)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
 80015d8:	4613      	mov	r3, r2
 80015da:	80bb      	strh	r3, [r7, #4]
	if(com == 0xdd)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2bdd      	cmp	r3, #221	@ 0xdd
 80015e0:	d105      	bne.n	80015ee <ComSendBuf+0x22>
	{
		HAL_UART_Transmit_DMA(&huart1, p, len);
 80015e2:	88bb      	ldrh	r3, [r7, #4]
 80015e4:	461a      	mov	r2, r3
 80015e6:	6839      	ldr	r1, [r7, #0]
 80015e8:	480c      	ldr	r0, [pc, #48]	@ (800161c <ComSendBuf+0x50>)
 80015ea:	f002 ffcb 	bl	8004584 <HAL_UART_Transmit_DMA>
	}
	if(com == 0xee)
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2bee      	cmp	r3, #238	@ 0xee
 80015f2:	d105      	bne.n	8001600 <ComSendBuf+0x34>
	{
		HAL_UART_Transmit(&huart5, p, len, 0xff);
 80015f4:	88ba      	ldrh	r2, [r7, #4]
 80015f6:	23ff      	movs	r3, #255	@ 0xff
 80015f8:	6839      	ldr	r1, [r7, #0]
 80015fa:	4809      	ldr	r0, [pc, #36]	@ (8001620 <ComSendBuf+0x54>)
 80015fc:	f002 ff12 	bl	8004424 <HAL_UART_Transmit>
	}
	if(com == 0xcc)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2bcc      	cmp	r3, #204	@ 0xcc
 8001604:	d105      	bne.n	8001612 <ComSendBuf+0x46>
	{
		HAL_UART_Transmit(&huart4, p, len, 0xff);
 8001606:	88ba      	ldrh	r2, [r7, #4]
 8001608:	23ff      	movs	r3, #255	@ 0xff
 800160a:	6839      	ldr	r1, [r7, #0]
 800160c:	4805      	ldr	r0, [pc, #20]	@ (8001624 <ComSendBuf+0x58>)
 800160e:	f002 ff09 	bl	8004424 <HAL_UART_Transmit>
	}
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002a8 	.word	0x200002a8
 8001620:	20000260 	.word	0x20000260
 8001624:	20000218 	.word	0x20000218

08001628 <HAL_UART_RxCpltCallback>:
unsigned char DOWNdataoverflag;				//井下数据接收完毕标志

_Bool Downtoolctrlcmdback;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)		//串口中断回调函数
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1) 		//如果产生中断的是串口1
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a9e      	ldr	r2, [pc, #632]	@ (80018b0 <HAL_UART_RxCpltCallback+0x288>)
 8001636:	4293      	cmp	r3, r2
 8001638:	f040 82d6 	bne.w	8001be8 <HAL_UART_RxCpltCallback+0x5c0>
	{
		if(Uart1_RxBuff[0] == 0xFF && ETHdatastate<3) {ETHdatastate = 0;}
 800163c:	4b9d      	ldr	r3, [pc, #628]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2bff      	cmp	r3, #255	@ 0xff
 8001642:	d106      	bne.n	8001652 <HAL_UART_RxCpltCallback+0x2a>
 8001644:	4b9c      	ldr	r3, [pc, #624]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d802      	bhi.n	8001652 <HAL_UART_RxCpltCallback+0x2a>
 800164c:	4b9a      	ldr	r3, [pc, #616]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]
		switch(ETHdatastate)
 8001652:	4b99      	ldr	r3, [pc, #612]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b11      	cmp	r3, #17
 8001658:	f200 82c1 	bhi.w	8001bde <HAL_UART_RxCpltCallback+0x5b6>
 800165c:	a201      	add	r2, pc, #4	@ (adr r2, 8001664 <HAL_UART_RxCpltCallback+0x3c>)
 800165e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001662:	bf00      	nop
 8001664:	080016ad 	.word	0x080016ad
 8001668:	080016e1 	.word	0x080016e1
 800166c:	08001715 	.word	0x08001715
 8001670:	08001749 	.word	0x08001749
 8001674:	0800177d 	.word	0x0800177d
 8001678:	080017ab 	.word	0x080017ab
 800167c:	080017e3 	.word	0x080017e3
 8001680:	080018e1 	.word	0x080018e1
 8001684:	0800190d 	.word	0x0800190d
 8001688:	0800193b 	.word	0x0800193b
 800168c:	08001973 	.word	0x08001973
 8001690:	080019d7 	.word	0x080019d7
 8001694:	08001a05 	.word	0x08001a05
 8001698:	08001a3d 	.word	0x08001a3d
 800169c:	08001a6b 	.word	0x08001a6b
 80016a0:	08001aa3 	.word	0x08001aa3
 80016a4:	08001b59 	.word	0x08001b59
 80016a8:	08001b87 	.word	0x08001b87
		{
			case 0:
				if(Uart1_RxBuff[0] == 0xFF)					//同步头FF 00 55 AA
 80016ac:	4b81      	ldr	r3, [pc, #516]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2bff      	cmp	r3, #255	@ 0xff
 80016b2:	d111      	bne.n	80016d8 <HAL_UART_RxCpltCallback+0xb0>
				{
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 80016b4:	4b81      	ldr	r3, [pc, #516]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	1c5a      	adds	r2, r3, #1
 80016ba:	b2d1      	uxtb	r1, r2
 80016bc:	4a7f      	ldr	r2, [pc, #508]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80016be:	7011      	strb	r1, [r2, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b7c      	ldr	r3, [pc, #496]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80016c4:	7819      	ldrb	r1, [r3, #0]
 80016c6:	4b7e      	ldr	r3, [pc, #504]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 80016c8:	5499      	strb	r1, [r3, r2]
					ETHdatastate++ ;
 80016ca:	4b7b      	ldr	r3, [pc, #492]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4b79      	ldr	r3, [pc, #484]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80016d4:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 80016d6:	e282      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					Resetstate(ETHCMD);
 80016d8:	2001      	movs	r0, #1
 80016da:	f000 fd59 	bl	8002190 <Resetstate>
				break;
 80016de:	e27e      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 1:
				if(Uart1_RxBuff[0] == 0x00)
 80016e0:	4b74      	ldr	r3, [pc, #464]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d111      	bne.n	800170c <HAL_UART_RxCpltCallback+0xe4>
				{
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 80016e8:	4b74      	ldr	r3, [pc, #464]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	1c5a      	adds	r2, r3, #1
 80016ee:	b2d1      	uxtb	r1, r2
 80016f0:	4a72      	ldr	r2, [pc, #456]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80016f2:	7011      	strb	r1, [r2, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b6f      	ldr	r3, [pc, #444]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80016f8:	7819      	ldrb	r1, [r3, #0]
 80016fa:	4b71      	ldr	r3, [pc, #452]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 80016fc:	5499      	strb	r1, [r3, r2]
					ETHdatastate++ ;
 80016fe:	4b6e      	ldr	r3, [pc, #440]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	3301      	adds	r3, #1
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4b6c      	ldr	r3, [pc, #432]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001708:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 800170a:	e268      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					Resetstate(ETHCMD);
 800170c:	2001      	movs	r0, #1
 800170e:	f000 fd3f 	bl	8002190 <Resetstate>
				break;
 8001712:	e264      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 2:
				if(Uart1_RxBuff[0] == 0x55)
 8001714:	4b67      	ldr	r3, [pc, #412]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b55      	cmp	r3, #85	@ 0x55
 800171a:	d111      	bne.n	8001740 <HAL_UART_RxCpltCallback+0x118>
				{
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 800171c:	4b67      	ldr	r3, [pc, #412]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	b2d1      	uxtb	r1, r2
 8001724:	4a65      	ldr	r2, [pc, #404]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 8001726:	7011      	strb	r1, [r2, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4b62      	ldr	r3, [pc, #392]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 800172c:	7819      	ldrb	r1, [r3, #0]
 800172e:	4b64      	ldr	r3, [pc, #400]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 8001730:	5499      	strb	r1, [r3, r2]
					ETHdatastate++ ;
 8001732:	4b61      	ldr	r3, [pc, #388]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	3301      	adds	r3, #1
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b5f      	ldr	r3, [pc, #380]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800173c:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 800173e:	e24e      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					Resetstate(ETHCMD);
 8001740:	2001      	movs	r0, #1
 8001742:	f000 fd25 	bl	8002190 <Resetstate>
				break;
 8001746:	e24a      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 3:
				if(Uart1_RxBuff[0] == 0xAA)
 8001748:	4b5a      	ldr	r3, [pc, #360]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2baa      	cmp	r3, #170	@ 0xaa
 800174e:	d111      	bne.n	8001774 <HAL_UART_RxCpltCallback+0x14c>
				{
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001750:	4b5a      	ldr	r3, [pc, #360]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	b2d1      	uxtb	r1, r2
 8001758:	4a58      	ldr	r2, [pc, #352]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 800175a:	7011      	strb	r1, [r2, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b55      	ldr	r3, [pc, #340]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 8001760:	7819      	ldrb	r1, [r3, #0]
 8001762:	4b57      	ldr	r3, [pc, #348]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 8001764:	5499      	strb	r1, [r3, r2]
					ETHdatastate++ ;
 8001766:	4b54      	ldr	r3, [pc, #336]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	3301      	adds	r3, #1
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4b52      	ldr	r3, [pc, #328]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001770:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 8001772:	e234      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					Resetstate(ETHCMD);
 8001774:	2001      	movs	r0, #1
 8001776:	f000 fd0b 	bl	8002190 <Resetstate>
				break;
 800177a:	e230      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 4:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 800177c:	4b4f      	ldr	r3, [pc, #316]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	b2d1      	uxtb	r1, r2
 8001784:	4a4d      	ldr	r2, [pc, #308]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 8001786:	7011      	strb	r1, [r2, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	4b4a      	ldr	r3, [pc, #296]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 800178c:	7819      	ldrb	r1, [r3, #0]
 800178e:	4b4c      	ldr	r3, [pc, #304]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 8001790:	5499      	strb	r1, [r3, r2]
				ETHdatalen = Uart1_RxBuff[0];						//上位机数据长度高字节
 8001792:	4b48      	ldr	r3, [pc, #288]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	4b4a      	ldr	r3, [pc, #296]	@ (80018c4 <HAL_UART_RxCpltCallback+0x29c>)
 800179a:	801a      	strh	r2, [r3, #0]
				ETHdatastate++ ;
 800179c:	4b46      	ldr	r3, [pc, #280]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4b44      	ldr	r3, [pc, #272]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80017a6:	701a      	strb	r2, [r3, #0]
				break;
 80017a8:	e219      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 5:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 80017aa:	4b44      	ldr	r3, [pc, #272]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	b2d1      	uxtb	r1, r2
 80017b2:	4a42      	ldr	r2, [pc, #264]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80017b4:	7011      	strb	r1, [r2, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	4b3e      	ldr	r3, [pc, #248]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80017ba:	7819      	ldrb	r1, [r3, #0]
 80017bc:	4b40      	ldr	r3, [pc, #256]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 80017be:	5499      	strb	r1, [r3, r2]
				ETHdatalen = (ETHdatalen<<8) + Uart1_RxBuff[0];				//上位机数据长度低字节
 80017c0:	4b40      	ldr	r3, [pc, #256]	@ (80018c4 <HAL_UART_RxCpltCallback+0x29c>)
 80017c2:	881b      	ldrh	r3, [r3, #0]
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	4a3a      	ldr	r2, [pc, #232]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80017ca:	7812      	ldrb	r2, [r2, #0]
 80017cc:	4413      	add	r3, r2
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	4b3c      	ldr	r3, [pc, #240]	@ (80018c4 <HAL_UART_RxCpltCallback+0x29c>)
 80017d2:	801a      	strh	r2, [r3, #0]
				ETHdatastate++ ;
 80017d4:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	3301      	adds	r3, #1
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	4b36      	ldr	r3, [pc, #216]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80017de:	701a      	strb	r2, [r3, #0]
				break;
 80017e0:	e1fd      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 6:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 80017e2:	4b36      	ldr	r3, [pc, #216]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	b2d1      	uxtb	r1, r2
 80017ea:	4a34      	ldr	r2, [pc, #208]	@ (80018bc <HAL_UART_RxCpltCallback+0x294>)
 80017ec:	7011      	strb	r1, [r2, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	4b30      	ldr	r3, [pc, #192]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80017f2:	7819      	ldrb	r1, [r3, #0]
 80017f4:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <HAL_UART_RxCpltCallback+0x298>)
 80017f6:	5499      	strb	r1, [r3, r2]
				OveralltypeH = Uart1_RxBuff[0]>>4;						//该字节为数据读写总类型标示字节，解析读写数据类型，高位代表读或写，低位代表数据类型
 80017f8:	4b2e      	ldr	r3, [pc, #184]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	091b      	lsrs	r3, r3, #4
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	4b31      	ldr	r3, [pc, #196]	@ (80018c8 <HAL_UART_RxCpltCallback+0x2a0>)
 8001802:	701a      	strb	r2, [r3, #0]
				OveralltypeL = Uart1_RxBuff[0] & 0x0F;
 8001804:	4b2b      	ldr	r3, [pc, #172]	@ (80018b4 <HAL_UART_RxCpltCallback+0x28c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b2f      	ldr	r3, [pc, #188]	@ (80018cc <HAL_UART_RxCpltCallback+0x2a4>)
 8001810:	701a      	strb	r2, [r3, #0]
				if(OveralltypeH == 0x01)
 8001812:	4b2d      	ldr	r3, [pc, #180]	@ (80018c8 <HAL_UART_RxCpltCallback+0x2a0>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d13b      	bne.n	8001892 <HAL_UART_RxCpltCallback+0x26a>
				{
					Totaltype = DATA_WR;							//向井下写数据
 800181a:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <HAL_UART_RxCpltCallback+0x2a8>)
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
					if(OveralltypeL == 0x00)
 8001820:	4b2a      	ldr	r3, [pc, #168]	@ (80018cc <HAL_UART_RxCpltCallback+0x2a4>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d109      	bne.n	800183c <HAL_UART_RxCpltCallback+0x214>
					{
						Workmode = SERVICETABLE;					//服务表激活
 8001828:	4b2a      	ldr	r3, [pc, #168]	@ (80018d4 <HAL_UART_RxCpltCallback+0x2ac>)
 800182a:	2201      	movs	r2, #1
 800182c:	701a      	strb	r2, [r3, #0]
						ETHdatastate++ ;
 800182e:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001838:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 800183a:	e1d0      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					else if(OveralltypeL == 0x01)
 800183c:	4b23      	ldr	r3, [pc, #140]	@ (80018cc <HAL_UART_RxCpltCallback+0x2a4>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d109      	bne.n	8001858 <HAL_UART_RxCpltCallback+0x230>
						Workmode = CONTRALCMD;						//下发控制命令
 8001844:	4b23      	ldr	r3, [pc, #140]	@ (80018d4 <HAL_UART_RxCpltCallback+0x2ac>)
 8001846:	2202      	movs	r2, #2
 8001848:	701a      	strb	r2, [r3, #0]
						ETHdatastate++ ;
 800184a:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	3301      	adds	r3, #1
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001854:	701a      	strb	r2, [r3, #0]
				break;
 8001856:	e1c2      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					else if(OveralltypeL == 0x03)
 8001858:	4b1c      	ldr	r3, [pc, #112]	@ (80018cc <HAL_UART_RxCpltCallback+0x2a4>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b03      	cmp	r3, #3
 800185e:	d106      	bne.n	800186e <HAL_UART_RxCpltCallback+0x246>
						ETHdatastate++ ;
 8001860:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	3301      	adds	r3, #1
 8001866:	b2da      	uxtb	r2, r3
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800186a:	701a      	strb	r2, [r3, #0]
				break;
 800186c:	e1b7      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					else if(OveralltypeL == 0x04)
 800186e:	4b17      	ldr	r3, [pc, #92]	@ (80018cc <HAL_UART_RxCpltCallback+0x2a4>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b04      	cmp	r3, #4
 8001874:	d109      	bne.n	800188a <HAL_UART_RxCpltCallback+0x262>
						Workmode = DEACTIVE;						//服务表反激活
 8001876:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <HAL_UART_RxCpltCallback+0x2ac>)
 8001878:	2204      	movs	r2, #4
 800187a:	701a      	strb	r2, [r3, #0]
						ETHdatastate++ ;
 800187c:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	3301      	adds	r3, #1
 8001882:	b2da      	uxtb	r2, r3
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 8001886:	701a      	strb	r2, [r3, #0]
				break;
 8001888:	e1a9      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
						Resetstate(ETHCMD);
 800188a:	2001      	movs	r0, #1
 800188c:	f000 fc80 	bl	8002190 <Resetstate>
				break;
 8001890:	e1a5      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
				else if(OveralltypeH == 0x02)
 8001892:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <HAL_UART_RxCpltCallback+0x2a0>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d11e      	bne.n	80018d8 <HAL_UART_RxCpltCallback+0x2b0>
					Totaltype = DATA_RD;							//从井下读数据
 800189a:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <HAL_UART_RxCpltCallback+0x2a8>)
 800189c:	2202      	movs	r2, #2
 800189e:	701a      	strb	r2, [r3, #0]
					ETHdatastate++ ;
 80018a0:	4b05      	ldr	r3, [pc, #20]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b03      	ldr	r3, [pc, #12]	@ (80018b8 <HAL_UART_RxCpltCallback+0x290>)
 80018aa:	701a      	strb	r2, [r3, #0]
				break;
 80018ac:	e197      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
 80018ae:	bf00      	nop
 80018b0:	40013800 	.word	0x40013800
 80018b4:	20000210 	.word	0x20000210
 80018b8:	20000378 	.word	0x20000378
 80018bc:	2000037a 	.word	0x2000037a
 80018c0:	20000384 	.word	0x20000384
 80018c4:	20000784 	.word	0x20000784
 80018c8:	2000037e 	.word	0x2000037e
 80018cc:	2000037f 	.word	0x2000037f
 80018d0:	20000380 	.word	0x20000380
 80018d4:	20000788 	.word	0x20000788
					Resetstate(ETHCMD);
 80018d8:	2001      	movs	r0, #1
 80018da:	f000 fc59 	bl	8002190 <Resetstate>
				break;
 80018de:	e17e      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 7:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];		//仪器地址
 80018e0:	4b8d      	ldr	r3, [pc, #564]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	1c5a      	adds	r2, r3, #1
 80018e6:	b2d1      	uxtb	r1, r2
 80018e8:	4a8b      	ldr	r2, [pc, #556]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 80018ea:	7011      	strb	r1, [r2, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b8b      	ldr	r3, [pc, #556]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 80018f0:	7819      	ldrb	r1, [r3, #0]
 80018f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 80018f4:	5499      	strb	r1, [r3, r2]
				Tooladdress = Uart1_RxBuff[0];
 80018f6:	4b89      	ldr	r3, [pc, #548]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 80018f8:	781a      	ldrb	r2, [r3, #0]
 80018fa:	4b8a      	ldr	r3, [pc, #552]	@ (8001b24 <HAL_UART_RxCpltCallback+0x4fc>)
 80018fc:	701a      	strb	r2, [r3, #0]
				ETHdatastate++ ;
 80018fe:	4b8a      	ldr	r3, [pc, #552]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	3301      	adds	r3, #1
 8001904:	b2da      	uxtb	r2, r3
 8001906:	4b88      	ldr	r3, [pc, #544]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001908:	701a      	strb	r2, [r3, #0]
				break;
 800190a:	e168      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 8:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 800190c:	4b82      	ldr	r3, [pc, #520]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	b2d1      	uxtb	r1, r2
 8001914:	4a80      	ldr	r2, [pc, #512]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001916:	7011      	strb	r1, [r2, #0]
 8001918:	461a      	mov	r2, r3
 800191a:	4b80      	ldr	r3, [pc, #512]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 800191c:	7819      	ldrb	r1, [r3, #0]
 800191e:	4b80      	ldr	r3, [pc, #512]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001920:	5499      	strb	r1, [r3, r2]
				Cmdword = Uart1_RxBuff[0];
 8001922:	4b7e      	ldr	r3, [pc, #504]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	461a      	mov	r2, r3
 8001928:	4b80      	ldr	r3, [pc, #512]	@ (8001b2c <HAL_UART_RxCpltCallback+0x504>)
 800192a:	801a      	strh	r2, [r3, #0]
				ETHdatastate++ ;
 800192c:	4b7e      	ldr	r3, [pc, #504]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	3301      	adds	r3, #1
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b7c      	ldr	r3, [pc, #496]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001936:	701a      	strb	r2, [r3, #0]
				break;
 8001938:	e151      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 9:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];		//命令字/subset number
 800193a:	4b77      	ldr	r3, [pc, #476]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	b2d1      	uxtb	r1, r2
 8001942:	4a75      	ldr	r2, [pc, #468]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001944:	7011      	strb	r1, [r2, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	4b74      	ldr	r3, [pc, #464]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 800194a:	7819      	ldrb	r1, [r3, #0]
 800194c:	4b74      	ldr	r3, [pc, #464]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 800194e:	5499      	strb	r1, [r3, r2]
				Cmdword = (Cmdword << 8) + Uart1_RxBuff[0];
 8001950:	4b76      	ldr	r3, [pc, #472]	@ (8001b2c <HAL_UART_RxCpltCallback+0x504>)
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	b29b      	uxth	r3, r3
 8001958:	4a70      	ldr	r2, [pc, #448]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 800195a:	7812      	ldrb	r2, [r2, #0]
 800195c:	4413      	add	r3, r2
 800195e:	b29a      	uxth	r2, r3
 8001960:	4b72      	ldr	r3, [pc, #456]	@ (8001b2c <HAL_UART_RxCpltCallback+0x504>)
 8001962:	801a      	strh	r2, [r3, #0]
				ETHdatastate++ ;
 8001964:	4b70      	ldr	r3, [pc, #448]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	3301      	adds	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b6e      	ldr	r3, [pc, #440]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 800196e:	701a      	strb	r2, [r3, #0]
				break;
 8001970:	e135      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 10:
				if(Timestampnum <= 4)									//四字节时间戳
 8001972:	4b6f      	ldr	r3, [pc, #444]	@ (8001b30 <HAL_UART_RxCpltCallback+0x508>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	2b04      	cmp	r3, #4
 8001978:	f200 812e 	bhi.w	8001bd8 <HAL_UART_RxCpltCallback+0x5b0>
				{
					Timestampnum++;
 800197c:	4b6c      	ldr	r3, [pc, #432]	@ (8001b30 <HAL_UART_RxCpltCallback+0x508>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	3301      	adds	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b6a      	ldr	r3, [pc, #424]	@ (8001b30 <HAL_UART_RxCpltCallback+0x508>)
 8001986:	701a      	strb	r2, [r3, #0]
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001988:	4b63      	ldr	r3, [pc, #396]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	1c5a      	adds	r2, r3, #1
 800198e:	b2d1      	uxtb	r1, r2
 8001990:	4a61      	ldr	r2, [pc, #388]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001992:	7011      	strb	r1, [r2, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b61      	ldr	r3, [pc, #388]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001998:	7819      	ldrb	r1, [r3, #0]
 800199a:	4b61      	ldr	r3, [pc, #388]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 800199c:	5499      	strb	r1, [r3, r2]
					ETH_Timestamp = (ETH_Timestamp << 8) + Uart1_RxBuff[0];
 800199e:	4b65      	ldr	r3, [pc, #404]	@ (8001b34 <HAL_UART_RxCpltCallback+0x50c>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	4a5d      	ldr	r2, [pc, #372]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 80019a6:	7812      	ldrb	r2, [r2, #0]
 80019a8:	4413      	add	r3, r2
 80019aa:	4a62      	ldr	r2, [pc, #392]	@ (8001b34 <HAL_UART_RxCpltCallback+0x50c>)
 80019ac:	6013      	str	r3, [r2, #0]
					HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
 80019ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019b2:	4861      	ldr	r0, [pc, #388]	@ (8001b38 <HAL_UART_RxCpltCallback+0x510>)
 80019b4:	f001 fda1 	bl	80034fa <HAL_GPIO_TogglePin>
					if(Timestampnum >=4)
 80019b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001b30 <HAL_UART_RxCpltCallback+0x508>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b03      	cmp	r3, #3
 80019be:	f240 810b 	bls.w	8001bd8 <HAL_UART_RxCpltCallback+0x5b0>
					{
						ETHdatastate++;
 80019c2:	4b59      	ldr	r3, [pc, #356]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	3301      	adds	r3, #1
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4b57      	ldr	r3, [pc, #348]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 80019cc:	701a      	strb	r2, [r3, #0]
						Timestampnum = 0;
 80019ce:	4b58      	ldr	r3, [pc, #352]	@ (8001b30 <HAL_UART_RxCpltCallback+0x508>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 80019d4:	e100      	b.n	8001bd8 <HAL_UART_RxCpltCallback+0x5b0>
			case 11:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 80019d6:	4b50      	ldr	r3, [pc, #320]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	b2d1      	uxtb	r1, r2
 80019de:	4a4e      	ldr	r2, [pc, #312]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 80019e0:	7011      	strb	r1, [r2, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b4d      	ldr	r3, [pc, #308]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 80019e6:	7819      	ldrb	r1, [r3, #0]
 80019e8:	4b4d      	ldr	r3, [pc, #308]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 80019ea:	5499      	strb	r1, [r3, r2]
				Overtime = Uart1_RxBuff[0];
 80019ec:	4b4b      	ldr	r3, [pc, #300]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b52      	ldr	r3, [pc, #328]	@ (8001b3c <HAL_UART_RxCpltCallback+0x514>)
 80019f4:	801a      	strh	r2, [r3, #0]
				ETHdatastate++;
 80019f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	3301      	adds	r3, #1
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a00:	701a      	strb	r2, [r3, #0]
				break;
 8001a02:	e0ec      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 12:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001a04:	4b44      	ldr	r3, [pc, #272]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	1c5a      	adds	r2, r3, #1
 8001a0a:	b2d1      	uxtb	r1, r2
 8001a0c:	4a42      	ldr	r2, [pc, #264]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a0e:	7011      	strb	r1, [r2, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b42      	ldr	r3, [pc, #264]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a14:	7819      	ldrb	r1, [r3, #0]
 8001a16:	4b42      	ldr	r3, [pc, #264]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001a18:	5499      	strb	r1, [r3, r2]
				Overtime = (Overtime << 8) + Uart1_RxBuff[0];						//超时时间
 8001a1a:	4b48      	ldr	r3, [pc, #288]	@ (8001b3c <HAL_UART_RxCpltCallback+0x514>)
 8001a1c:	881b      	ldrh	r3, [r3, #0]
 8001a1e:	021b      	lsls	r3, r3, #8
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	4a3e      	ldr	r2, [pc, #248]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a24:	7812      	ldrb	r2, [r2, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	4b44      	ldr	r3, [pc, #272]	@ (8001b3c <HAL_UART_RxCpltCallback+0x514>)
 8001a2c:	801a      	strh	r2, [r3, #0]
				ETHdatastate++;
 8001a2e:	4b3e      	ldr	r3, [pc, #248]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	3301      	adds	r3, #1
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4b3c      	ldr	r3, [pc, #240]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a38:	701a      	strb	r2, [r3, #0]
				break;
 8001a3a:	e0d0      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 13:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001a3c:	4b36      	ldr	r3, [pc, #216]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	b2d1      	uxtb	r1, r2
 8001a44:	4a34      	ldr	r2, [pc, #208]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a46:	7011      	strb	r1, [r2, #0]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b34      	ldr	r3, [pc, #208]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a4c:	7819      	ldrb	r1, [r3, #0]
 8001a4e:	4b34      	ldr	r3, [pc, #208]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001a50:	5499      	strb	r1, [r3, r2]
				Reserve = Uart1_RxBuff[0];
 8001a52:	4b32      	ldr	r3, [pc, #200]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b39      	ldr	r3, [pc, #228]	@ (8001b40 <HAL_UART_RxCpltCallback+0x518>)
 8001a5a:	801a      	strh	r2, [r3, #0]
				ETHdatastate++;
 8001a5c:	4b32      	ldr	r3, [pc, #200]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	3301      	adds	r3, #1
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	4b30      	ldr	r3, [pc, #192]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a66:	701a      	strb	r2, [r3, #0]
				break;
 8001a68:	e0b9      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 14:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001a6a:	4b2b      	ldr	r3, [pc, #172]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	b2d1      	uxtb	r1, r2
 8001a72:	4a29      	ldr	r2, [pc, #164]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001a74:	7011      	strb	r1, [r2, #0]
 8001a76:	461a      	mov	r2, r3
 8001a78:	4b28      	ldr	r3, [pc, #160]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a7a:	7819      	ldrb	r1, [r3, #0]
 8001a7c:	4b28      	ldr	r3, [pc, #160]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001a7e:	5499      	strb	r1, [r3, r2]
				Reserve = (Reserve << 8) + Uart1_RxBuff[0];							//预留
 8001a80:	4b2f      	ldr	r3, [pc, #188]	@ (8001b40 <HAL_UART_RxCpltCallback+0x518>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	021b      	lsls	r3, r3, #8
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	4a24      	ldr	r2, [pc, #144]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001a8a:	7812      	ldrb	r2, [r2, #0]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	4b2b      	ldr	r3, [pc, #172]	@ (8001b40 <HAL_UART_RxCpltCallback+0x518>)
 8001a92:	801a      	strh	r2, [r3, #0]
				ETHdatastate++;
 8001a94:	4b24      	ldr	r3, [pc, #144]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b22      	ldr	r3, [pc, #136]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001a9e:	701a      	strb	r2, [r3, #0]
				break;
 8001aa0:	e09d      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 15:
				if(Workmode == DEACTIVE)											//服务表反激活没有包体，只有包头
 8001aa2:	4b28      	ldr	r3, [pc, #160]	@ (8001b44 <HAL_UART_RxCpltCallback+0x51c>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	d112      	bne.n	8001ad0 <HAL_UART_RxCpltCallback+0x4a8>
				{
					ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	b2d1      	uxtb	r1, r2
 8001ab2:	4a19      	ldr	r2, [pc, #100]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001ab4:	7011      	strb	r1, [r2, #0]
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001aba:	7819      	ldrb	r1, [r3, #0]
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001abe:	5499      	strb	r1, [r3, r2]
					ETH_Checksum = Uart1_RxBuff[0];
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b20      	ldr	r3, [pc, #128]	@ (8001b48 <HAL_UART_RxCpltCallback+0x520>)
 8001ac8:	801a      	strh	r2, [r3, #0]
					ETHdatastate = 17;
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001acc:	2211      	movs	r2, #17
 8001ace:	701a      	strb	r2, [r3, #0]
				}
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001ad0:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	b2d1      	uxtb	r1, r2
 8001ad8:	4a0f      	ldr	r2, [pc, #60]	@ (8001b18 <HAL_UART_RxCpltCallback+0x4f0>)
 8001ada:	7011      	strb	r1, [r2, #0]
 8001adc:	461a      	mov	r2, r3
 8001ade:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001ae0:	7819      	ldrb	r1, [r3, #0]
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <HAL_UART_RxCpltCallback+0x4f8>)
 8001ae4:	5499      	strb	r1, [r3, r2]
				ETHbodybuf[ETHdatabodynum++] = Uart1_RxBuff[0];
 8001ae6:	4b19      	ldr	r3, [pc, #100]	@ (8001b4c <HAL_UART_RxCpltCallback+0x524>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	b2d1      	uxtb	r1, r2
 8001aee:	4a17      	ldr	r2, [pc, #92]	@ (8001b4c <HAL_UART_RxCpltCallback+0x524>)
 8001af0:	7011      	strb	r1, [r2, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <HAL_UART_RxCpltCallback+0x4f4>)
 8001af6:	7819      	ldrb	r1, [r3, #0]
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <HAL_UART_RxCpltCallback+0x528>)
 8001afa:	5499      	strb	r1, [r3, r2]
				if(ETHdatabodynum >= ETHdatalen)
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <HAL_UART_RxCpltCallback+0x524>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <HAL_UART_RxCpltCallback+0x52c>)
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d368      	bcc.n	8001bdc <HAL_UART_RxCpltCallback+0x5b4>
				{
					ETHdatastate++;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_UART_RxCpltCallback+0x500>)
 8001b14:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001b16:	e061      	b.n	8001bdc <HAL_UART_RxCpltCallback+0x5b4>
 8001b18:	2000037a 	.word	0x2000037a
 8001b1c:	20000210 	.word	0x20000210
 8001b20:	20000384 	.word	0x20000384
 8001b24:	20000789 	.word	0x20000789
 8001b28:	20000378 	.word	0x20000378
 8001b2c:	2000078a 	.word	0x2000078a
 8001b30:	2000078c 	.word	0x2000078c
 8001b34:	20000790 	.word	0x20000790
 8001b38:	40010c00 	.word	0x40010c00
 8001b3c:	20000794 	.word	0x20000794
 8001b40:	20000796 	.word	0x20000796
 8001b44:	20000788 	.word	0x20000788
 8001b48:	20000798 	.word	0x20000798
 8001b4c:	2000037c 	.word	0x2000037c
 8001b50:	20000584 	.word	0x20000584
 8001b54:	20000784 	.word	0x20000784
			case 16:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001b58:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x79c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	1c5a      	adds	r2, r3, #1
 8001b5e:	b2d1      	uxtb	r1, r2
 8001b60:	4a98      	ldr	r2, [pc, #608]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x79c>)
 8001b62:	7011      	strb	r1, [r2, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b98      	ldr	r3, [pc, #608]	@ (8001dc8 <HAL_UART_RxCpltCallback+0x7a0>)
 8001b68:	7819      	ldrb	r1, [r3, #0]
 8001b6a:	4b98      	ldr	r3, [pc, #608]	@ (8001dcc <HAL_UART_RxCpltCallback+0x7a4>)
 8001b6c:	5499      	strb	r1, [r3, r2]
				ETH_Checksum = Uart1_RxBuff[0];
 8001b6e:	4b96      	ldr	r3, [pc, #600]	@ (8001dc8 <HAL_UART_RxCpltCallback+0x7a0>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	461a      	mov	r2, r3
 8001b74:	4b96      	ldr	r3, [pc, #600]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x7a8>)
 8001b76:	801a      	strh	r2, [r3, #0]
				ETHdatastate++;
 8001b78:	4b96      	ldr	r3, [pc, #600]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x7ac>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	b2da      	uxtb	r2, r3
 8001b80:	4b94      	ldr	r3, [pc, #592]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x7ac>)
 8001b82:	701a      	strb	r2, [r3, #0]
				break;
 8001b84:	e02b      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
			case 17:
				ETHdatabuf[ETHdataheadnum++] = Uart1_RxBuff[0];
 8001b86:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x79c>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	b2d1      	uxtb	r1, r2
 8001b8e:	4a8d      	ldr	r2, [pc, #564]	@ (8001dc4 <HAL_UART_RxCpltCallback+0x79c>)
 8001b90:	7011      	strb	r1, [r2, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b8c      	ldr	r3, [pc, #560]	@ (8001dc8 <HAL_UART_RxCpltCallback+0x7a0>)
 8001b96:	7819      	ldrb	r1, [r3, #0]
 8001b98:	4b8c      	ldr	r3, [pc, #560]	@ (8001dcc <HAL_UART_RxCpltCallback+0x7a4>)
 8001b9a:	5499      	strb	r1, [r3, r2]
				ETH_Checksum = (ETH_Checksum << 8) + Uart1_RxBuff[0];
 8001b9c:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x7a8>)
 8001b9e:	881b      	ldrh	r3, [r3, #0]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	4a88      	ldr	r2, [pc, #544]	@ (8001dc8 <HAL_UART_RxCpltCallback+0x7a0>)
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	4413      	add	r3, r2
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	4b88      	ldr	r3, [pc, #544]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x7a8>)
 8001bae:	801a      	strh	r2, [r3, #0]

				if(ETH_Checksum == Checksum_Reverse(ETHbodybuf,ETHdatalen))
 8001bb0:	4b89      	ldr	r3, [pc, #548]	@ (8001dd8 <HAL_UART_RxCpltCallback+0x7b0>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4889      	ldr	r0, [pc, #548]	@ (8001ddc <HAL_UART_RxCpltCallback+0x7b4>)
 8001bb8:	f7ff f8a6 	bl	8000d08 <Checksum_Reverse>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b83      	ldr	r3, [pc, #524]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x7a8>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d103      	bne.n	8001bd0 <HAL_UART_RxCpltCallback+0x5a8>
				{
					ETHdataoverflag = 1;
 8001bc8:	4b85      	ldr	r3, [pc, #532]	@ (8001de0 <HAL_UART_RxCpltCallback+0x7b8>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(ETHCMD);
				}
				break;
 8001bce:	e006      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
					Resetstate(ETHCMD);
 8001bd0:	2001      	movs	r0, #1
 8001bd2:	f000 fadd 	bl	8002190 <Resetstate>
				break;
 8001bd6:	e002      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
				break;
 8001bd8:	bf00      	nop
 8001bda:	e000      	b.n	8001bde <HAL_UART_RxCpltCallback+0x5b6>
				break;
 8001bdc:	bf00      	nop
		}
		HAL_UART_Receive_IT(&huart1,Uart1_RxBuff, 1);
 8001bde:	2201      	movs	r2, #1
 8001be0:	4979      	ldr	r1, [pc, #484]	@ (8001dc8 <HAL_UART_RxCpltCallback+0x7a0>)
 8001be2:	4880      	ldr	r0, [pc, #512]	@ (8001de4 <HAL_UART_RxCpltCallback+0x7bc>)
 8001be4:	f002 fca9 	bl	800453a <HAL_UART_Receive_IT>
	}
	if(huart->Instance == UART5)				//如果产生中断的是串口5
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a7e      	ldr	r2, [pc, #504]	@ (8001de8 <HAL_UART_RxCpltCallback+0x7c0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	f040 8140 	bne.w	8001e74 <HAL_UART_RxCpltCallback+0x84c>
	{
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
		Downdatatimeoutnum = 0;
 8001bf4:	4b7d      	ldr	r3, [pc, #500]	@ (8001dec <HAL_UART_RxCpltCallback+0x7c4>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	801a      	strh	r2, [r3, #0]
		switch(DOWNdatastate)
 8001bfa:	4b7d      	ldr	r3, [pc, #500]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b07      	cmp	r3, #7
 8001c00:	f200 8133 	bhi.w	8001e6a <HAL_UART_RxCpltCallback+0x842>
 8001c04:	a201      	add	r2, pc, #4	@ (adr r2, 8001c0c <HAL_UART_RxCpltCallback+0x5e4>)
 8001c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0a:	bf00      	nop
 8001c0c:	08001c2d 	.word	0x08001c2d
 8001c10:	08001c61 	.word	0x08001c61
 8001c14:	08001c95 	.word	0x08001c95
 8001c18:	08001cc5 	.word	0x08001cc5
 8001c1c:	08001cfb 	.word	0x08001cfb
 8001c20:	08001d4b 	.word	0x08001d4b
 8001c24:	08001d95 	.word	0x08001d95
 8001c28:	08001e15 	.word	0x08001e15
		{
			case 0:
				if(Uart5_RxBuff[0] == 0x66)
 8001c2c:	4b71      	ldr	r3, [pc, #452]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b66      	cmp	r3, #102	@ 0x66
 8001c32:	d111      	bne.n	8001c58 <HAL_UART_RxCpltCallback+0x630>
				{
					DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001c34:	4b70      	ldr	r3, [pc, #448]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	b2d1      	uxtb	r1, r2
 8001c3c:	4a6e      	ldr	r2, [pc, #440]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c3e:	7011      	strb	r1, [r2, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b6c      	ldr	r3, [pc, #432]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001c44:	7819      	ldrb	r1, [r3, #0]
 8001c46:	4b6d      	ldr	r3, [pc, #436]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001c48:	5499      	strb	r1, [r3, r2]
					DOWNdatastate++;
 8001c4a:	4b69      	ldr	r3, [pc, #420]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4b67      	ldr	r3, [pc, #412]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001c54:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(TOOLDATA);
				}
				break;
 8001c56:	e108      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
					Resetstate(TOOLDATA);
 8001c58:	2002      	movs	r0, #2
 8001c5a:	f000 fa99 	bl	8002190 <Resetstate>
				break;
 8001c5e:	e104      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
			case 1:
				if(Uart5_RxBuff[0] == 0xCC)
 8001c60:	4b64      	ldr	r3, [pc, #400]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2bcc      	cmp	r3, #204	@ 0xcc
 8001c66:	d111      	bne.n	8001c8c <HAL_UART_RxCpltCallback+0x664>
				{
					DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001c68:	4b63      	ldr	r3, [pc, #396]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	1c5a      	adds	r2, r3, #1
 8001c6e:	b2d1      	uxtb	r1, r2
 8001c70:	4a61      	ldr	r2, [pc, #388]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c72:	7011      	strb	r1, [r2, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4b5f      	ldr	r3, [pc, #380]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001c78:	7819      	ldrb	r1, [r3, #0]
 8001c7a:	4b60      	ldr	r3, [pc, #384]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001c7c:	5499      	strb	r1, [r3, r2]
					DOWNdatastate++;
 8001c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	3301      	adds	r3, #1
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b5a      	ldr	r3, [pc, #360]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001c88:	701a      	strb	r2, [r3, #0]
				}
				else
				{
					Resetstate(TOOLDATA);
				}
				break;
 8001c8a:	e0ee      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
					Resetstate(TOOLDATA);
 8001c8c:	2002      	movs	r0, #2
 8001c8e:	f000 fa7f 	bl	8002190 <Resetstate>
				break;
 8001c92:	e0ea      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
			case 2:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001c94:	4b58      	ldr	r3, [pc, #352]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	b2d1      	uxtb	r1, r2
 8001c9c:	4a56      	ldr	r2, [pc, #344]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001c9e:	7011      	strb	r1, [r2, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b54      	ldr	r3, [pc, #336]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001ca4:	7819      	ldrb	r1, [r3, #0]
 8001ca6:	4b55      	ldr	r3, [pc, #340]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001ca8:	5499      	strb	r1, [r3, r2]
				DOWNdatalen = Uart5_RxBuff[0]<<8;
 8001caa:	4b52      	ldr	r3, [pc, #328]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	021b      	lsls	r3, r3, #8
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b53      	ldr	r3, [pc, #332]	@ (8001e00 <HAL_UART_RxCpltCallback+0x7d8>)
 8001cb4:	801a      	strh	r2, [r3, #0]
				DOWNdatastate++;
 8001cb6:	4b4e      	ldr	r3, [pc, #312]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b4c      	ldr	r3, [pc, #304]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001cc0:	701a      	strb	r2, [r3, #0]
				break;
 8001cc2:	e0d2      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
			case 3:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001cc4:	4b4c      	ldr	r3, [pc, #304]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	b2d1      	uxtb	r1, r2
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001cce:	7011      	strb	r1, [r2, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b48      	ldr	r3, [pc, #288]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001cd4:	7819      	ldrb	r1, [r3, #0]
 8001cd6:	4b49      	ldr	r3, [pc, #292]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001cd8:	5499      	strb	r1, [r3, r2]
				DOWNdatalen = DOWNdatalen + Uart5_RxBuff[0];
 8001cda:	4b46      	ldr	r3, [pc, #280]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4b47      	ldr	r3, [pc, #284]	@ (8001e00 <HAL_UART_RxCpltCallback+0x7d8>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	4b45      	ldr	r3, [pc, #276]	@ (8001e00 <HAL_UART_RxCpltCallback+0x7d8>)
 8001cea:	801a      	strh	r2, [r3, #0]
				DOWNdatastate++;
 8001cec:	4b40      	ldr	r3, [pc, #256]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	b2da      	uxtb	r2, r3
 8001cf4:	4b3e      	ldr	r3, [pc, #248]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001cf6:	701a      	strb	r2, [r3, #0]
				break;
 8001cf8:	e0b7      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
			case 4:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];		//数据类型，井下上传只有服务表数据，应为0x01
 8001cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	b2d1      	uxtb	r1, r2
 8001d02:	4a3d      	ldr	r2, [pc, #244]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001d04:	7011      	strb	r1, [r2, #0]
 8001d06:	461a      	mov	r2, r3
 8001d08:	4b3a      	ldr	r3, [pc, #232]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001d0a:	7819      	ldrb	r1, [r3, #0]
 8001d0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001d0e:	5499      	strb	r1, [r3, r2]
				if(Uart5_RxBuff[0] == 0x01)
 8001d10:	4b38      	ldr	r3, [pc, #224]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d106      	bne.n	8001d26 <HAL_UART_RxCpltCallback+0x6fe>
				{
					DOWNdatastate++;
 8001d18:	4b35      	ldr	r3, [pc, #212]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	4b33      	ldr	r3, [pc, #204]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d22:	701a      	strb	r2, [r3, #0]
					Downtoolctrlcmdback = true;
					DOWNdatastate++;
				}
				else
					Resetstate(TOOLDATA);
				break;
 8001d24:	e0a1      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
				else if(Uart5_RxBuff[0] == 0x02)
 8001d26:	4b33      	ldr	r3, [pc, #204]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d109      	bne.n	8001d42 <HAL_UART_RxCpltCallback+0x71a>
					Downtoolctrlcmdback = true;
 8001d2e:	4b35      	ldr	r3, [pc, #212]	@ (8001e04 <HAL_UART_RxCpltCallback+0x7dc>)
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
					DOWNdatastate++;
 8001d34:	4b2e      	ldr	r3, [pc, #184]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d3e:	701a      	strb	r2, [r3, #0]
				break;
 8001d40:	e093      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
					Resetstate(TOOLDATA);
 8001d42:	2002      	movs	r0, #2
 8001d44:	f000 fa24 	bl	8002190 <Resetstate>
				break;
 8001d48:	e08f      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
			case 5:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	1c5a      	adds	r2, r3, #1
 8001d50:	b2d1      	uxtb	r1, r2
 8001d52:	4a29      	ldr	r2, [pc, #164]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001d54:	7011      	strb	r1, [r2, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	4b26      	ldr	r3, [pc, #152]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001d5a:	7819      	ldrb	r1, [r3, #0]
 8001d5c:	4b27      	ldr	r3, [pc, #156]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001d5e:	5499      	strb	r1, [r3, r2]
				DOWNbodybuf[DOWNdatabodynum++] = Uart5_RxBuff[0];
 8001d60:	4b29      	ldr	r3, [pc, #164]	@ (8001e08 <HAL_UART_RxCpltCallback+0x7e0>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	b2d1      	uxtb	r1, r2
 8001d68:	4a27      	ldr	r2, [pc, #156]	@ (8001e08 <HAL_UART_RxCpltCallback+0x7e0>)
 8001d6a:	7011      	strb	r1, [r2, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b21      	ldr	r3, [pc, #132]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001d70:	7819      	ldrb	r1, [r3, #0]
 8001d72:	4b26      	ldr	r3, [pc, #152]	@ (8001e0c <HAL_UART_RxCpltCallback+0x7e4>)
 8001d74:	5499      	strb	r1, [r3, r2]
				if(DOWNdatabodynum >= DOWNdatalen-1)
 8001d76:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <HAL_UART_RxCpltCallback+0x7e0>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4b20      	ldr	r3, [pc, #128]	@ (8001e00 <HAL_UART_RxCpltCallback+0x7d8>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	3b01      	subs	r3, #1
 8001d82:	429a      	cmp	r2, r3
 8001d84:	db70      	blt.n	8001e68 <HAL_UART_RxCpltCallback+0x840>
				{
					DOWNdatastate++;
 8001d86:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001d90:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001d92:	e069      	b.n	8001e68 <HAL_UART_RxCpltCallback+0x840>
			case 6:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001d94:	4b18      	ldr	r3, [pc, #96]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	b2d1      	uxtb	r1, r2
 8001d9c:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_UART_RxCpltCallback+0x7d0>)
 8001d9e:	7011      	strb	r1, [r2, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001da4:	7819      	ldrb	r1, [r3, #0]
 8001da6:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <HAL_UART_RxCpltCallback+0x7d4>)
 8001da8:	5499      	strb	r1, [r3, r2]
				DOWN_Checksum = Uart5_RxBuff[0]<<8;
 8001daa:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <HAL_UART_RxCpltCallback+0x7cc>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	4b17      	ldr	r3, [pc, #92]	@ (8001e10 <HAL_UART_RxCpltCallback+0x7e8>)
 8001db4:	801a      	strh	r2, [r3, #0]
				DOWNdatastate++;
 8001db6:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001df0 <HAL_UART_RxCpltCallback+0x7c8>)
 8001dc0:	701a      	strb	r2, [r3, #0]
				break;
 8001dc2:	e052      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
 8001dc4:	2000037a 	.word	0x2000037a
 8001dc8:	20000210 	.word	0x20000210
 8001dcc:	20000384 	.word	0x20000384
 8001dd0:	20000798 	.word	0x20000798
 8001dd4:	20000378 	.word	0x20000378
 8001dd8:	20000784 	.word	0x20000784
 8001ddc:	20000584 	.word	0x20000584
 8001de0:	2000079c 	.word	0x2000079c
 8001de4:	200002a8 	.word	0x200002a8
 8001de8:	40005000 	.word	0x40005000
 8001dec:	2000020c 	.word	0x2000020c
 8001df0:	20000379 	.word	0x20000379
 8001df4:	20000214 	.word	0x20000214
 8001df8:	2000037b 	.word	0x2000037b
 8001dfc:	20000484 	.word	0x20000484
 8001e00:	20000786 	.word	0x20000786
 8001e04:	2000079e 	.word	0x2000079e
 8001e08:	2000037d 	.word	0x2000037d
 8001e0c:	20000684 	.word	0x20000684
 8001e10:	2000079a 	.word	0x2000079a
			case 7:
				DOWNdatabuf[DOWNheaddatanum++] = Uart5_RxBuff[0];
 8001e14:	4b19      	ldr	r3, [pc, #100]	@ (8001e7c <HAL_UART_RxCpltCallback+0x854>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	1c5a      	adds	r2, r3, #1
 8001e1a:	b2d1      	uxtb	r1, r2
 8001e1c:	4a17      	ldr	r2, [pc, #92]	@ (8001e7c <HAL_UART_RxCpltCallback+0x854>)
 8001e1e:	7011      	strb	r1, [r2, #0]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <HAL_UART_RxCpltCallback+0x858>)
 8001e24:	7819      	ldrb	r1, [r3, #0]
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <HAL_UART_RxCpltCallback+0x85c>)
 8001e28:	5499      	strb	r1, [r3, r2]
				DOWN_Checksum = DOWN_Checksum + Uart5_RxBuff[0];
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <HAL_UART_RxCpltCallback+0x858>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <HAL_UART_RxCpltCallback+0x860>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	4413      	add	r3, r2
 8001e36:	b29a      	uxth	r2, r3
 8001e38:	4b13      	ldr	r3, [pc, #76]	@ (8001e88 <HAL_UART_RxCpltCallback+0x860>)
 8001e3a:	801a      	strh	r2, [r3, #0]
				if(DOWN_Checksum == Checksum_sum(DOWNdatabuf,DOWNheaddatanum-2))
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <HAL_UART_RxCpltCallback+0x854>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	3b02      	subs	r3, #2
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4619      	mov	r1, r3
 8001e46:	480f      	ldr	r0, [pc, #60]	@ (8001e84 <HAL_UART_RxCpltCallback+0x85c>)
 8001e48:	f7fe ffba 	bl	8000dc0 <Checksum_sum>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <HAL_UART_RxCpltCallback+0x860>)
 8001e52:	881b      	ldrh	r3, [r3, #0]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d103      	bne.n	8001e60 <HAL_UART_RxCpltCallback+0x838>
				{
					DOWNdataoverflag = 1;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <HAL_UART_RxCpltCallback+0x864>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
				else
				{
					Resetstate(TOOLDATA);
				}

				break;
 8001e5e:	e004      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
					Resetstate(TOOLDATA);
 8001e60:	2002      	movs	r0, #2
 8001e62:	f000 f995 	bl	8002190 <Resetstate>
				break;
 8001e66:	e000      	b.n	8001e6a <HAL_UART_RxCpltCallback+0x842>
				break;
 8001e68:	bf00      	nop
		}
		HAL_UART_Receive_IT(&huart5,Uart5_RxBuff,1);
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	4904      	ldr	r1, [pc, #16]	@ (8001e80 <HAL_UART_RxCpltCallback+0x858>)
 8001e6e:	4808      	ldr	r0, [pc, #32]	@ (8001e90 <HAL_UART_RxCpltCallback+0x868>)
 8001e70:	f002 fb63 	bl	800453a <HAL_UART_Receive_IT>
	}
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	2000037b 	.word	0x2000037b
 8001e80:	20000214 	.word	0x20000214
 8001e84:	20000484 	.word	0x20000484
 8001e88:	2000079a 	.word	0x2000079a
 8001e8c:	2000079d 	.word	0x2000079d
 8001e90:	20000260 	.word	0x20000260

08001e94 <DMA1_Channel4_IRQHandler>:
/* USER CODE BEGIN 1 */

void DMA1_Channel4_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e98:	4802      	ldr	r0, [pc, #8]	@ (8001ea4 <DMA1_Channel4_IRQHandler+0x10>)
 8001e9a:	f000 ff01 	bl	8002ca0 <HAL_DMA_IRQHandler>
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200002f0 	.word	0x200002f0

08001ea8 <DMA2_Channel4_5_IRQHandler>:

void DMA2_Channel4_5_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_usart4_tx);
 8001eac:	4802      	ldr	r0, [pc, #8]	@ (8001eb8 <DMA2_Channel4_5_IRQHandler+0x10>)
 8001eae:	f000 fef7 	bl	8002ca0 <HAL_DMA_IRQHandler>
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000334 	.word	0x20000334

08001ebc <Downcmdsend>:

unsigned char Sertableactbuf[50];
unsigned char Contralcmdbuf[50];

void Downcmdsend (uint8_t type)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
	if(type == SERVICETABLE)
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d157      	bne.n	8001f7c <Downcmdsend+0xc0>
	{
		Downcmdbuf[0] = 0x55;  								//发送包头
 8001ecc:	4b60      	ldr	r3, [pc, #384]	@ (8002050 <Downcmdsend+0x194>)
 8001ece:	2255      	movs	r2, #85	@ 0x55
 8001ed0:	701a      	strb	r2, [r3, #0]
		Downcmdbuf[1] = 0xAA;
 8001ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8002050 <Downcmdsend+0x194>)
 8001ed4:	22aa      	movs	r2, #170	@ 0xaa
 8001ed6:	705a      	strb	r2, [r3, #1]
		Downcmdbuf[2] = (Sertableactlen+1)>>8;						//Sertableactlen+1:上位机数据体长度+Downcmdbuf[3]
 8001ed8:	4b5e      	ldr	r3, [pc, #376]	@ (8002054 <Downcmdsend+0x198>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	3301      	adds	r3, #1
 8001ede:	121b      	asrs	r3, r3, #8
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8002050 <Downcmdsend+0x194>)
 8001ee4:	709a      	strb	r2, [r3, #2]
		Downcmdbuf[3] = Sertableactlen+1;
 8001ee6:	4b5b      	ldr	r3, [pc, #364]	@ (8002054 <Downcmdsend+0x198>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	3301      	adds	r3, #1
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4b57      	ldr	r3, [pc, #348]	@ (8002050 <Downcmdsend+0x194>)
 8001ef2:	70da      	strb	r2, [r3, #3]
		Downcmdbuf[4] = SERVICETABLE;						//数据类型，不属于上位机数据体
 8001ef4:	4b56      	ldr	r3, [pc, #344]	@ (8002050 <Downcmdsend+0x194>)
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	711a      	strb	r2, [r3, #4]

		for(unsigned char i=0;i<Sertableactlen;i++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	73fb      	strb	r3, [r7, #15]
 8001efe:	e009      	b.n	8001f14 <Downcmdsend+0x58>
		{
			Downcmdbuf[i+5] = Sertableactbuf[i];				//上位机数据体
 8001f00:	7bfa      	ldrb	r2, [r7, #15]
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	3305      	adds	r3, #5
 8001f06:	4954      	ldr	r1, [pc, #336]	@ (8002058 <Downcmdsend+0x19c>)
 8001f08:	5c89      	ldrb	r1, [r1, r2]
 8001f0a:	4a51      	ldr	r2, [pc, #324]	@ (8002050 <Downcmdsend+0x194>)
 8001f0c:	54d1      	strb	r1, [r2, r3]
		for(unsigned char i=0;i<Sertableactlen;i++)
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
 8001f10:	3301      	adds	r3, #1
 8001f12:	73fb      	strb	r3, [r7, #15]
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	4b4e      	ldr	r3, [pc, #312]	@ (8002054 <Downcmdsend+0x198>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d3ef      	bcc.n	8001f00 <Downcmdsend+0x44>
		}
		Downcmdbuf[Sertableactlen+5] = Checksum_sum(Downcmdbuf,Sertableactlen+5)>>8;
 8001f20:	4b4c      	ldr	r3, [pc, #304]	@ (8002054 <Downcmdsend+0x198>)
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	3305      	adds	r3, #5
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4849      	ldr	r0, [pc, #292]	@ (8002050 <Downcmdsend+0x194>)
 8001f2c:	f7fe ff48 	bl	8000dc0 <Checksum_sum>
 8001f30:	4603      	mov	r3, r0
 8001f32:	0a1b      	lsrs	r3, r3, #8
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <Downcmdsend+0x198>)
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	3305      	adds	r3, #5
 8001f3c:	b2d1      	uxtb	r1, r2
 8001f3e:	4a44      	ldr	r2, [pc, #272]	@ (8002050 <Downcmdsend+0x194>)
 8001f40:	54d1      	strb	r1, [r2, r3]
		Downcmdbuf[Sertableactlen+6] = Checksum_sum(Downcmdbuf,Sertableactlen+5);
 8001f42:	4b44      	ldr	r3, [pc, #272]	@ (8002054 <Downcmdsend+0x198>)
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	3305      	adds	r3, #5
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4840      	ldr	r0, [pc, #256]	@ (8002050 <Downcmdsend+0x194>)
 8001f4e:	f7fe ff37 	bl	8000dc0 <Checksum_sum>
 8001f52:	4603      	mov	r3, r0
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b3f      	ldr	r3, [pc, #252]	@ (8002054 <Downcmdsend+0x198>)
 8001f58:	881b      	ldrh	r3, [r3, #0]
 8001f5a:	3306      	adds	r3, #6
 8001f5c:	b2d1      	uxtb	r1, r2
 8001f5e:	4a3c      	ldr	r2, [pc, #240]	@ (8002050 <Downcmdsend+0x194>)
 8001f60:	54d1      	strb	r1, [r2, r3]
		ComSendBuf(COM5,Downcmdbuf,Sertableactlen+7);			//ETH_Datalen+6:上位机数据体+2byte帧头+2byte长度和数据类型+2byte校验和/0-ETH_Datalen+5
 8001f62:	4b3c      	ldr	r3, [pc, #240]	@ (8002054 <Downcmdsend+0x198>)
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	3307      	adds	r3, #7
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	4938      	ldr	r1, [pc, #224]	@ (8002050 <Downcmdsend+0x194>)
 8001f6e:	20ee      	movs	r0, #238	@ 0xee
 8001f70:	f7ff fb2c 	bl	80015cc <ComSendBuf>
		Workmode = 0;
 8001f74:	4b39      	ldr	r3, [pc, #228]	@ (800205c <Downcmdsend+0x1a0>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	701a      	strb	r2, [r3, #0]

		//ComSendBuf(COM5,Downcmdbuf,ETH_Datalen+6);			//ETH_Datalen+6:上位机数据体+2byte帧头+2byte长度和数据类型+2byte校验和/0-ETH_Datalen+5
		Workmode = 0;
	}*/
	/***************************************************************************/
}
 8001f7a:	e064      	b.n	8002046 <Downcmdsend+0x18a>
	else if(type == CONTRALCMD)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d161      	bne.n	8002046 <Downcmdsend+0x18a>
		Downcmdbuf[0] = 0x55;  								//发送包头
 8001f82:	4b33      	ldr	r3, [pc, #204]	@ (8002050 <Downcmdsend+0x194>)
 8001f84:	2255      	movs	r2, #85	@ 0x55
 8001f86:	701a      	strb	r2, [r3, #0]
		Downcmdbuf[1] = 0xAA;
 8001f88:	4b31      	ldr	r3, [pc, #196]	@ (8002050 <Downcmdsend+0x194>)
 8001f8a:	22aa      	movs	r2, #170	@ 0xaa
 8001f8c:	705a      	strb	r2, [r3, #1]
		Downcmdbuf[2] = (Contralcmdlen+3)>>8;
 8001f8e:	4b34      	ldr	r3, [pc, #208]	@ (8002060 <Downcmdsend+0x1a4>)
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	3303      	adds	r3, #3
 8001f94:	121b      	asrs	r3, r3, #8
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	4b2d      	ldr	r3, [pc, #180]	@ (8002050 <Downcmdsend+0x194>)
 8001f9a:	709a      	strb	r2, [r3, #2]
		Downcmdbuf[3] = Contralcmdlen+3;
 8001f9c:	4b30      	ldr	r3, [pc, #192]	@ (8002060 <Downcmdsend+0x1a4>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	3303      	adds	r3, #3
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8002050 <Downcmdsend+0x194>)
 8001fa8:	70da      	strb	r2, [r3, #3]
		Downcmdbuf[4] = CONTRALCMD;							//数据类型，不属于上位机数据体
 8001faa:	4b29      	ldr	r3, [pc, #164]	@ (8002050 <Downcmdsend+0x194>)
 8001fac:	2202      	movs	r2, #2
 8001fae:	711a      	strb	r2, [r3, #4]
		Downcmdbuf[5] = Tooladdress;						//命令字，切割仪器为5004
 8001fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8002064 <Downcmdsend+0x1a8>)
 8001fb2:	781a      	ldrb	r2, [r3, #0]
 8001fb4:	4b26      	ldr	r3, [pc, #152]	@ (8002050 <Downcmdsend+0x194>)
 8001fb6:	715a      	strb	r2, [r3, #5]
		Downcmdbuf[6] = Cmdword>>8;
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <Downcmdsend+0x1ac>)
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4b23      	ldr	r3, [pc, #140]	@ (8002050 <Downcmdsend+0x194>)
 8001fc4:	719a      	strb	r2, [r3, #6]
		for(uint8_t i=0;i<Contralcmdlen;i++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	73bb      	strb	r3, [r7, #14]
 8001fca:	e009      	b.n	8001fe0 <Downcmdsend+0x124>
			Downcmdbuf[i+7] = Contralcmdbuf[i];				//上位机数据体，切割仪器控制命令为8字节
 8001fcc:	7bba      	ldrb	r2, [r7, #14]
 8001fce:	7bbb      	ldrb	r3, [r7, #14]
 8001fd0:	3307      	adds	r3, #7
 8001fd2:	4926      	ldr	r1, [pc, #152]	@ (800206c <Downcmdsend+0x1b0>)
 8001fd4:	5c89      	ldrb	r1, [r1, r2]
 8001fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8002050 <Downcmdsend+0x194>)
 8001fd8:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0;i<Contralcmdlen;i++)
 8001fda:	7bbb      	ldrb	r3, [r7, #14]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	73bb      	strb	r3, [r7, #14]
 8001fe0:	7bbb      	ldrb	r3, [r7, #14]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	4b1e      	ldr	r3, [pc, #120]	@ (8002060 <Downcmdsend+0x1a4>)
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d3ef      	bcc.n	8001fcc <Downcmdsend+0x110>
		Downcmdbuf[Contralcmdlen+7] = Checksum_sum(Downcmdbuf,Contralcmdlen+7)>>8;
 8001fec:	4b1c      	ldr	r3, [pc, #112]	@ (8002060 <Downcmdsend+0x1a4>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	3307      	adds	r3, #7
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4816      	ldr	r0, [pc, #88]	@ (8002050 <Downcmdsend+0x194>)
 8001ff8:	f7fe fee2 	bl	8000dc0 <Checksum_sum>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	0a1b      	lsrs	r3, r3, #8
 8002000:	b29a      	uxth	r2, r3
 8002002:	4b17      	ldr	r3, [pc, #92]	@ (8002060 <Downcmdsend+0x1a4>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	3307      	adds	r3, #7
 8002008:	b2d1      	uxtb	r1, r2
 800200a:	4a11      	ldr	r2, [pc, #68]	@ (8002050 <Downcmdsend+0x194>)
 800200c:	54d1      	strb	r1, [r2, r3]
		Downcmdbuf[Contralcmdlen+8] = Checksum_sum(Downcmdbuf,Contralcmdlen+7);
 800200e:	4b14      	ldr	r3, [pc, #80]	@ (8002060 <Downcmdsend+0x1a4>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	3307      	adds	r3, #7
 8002014:	b29b      	uxth	r3, r3
 8002016:	4619      	mov	r1, r3
 8002018:	480d      	ldr	r0, [pc, #52]	@ (8002050 <Downcmdsend+0x194>)
 800201a:	f7fe fed1 	bl	8000dc0 <Checksum_sum>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <Downcmdsend+0x1a4>)
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	3308      	adds	r3, #8
 8002028:	b2d1      	uxtb	r1, r2
 800202a:	4a09      	ldr	r2, [pc, #36]	@ (8002050 <Downcmdsend+0x194>)
 800202c:	54d1      	strb	r1, [r2, r3]
		ComSendBuf(COM5,Downcmdbuf,Contralcmdlen+9);			//ETH_Datalen+8:上位机数据体+2byte帧头+2byte长度和数据类型+2byte校验和+2byte命令字/0-ETH_Datalen+7
 800202e:	4b0c      	ldr	r3, [pc, #48]	@ (8002060 <Downcmdsend+0x1a4>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	3309      	adds	r3, #9
 8002034:	b29b      	uxth	r3, r3
 8002036:	461a      	mov	r2, r3
 8002038:	4905      	ldr	r1, [pc, #20]	@ (8002050 <Downcmdsend+0x194>)
 800203a:	20ee      	movs	r0, #238	@ 0xee
 800203c:	f7ff fac6 	bl	80015cc <ComSendBuf>
		Workmode = 0;
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <Downcmdsend+0x1a0>)
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
}
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	200007a0 	.word	0x200007a0
 8002054:	200001b4 	.word	0x200001b4
 8002058:	200007c0 	.word	0x200007c0
 800205c:	20000788 	.word	0x20000788
 8002060:	200001b6 	.word	0x200001b6
 8002064:	20000789 	.word	0x20000789
 8002068:	2000078a 	.word	0x2000078a
 800206c:	200007f4 	.word	0x200007f4

08002070 <Downdatasend>:


extern unsigned char Subsetnumber;
extern unsigned int Report_Timestamp;
void Downdatasend (unsigned char type)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
	Downdataloadbuf[4] = DOWNdatabodynum>>8;
 800207a:	4b3f      	ldr	r3, [pc, #252]	@ (8002178 <Downdatasend+0x108>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	121b      	asrs	r3, r3, #8
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b3e      	ldr	r3, [pc, #248]	@ (800217c <Downdatasend+0x10c>)
 8002084:	711a      	strb	r2, [r3, #4]
	Downdataloadbuf[5] = DOWNdatabodynum;
 8002086:	4b3c      	ldr	r3, [pc, #240]	@ (8002178 <Downdatasend+0x108>)
 8002088:	781a      	ldrb	r2, [r3, #0]
 800208a:	4b3c      	ldr	r3, [pc, #240]	@ (800217c <Downdatasend+0x10c>)
 800208c:	715a      	strb	r2, [r3, #5]
	Downdataloadbuf[6] = 0x22;									//从井下读数据：0x20000000，仪器采集数据上行：0x02000000
 800208e:	4b3b      	ldr	r3, [pc, #236]	@ (800217c <Downdatasend+0x10c>)
 8002090:	2222      	movs	r2, #34	@ 0x22
 8002092:	719a      	strb	r2, [r3, #6]
	Downdataloadbuf[7] = Tooladdress;
 8002094:	4b3a      	ldr	r3, [pc, #232]	@ (8002180 <Downdatasend+0x110>)
 8002096:	781a      	ldrb	r2, [r3, #0]
 8002098:	4b38      	ldr	r3, [pc, #224]	@ (800217c <Downdatasend+0x10c>)
 800209a:	71da      	strb	r2, [r3, #7]
	Downdataloadbuf[8] = Subsetnumber>>8;
 800209c:	4b39      	ldr	r3, [pc, #228]	@ (8002184 <Downdatasend+0x114>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	121b      	asrs	r3, r3, #8
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	4b35      	ldr	r3, [pc, #212]	@ (800217c <Downdatasend+0x10c>)
 80020a6:	721a      	strb	r2, [r3, #8]
	Downdataloadbuf[9] = Subsetnumber;							//subset号，若为命令返回参数则为命令字
 80020a8:	4b36      	ldr	r3, [pc, #216]	@ (8002184 <Downdatasend+0x114>)
 80020aa:	781a      	ldrb	r2, [r3, #0]
 80020ac:	4b33      	ldr	r3, [pc, #204]	@ (800217c <Downdatasend+0x10c>)
 80020ae:	725a      	strb	r2, [r3, #9]
	Downdataloadbuf[10] = Report_Timestamp;
 80020b0:	4b35      	ldr	r3, [pc, #212]	@ (8002188 <Downdatasend+0x118>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4b31      	ldr	r3, [pc, #196]	@ (800217c <Downdatasend+0x10c>)
 80020b8:	729a      	strb	r2, [r3, #10]
	Downdataloadbuf[11] = Report_Timestamp>>8;
 80020ba:	4b33      	ldr	r3, [pc, #204]	@ (8002188 <Downdatasend+0x118>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	0a1b      	lsrs	r3, r3, #8
 80020c0:	b2da      	uxtb	r2, r3
 80020c2:	4b2e      	ldr	r3, [pc, #184]	@ (800217c <Downdatasend+0x10c>)
 80020c4:	72da      	strb	r2, [r3, #11]
	Downdataloadbuf[12] = Report_Timestamp>>16;
 80020c6:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <Downdatasend+0x118>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	0c1b      	lsrs	r3, r3, #16
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	4b2b      	ldr	r3, [pc, #172]	@ (800217c <Downdatasend+0x10c>)
 80020d0:	731a      	strb	r2, [r3, #12]
	Downdataloadbuf[13] = Report_Timestamp>>24;					//时间标
 80020d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <Downdatasend+0x118>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	0e1b      	lsrs	r3, r3, #24
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4b28      	ldr	r3, [pc, #160]	@ (800217c <Downdatasend+0x10c>)
 80020dc:	735a      	strb	r2, [r3, #13]
	Downdataloadbuf[14] = 0x00;
 80020de:	4b27      	ldr	r3, [pc, #156]	@ (800217c <Downdatasend+0x10c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	739a      	strb	r2, [r3, #14]
	Downdataloadbuf[15] = 0x00;									//超时时间,井下仪器控制命令超时时间，暂时没有返回
 80020e4:	4b25      	ldr	r3, [pc, #148]	@ (800217c <Downdatasend+0x10c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	73da      	strb	r2, [r3, #15]
	Downdataloadbuf[16] = type;									//超时or数据
 80020ea:	4a24      	ldr	r2, [pc, #144]	@ (800217c <Downdatasend+0x10c>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	7413      	strb	r3, [r2, #16]
	Downdataloadbuf[17] = 0x00;									//预留
 80020f0:	4b22      	ldr	r3, [pc, #136]	@ (800217c <Downdatasend+0x10c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	745a      	strb	r2, [r3, #17]
	for(unsigned char i=0;i<DOWNdatabodynum;i++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
 80020fa:	e009      	b.n	8002110 <Downdatasend+0xa0>
	{
		Downdataloadbuf[18+i] = DOWNbodybuf[i];
 80020fc:	7bfa      	ldrb	r2, [r7, #15]
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	3312      	adds	r3, #18
 8002102:	4922      	ldr	r1, [pc, #136]	@ (800218c <Downdatasend+0x11c>)
 8002104:	5c89      	ldrb	r1, [r1, r2]
 8002106:	4a1d      	ldr	r2, [pc, #116]	@ (800217c <Downdatasend+0x10c>)
 8002108:	54d1      	strb	r1, [r2, r3]
	for(unsigned char i=0;i<DOWNdatabodynum;i++)
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	3301      	adds	r3, #1
 800210e:	73fb      	strb	r3, [r7, #15]
 8002110:	4b19      	ldr	r3, [pc, #100]	@ (8002178 <Downdatasend+0x108>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	7bfa      	ldrb	r2, [r7, #15]
 8002116:	429a      	cmp	r2, r3
 8002118:	d3f0      	bcc.n	80020fc <Downdatasend+0x8c>
	}
	Downdataloadbuf[DOWNdatabodynum+18] = Checksum_sum(Downdataloadbuf,DOWNdatabodynum+18)>>8;
 800211a:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <Downdatasend+0x108>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	3312      	adds	r3, #18
 8002120:	b29b      	uxth	r3, r3
 8002122:	4619      	mov	r1, r3
 8002124:	4815      	ldr	r0, [pc, #84]	@ (800217c <Downdatasend+0x10c>)
 8002126:	f7fe fe4b 	bl	8000dc0 <Checksum_sum>
 800212a:	4603      	mov	r3, r0
 800212c:	0a1b      	lsrs	r3, r3, #8
 800212e:	b29a      	uxth	r2, r3
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <Downdatasend+0x108>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	3312      	adds	r3, #18
 8002136:	b2d1      	uxtb	r1, r2
 8002138:	4a10      	ldr	r2, [pc, #64]	@ (800217c <Downdatasend+0x10c>)
 800213a:	54d1      	strb	r1, [r2, r3]
	Downdataloadbuf[DOWNdatabodynum+19] = Checksum_sum(Downdataloadbuf,DOWNdatabodynum+18);
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <Downdatasend+0x108>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	3312      	adds	r3, #18
 8002142:	b29b      	uxth	r3, r3
 8002144:	4619      	mov	r1, r3
 8002146:	480d      	ldr	r0, [pc, #52]	@ (800217c <Downdatasend+0x10c>)
 8002148:	f7fe fe3a 	bl	8000dc0 <Checksum_sum>
 800214c:	4603      	mov	r3, r0
 800214e:	461a      	mov	r2, r3
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <Downdatasend+0x108>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	3313      	adds	r3, #19
 8002156:	b2d1      	uxtb	r1, r2
 8002158:	4a08      	ldr	r2, [pc, #32]	@ (800217c <Downdatasend+0x10c>)
 800215a:	54d1      	strb	r1, [r2, r3]
	ComSendBuf(COM1,Downdataloadbuf,DOWNdatabodynum+20);
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <Downdatasend+0x108>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	3314      	adds	r3, #20
 8002162:	b29b      	uxth	r3, r3
 8002164:	461a      	mov	r2, r3
 8002166:	4905      	ldr	r1, [pc, #20]	@ (800217c <Downdatasend+0x10c>)
 8002168:	20dd      	movs	r0, #221	@ 0xdd
 800216a:	f7ff fa2f 	bl	80015cc <ComSendBuf>
}
 800216e:	bf00      	nop
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000037d 	.word	0x2000037d
 800217c:	20000014 	.word	0x20000014
 8002180:	20000789 	.word	0x20000789
 8002184:	200001ad 	.word	0x200001ad
 8002188:	20000208 	.word	0x20000208
 800218c:	20000684 	.word	0x20000684

08002190 <Resetstate>:
/* USER CODE END 1 */

void Resetstate(unsigned char tep)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
	if(tep == ETHCMD)
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d10c      	bne.n	80021ba <Resetstate+0x2a>
	{
		ETHdatabodynum = 0;
 80021a0:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <Resetstate+0x54>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]
		ETHdatastate = 0;
 80021a6:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <Resetstate+0x58>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	701a      	strb	r2, [r3, #0]
		ETHdataheadnum = 0;
 80021ac:	4b0f      	ldr	r3, [pc, #60]	@ (80021ec <Resetstate+0x5c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	701a      	strb	r2, [r3, #0]
		ETHdataoverflag = 0;
 80021b2:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <Resetstate+0x60>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
		DOWNdataoverflag = 0;
		DOWNdatastate = 0;
		DOWNheaddatanum = 0;
		DOWNdatabodynum = 0;
	}
}
 80021b8:	e00e      	b.n	80021d8 <Resetstate+0x48>
	else if(tep == TOOLDATA)
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d10b      	bne.n	80021d8 <Resetstate+0x48>
		DOWNdataoverflag = 0;
 80021c0:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <Resetstate+0x64>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	701a      	strb	r2, [r3, #0]
		DOWNdatastate = 0;
 80021c6:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <Resetstate+0x68>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
		DOWNheaddatanum = 0;
 80021cc:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <Resetstate+0x6c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	701a      	strb	r2, [r3, #0]
		DOWNdatabodynum = 0;
 80021d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002200 <Resetstate+0x70>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	701a      	strb	r2, [r3, #0]
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	bc80      	pop	{r7}
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	2000037c 	.word	0x2000037c
 80021e8:	20000378 	.word	0x20000378
 80021ec:	2000037a 	.word	0x2000037a
 80021f0:	2000079c 	.word	0x2000079c
 80021f4:	2000079d 	.word	0x2000079d
 80021f8:	20000379 	.word	0x20000379
 80021fc:	2000037b 	.word	0x2000037b
 8002200:	2000037d 	.word	0x2000037d

08002204 <main>:
  */
/* Includes ------------------------------------------------------------------*/
#include "main.h"

int main(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  init();												//硬件初始化
 8002208:	f7fe fcfa 	bl	8000c00 <init>

  while (1)
  {
	  ETH_CMDPOLL();									//ETH指令轮询
 800220c:	f7fe fe3a 	bl	8000e84 <ETH_CMDPOLL>
	  DOWN_DATAPOLL();									//DOWN数据轮询
 8002210:	f7fe ff36 	bl	8001080 <DOWN_DATAPOLL>
	  Sendtimestamp();									//时间深度同步
 8002214:	f7fe ff64 	bl	80010e0 <Sendtimestamp>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002218:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800221c:	4803      	ldr	r0, [pc, #12]	@ (800222c <main+0x28>)
 800221e:	f001 f96c 	bl	80034fa <HAL_GPIO_TogglePin>

	  IWDG_FEED_DOG();									//喂狗，超过410ms未清看门狗，系统复位
 8002222:	f7fe fd67 	bl	8000cf4 <IWDG_FEED_DOG>
	  ETH_CMDPOLL();									//ETH指令轮询
 8002226:	bf00      	nop
 8002228:	e7f0      	b.n	800220c <main+0x8>
 800222a:	bf00      	nop
 800222c:	40010c00 	.word	0x40010c00

08002230 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002230:	f7fe f8a6 	bl	8000380 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002234:	480b      	ldr	r0, [pc, #44]	@ (8002264 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002236:	490c      	ldr	r1, [pc, #48]	@ (8002268 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002238:	4a0c      	ldr	r2, [pc, #48]	@ (800226c <LoopFillZerobss+0x16>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800223c:	e002      	b.n	8002244 <LoopCopyDataInit>

0800223e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002242:	3304      	adds	r3, #4

08002244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002248:	d3f9      	bcc.n	800223e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800224a:	4a09      	ldr	r2, [pc, #36]	@ (8002270 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800224c:	4c09      	ldr	r4, [pc, #36]	@ (8002274 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002250:	e001      	b.n	8002256 <LoopFillZerobss>

08002252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002254:	3204      	adds	r2, #4

08002256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002258:	d3fb      	bcc.n	8002252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800225a:	f003 f88b 	bl	8005374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800225e:	f7ff ffd1 	bl	8002204 <main>
  bx lr
 8002262:	4770      	bx	lr
  ldr r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002268:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 800226c:	0800615c 	.word	0x0800615c
  ldr r2, =_sbss
 8002270:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 8002274:	20000e2c 	.word	0x20000e2c

08002278 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002278:	e7fe      	b.n	8002278 <ADC1_2_IRQHandler>
	...

0800227c <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8002282:	4b21      	ldr	r3, [pc, #132]	@ (8002308 <_DoInit+0x8c>)
 8002284:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2203      	movs	r2, #3
 800228a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2203      	movs	r2, #3
 8002290:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a1d      	ldr	r2, [pc, #116]	@ (800230c <_DoInit+0x90>)
 8002296:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a1d      	ldr	r2, [pc, #116]	@ (8002310 <_DoInit+0x94>)
 800229c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022a4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	4a14      	ldr	r2, [pc, #80]	@ (800230c <_DoInit+0x90>)
 80022bc:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a14      	ldr	r2, [pc, #80]	@ (8002314 <_DoInit+0x98>)
 80022c2:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2210      	movs	r2, #16
 80022c8:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3307      	adds	r3, #7
 80022e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002318 <_DoInit+0x9c>)
 80022e2:	6810      	ldr	r0, [r2, #0]
 80022e4:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a0c      	ldr	r2, [pc, #48]	@ (800231c <_DoInit+0xa0>)
 80022ea:	6810      	ldr	r0, [r2, #0]
 80022ec:	6018      	str	r0, [r3, #0]
 80022ee:	8891      	ldrh	r1, [r2, #4]
 80022f0:	7992      	ldrb	r2, [r2, #6]
 80022f2:	8099      	strh	r1, [r3, #4]
 80022f4:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2220      	movs	r2, #32
 80022fa:	719a      	strb	r2, [r3, #6]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000828 	.word	0x20000828
 800230c:	08005ce0 	.word	0x08005ce0
 8002310:	200008d0 	.word	0x200008d0
 8002314:	20000cd0 	.word	0x20000cd0
 8002318:	08005cec 	.word	0x08005cec
 800231c:	08005cf0 	.word	0x08005cf0

08002320 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800232c:	2300      	movs	r3, #0
 800232e:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	429a      	cmp	r2, r3
 8002342:	d905      	bls.n	8002350 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	e007      	b.n	8002360 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	6939      	ldr	r1, [r7, #16]
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	1acb      	subs	r3, r1, r3
 800235a:	4413      	add	r3, r2
 800235c:	3b01      	subs	r3, #1
 800235e:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	69fa      	ldr	r2, [r7, #28]
 800236a:	4293      	cmp	r3, r2
 800236c:	bf28      	it	cs
 800236e:	4613      	movcs	r3, r2
 8002370:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8002372:	69fa      	ldr	r2, [r7, #28]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4293      	cmp	r3, r2
 8002378:	bf28      	it	cs
 800237a:	4613      	movcs	r3, r2
 800237c:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	4413      	add	r3, r2
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	68b9      	ldr	r1, [r7, #8]
 800238a:	4618      	mov	r0, r3
 800238c:	f003 f818 	bl	80053c0 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	4413      	add	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8002398:	68ba      	ldr	r2, [r7, #8]
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	4413      	add	r3, r2
 800239e:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80023a8:	697a      	ldr	r2, [r7, #20]
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	4413      	add	r3, r2
 80023ae:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d101      	bne.n	80023be <_WriteBlocking+0x9e>
      WrOff = 0u;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1b5      	bne.n	8002336 <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 80023ca:	69bb      	ldr	r3, [r7, #24]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3720      	adds	r7, #32
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d90e      	bls.n	8002416 <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	4413      	add	r3, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	68b9      	ldr	r1, [r7, #8]
 8002404:	4618      	mov	r0, r3
 8002406:	f002 ffdb 	bl	80053c0 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 800240a:	69fa      	ldr	r2, [r7, #28]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	441a      	add	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8002414:	e01a      	b.n	800244c <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	4413      	add	r3, r2
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	4618      	mov	r0, r3
 8002428:	f002 ffca 	bl	80053c0 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6858      	ldr	r0, [r3, #4]
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4413      	add	r3, r2
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	4619      	mov	r1, r3
 8002442:	f002 ffbd 	bl	80053c0 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	60da      	str	r2, [r3, #12]
}
 800244c:	bf00      	nop
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8002454:	b480      	push	{r7}
 8002456:	b087      	sub	sp, #28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	429a      	cmp	r2, r3
 800246e:	d808      	bhi.n	8002482 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	1ad2      	subs	r2, r2, r3
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4413      	add	r3, r2
 800247c:	3b01      	subs	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	e004      	b.n	800248c <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8002482:	693a      	ldr	r2, [r7, #16]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	3b01      	subs	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
  }
  return r;
 800248c:	697b      	ldr	r3, [r7, #20]
}
 800248e:	4618      	mov	r0, r3
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8002498:	b580      	push	{r7, lr}
 800249a:	b088      	sub	sp, #32
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	4613      	mov	r3, r2
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002534 <SEGGER_RTT_WriteNoLock+0x9c>)
 80024b6:	4413      	add	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d029      	beq.n	8002516 <SEGGER_RTT_WriteNoLock+0x7e>
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d82e      	bhi.n	8002524 <SEGGER_RTT_WriteNoLock+0x8c>
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <SEGGER_RTT_WriteNoLock+0x38>
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d013      	beq.n	80024f6 <SEGGER_RTT_WriteNoLock+0x5e>
 80024ce:	e029      	b.n	8002524 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80024d0:	6978      	ldr	r0, [r7, #20]
 80024d2:	f7ff ffbf 	bl	8002454 <_GetAvailWriteSpace>
 80024d6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d202      	bcs.n	80024e6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80024e4:	e021      	b.n	800252a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	69b9      	ldr	r1, [r7, #24]
 80024ee:	6978      	ldr	r0, [r7, #20]
 80024f0:	f7ff ff70 	bl	80023d4 <_WriteNoCheck>
    break;
 80024f4:	e019      	b.n	800252a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80024f6:	6978      	ldr	r0, [r7, #20]
 80024f8:	f7ff ffac 	bl	8002454 <_GetAvailWriteSpace>
 80024fc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4293      	cmp	r3, r2
 8002504:	bf28      	it	cs
 8002506:	4613      	movcs	r3, r2
 8002508:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800250a:	69fa      	ldr	r2, [r7, #28]
 800250c:	69b9      	ldr	r1, [r7, #24]
 800250e:	6978      	ldr	r0, [r7, #20]
 8002510:	f7ff ff60 	bl	80023d4 <_WriteNoCheck>
    break;
 8002514:	e009      	b.n	800252a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	69b9      	ldr	r1, [r7, #24]
 800251a:	6978      	ldr	r0, [r7, #20]
 800251c:	f7ff ff00 	bl	8002320 <_WriteBlocking>
 8002520:	61f8      	str	r0, [r7, #28]
    break;
 8002522:	e002      	b.n	800252a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
    break;
 8002528:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800252a:	69fb      	ldr	r3, [r7, #28]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3720      	adds	r7, #32
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000828 	.word	0x20000828

08002538 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8002544:	4b0d      	ldr	r3, [pc, #52]	@ (800257c <SEGGER_RTT_Write+0x44>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <SEGGER_RTT_Write+0x18>
 800254c:	f7ff fe96 	bl	800227c <_DoInit>
  SEGGER_RTT_LOCK();
 8002550:	f3ef 8311 	mrs	r3, BASEPRI
 8002554:	f04f 0120 	mov.w	r1, #32
 8002558:	f381 8811 	msr	BASEPRI, r1
 800255c:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f7ff ff98 	bl	8002498 <SEGGER_RTT_WriteNoLock>
 8002568:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8002570:	693b      	ldr	r3, [r7, #16]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000828 	.word	0x20000828

08002580 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  _DoInit();
 8002584:	f7ff fe7a 	bl	800227c <_DoInit>
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002590:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <HAL_Init+0x28>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a07      	ldr	r2, [pc, #28]	@ (80025b4 <HAL_Init+0x28>)
 8002596:	f043 0310 	orr.w	r3, r3, #16
 800259a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800259c:	2003      	movs	r0, #3
 800259e:	f000 f923 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025a2:	200f      	movs	r0, #15
 80025a4:	f000 f808 	bl	80025b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025a8:	f7fd fe3c 	bl	8000224 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40022000 	.word	0x40022000

080025b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025c0:	4b12      	ldr	r3, [pc, #72]	@ (800260c <HAL_InitTick+0x54>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	4b12      	ldr	r3, [pc, #72]	@ (8002610 <HAL_InitTick+0x58>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	4619      	mov	r1, r3
 80025ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80025d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 f93b 	bl	8002852 <HAL_SYSTICK_Config>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e00e      	b.n	8002604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b0f      	cmp	r3, #15
 80025ea:	d80a      	bhi.n	8002602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ec:	2200      	movs	r2, #0
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	f04f 30ff 	mov.w	r0, #4294967295
 80025f4:	f000 f903 	bl	80027fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025f8:	4a06      	ldr	r2, [pc, #24]	@ (8002614 <HAL_InitTick+0x5c>)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	e000      	b.n	8002604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20000000 	.word	0x20000000
 8002610:	20000118 	.word	0x20000118
 8002614:	20000114 	.word	0x20000114

08002618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_IncTick+0x1c>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4b05      	ldr	r3, [pc, #20]	@ (8002638 <HAL_IncTick+0x20>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4413      	add	r3, r2
 8002628:	4a03      	ldr	r2, [pc, #12]	@ (8002638 <HAL_IncTick+0x20>)
 800262a:	6013      	str	r3, [r2, #0]
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr
 8002634:	20000118 	.word	0x20000118
 8002638:	20000ce0 	.word	0x20000ce0

0800263c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return uwTick;
 8002640:	4b02      	ldr	r3, [pc, #8]	@ (800264c <HAL_GetTick+0x10>)
 8002642:	681b      	ldr	r3, [r3, #0]
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr
 800264c:	20000ce0 	.word	0x20000ce0

08002650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002660:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800266c:	4013      	ands	r3, r2
 800266e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002678:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800267c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002682:	4a04      	ldr	r2, [pc, #16]	@ (8002694 <__NVIC_SetPriorityGrouping+0x44>)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	60d3      	str	r3, [r2, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800269c:	4b04      	ldr	r3, [pc, #16]	@ (80026b0 <__NVIC_GetPriorityGrouping+0x18>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	0a1b      	lsrs	r3, r3, #8
 80026a2:	f003 0307 	and.w	r3, r3, #7
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	4603      	mov	r3, r0
 80026bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	db0b      	blt.n	80026de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	f003 021f 	and.w	r2, r3, #31
 80026cc:	4906      	ldr	r1, [pc, #24]	@ (80026e8 <__NVIC_EnableIRQ+0x34>)
 80026ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	2001      	movs	r0, #1
 80026d6:	fa00 f202 	lsl.w	r2, r0, r2
 80026da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026de:	bf00      	nop
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bc80      	pop	{r7}
 80026e6:	4770      	bx	lr
 80026e8:	e000e100 	.word	0xe000e100

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	@ (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	@ (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	@ 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b4:	d301      	bcc.n	80027ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00f      	b.n	80027da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ba:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <SysTick_Config+0x40>)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c2:	210f      	movs	r1, #15
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f7ff ff90 	bl	80026ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027cc:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <SysTick_Config+0x40>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d2:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <SysTick_Config+0x40>)
 80027d4:	2207      	movs	r2, #7
 80027d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	e000e010 	.word	0xe000e010

080027e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ff2d 	bl	8002650 <__NVIC_SetPriorityGrouping>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027fe:	b580      	push	{r7, lr}
 8002800:	b086      	sub	sp, #24
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
 800280a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002810:	f7ff ff42 	bl	8002698 <__NVIC_GetPriorityGrouping>
 8002814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	6978      	ldr	r0, [r7, #20]
 800281c:	f7ff ff90 	bl	8002740 <NVIC_EncodePriority>
 8002820:	4602      	mov	r2, r0
 8002822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002826:	4611      	mov	r1, r2
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff5f 	bl	80026ec <__NVIC_SetPriority>
}
 800282e:	bf00      	nop
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff35 	bl	80026b4 <__NVIC_EnableIRQ>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff ffa2 	bl	80027a4 <SysTick_Config>
 8002860:	4603      	mov	r3, r0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e059      	b.n	8002936 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	4b2d      	ldr	r3, [pc, #180]	@ (8002940 <HAL_DMA_Init+0xd4>)
 800288a:	429a      	cmp	r2, r3
 800288c:	d80f      	bhi.n	80028ae <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	4b2b      	ldr	r3, [pc, #172]	@ (8002944 <HAL_DMA_Init+0xd8>)
 8002896:	4413      	add	r3, r2
 8002898:	4a2b      	ldr	r2, [pc, #172]	@ (8002948 <HAL_DMA_Init+0xdc>)
 800289a:	fba2 2303 	umull	r2, r3, r2, r3
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	009a      	lsls	r2, r3, #2
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a28      	ldr	r2, [pc, #160]	@ (800294c <HAL_DMA_Init+0xe0>)
 80028aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028ac:	e00e      	b.n	80028cc <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	4b26      	ldr	r3, [pc, #152]	@ (8002950 <HAL_DMA_Init+0xe4>)
 80028b6:	4413      	add	r3, r2
 80028b8:	4a23      	ldr	r2, [pc, #140]	@ (8002948 <HAL_DMA_Init+0xdc>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	091b      	lsrs	r3, r3, #4
 80028c0:	009a      	lsls	r2, r3, #2
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a22      	ldr	r2, [pc, #136]	@ (8002954 <HAL_DMA_Init+0xe8>)
 80028ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80028e2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80028e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002908:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	40020407 	.word	0x40020407
 8002944:	bffdfff8 	.word	0xbffdfff8
 8002948:	cccccccd 	.word	0xcccccccd
 800294c:	40020000 	.word	0x40020000
 8002950:	bffdfbf8 	.word	0xbffdfbf8
 8002954:	40020400 	.word	0x40020400

08002958 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
 8002964:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_DMA_Start_IT+0x20>
 8002974:	2302      	movs	r3, #2
 8002976:	e04b      	b.n	8002a10 <HAL_DMA_Start_IT+0xb8>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b01      	cmp	r3, #1
 800298a:	d13a      	bne.n	8002a02 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2202      	movs	r2, #2
 8002990:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f022 0201 	bic.w	r2, r2, #1
 80029a8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	68b9      	ldr	r1, [r7, #8]
 80029b0:	68f8      	ldr	r0, [r7, #12]
 80029b2:	f000 fbb1 	bl	8003118 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d008      	beq.n	80029d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f042 020e 	orr.w	r2, r2, #14
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	e00f      	b.n	80029f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 0204 	bic.w	r2, r2, #4
 80029de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 020a 	orr.w	r2, r2, #10
 80029ee:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	e005      	b.n	8002a0e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2204      	movs	r2, #4
 8002a34:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e020      	b.n	8002a84 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 020e 	bic.w	r2, r2, #14
 8002a50:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0201 	bic.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a70:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
	...

08002a90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d005      	beq.n	8002ab4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2204      	movs	r2, #4
 8002aac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
 8002ab2:	e0d6      	b.n	8002c62 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 020e 	bic.w	r2, r2, #14
 8002ac2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f022 0201 	bic.w	r2, r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4b64      	ldr	r3, [pc, #400]	@ (8002c6c <HAL_DMA_Abort_IT+0x1dc>)
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d958      	bls.n	8002b92 <HAL_DMA_Abort_IT+0x102>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a62      	ldr	r2, [pc, #392]	@ (8002c70 <HAL_DMA_Abort_IT+0x1e0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d04f      	beq.n	8002b8a <HAL_DMA_Abort_IT+0xfa>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a61      	ldr	r2, [pc, #388]	@ (8002c74 <HAL_DMA_Abort_IT+0x1e4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d048      	beq.n	8002b86 <HAL_DMA_Abort_IT+0xf6>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a5f      	ldr	r2, [pc, #380]	@ (8002c78 <HAL_DMA_Abort_IT+0x1e8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d040      	beq.n	8002b80 <HAL_DMA_Abort_IT+0xf0>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a5e      	ldr	r2, [pc, #376]	@ (8002c7c <HAL_DMA_Abort_IT+0x1ec>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d038      	beq.n	8002b7a <HAL_DMA_Abort_IT+0xea>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a5c      	ldr	r2, [pc, #368]	@ (8002c80 <HAL_DMA_Abort_IT+0x1f0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d030      	beq.n	8002b74 <HAL_DMA_Abort_IT+0xe4>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a5b      	ldr	r2, [pc, #364]	@ (8002c84 <HAL_DMA_Abort_IT+0x1f4>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d028      	beq.n	8002b6e <HAL_DMA_Abort_IT+0xde>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a52      	ldr	r2, [pc, #328]	@ (8002c6c <HAL_DMA_Abort_IT+0x1dc>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d020      	beq.n	8002b68 <HAL_DMA_Abort_IT+0xd8>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a57      	ldr	r2, [pc, #348]	@ (8002c88 <HAL_DMA_Abort_IT+0x1f8>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d019      	beq.n	8002b64 <HAL_DMA_Abort_IT+0xd4>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a55      	ldr	r2, [pc, #340]	@ (8002c8c <HAL_DMA_Abort_IT+0x1fc>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d012      	beq.n	8002b60 <HAL_DMA_Abort_IT+0xd0>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a54      	ldr	r2, [pc, #336]	@ (8002c90 <HAL_DMA_Abort_IT+0x200>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d00a      	beq.n	8002b5a <HAL_DMA_Abort_IT+0xca>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a52      	ldr	r2, [pc, #328]	@ (8002c94 <HAL_DMA_Abort_IT+0x204>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d102      	bne.n	8002b54 <HAL_DMA_Abort_IT+0xc4>
 8002b4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b52:	e01b      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b58:	e018      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b5e:	e015      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b60:	2310      	movs	r3, #16
 8002b62:	e013      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b64:	2301      	movs	r3, #1
 8002b66:	e011      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b6c:	e00e      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b6e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b72:	e00b      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b78:	e008      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b7e:	e005      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b84:	e002      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b86:	2310      	movs	r3, #16
 8002b88:	e000      	b.n	8002b8c <HAL_DMA_Abort_IT+0xfc>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	4a42      	ldr	r2, [pc, #264]	@ (8002c98 <HAL_DMA_Abort_IT+0x208>)
 8002b8e:	6053      	str	r3, [r2, #4]
 8002b90:	e057      	b.n	8002c42 <HAL_DMA_Abort_IT+0x1b2>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a36      	ldr	r2, [pc, #216]	@ (8002c70 <HAL_DMA_Abort_IT+0x1e0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d04f      	beq.n	8002c3c <HAL_DMA_Abort_IT+0x1ac>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a34      	ldr	r2, [pc, #208]	@ (8002c74 <HAL_DMA_Abort_IT+0x1e4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d048      	beq.n	8002c38 <HAL_DMA_Abort_IT+0x1a8>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a33      	ldr	r2, [pc, #204]	@ (8002c78 <HAL_DMA_Abort_IT+0x1e8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d040      	beq.n	8002c32 <HAL_DMA_Abort_IT+0x1a2>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a31      	ldr	r2, [pc, #196]	@ (8002c7c <HAL_DMA_Abort_IT+0x1ec>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d038      	beq.n	8002c2c <HAL_DMA_Abort_IT+0x19c>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a30      	ldr	r2, [pc, #192]	@ (8002c80 <HAL_DMA_Abort_IT+0x1f0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d030      	beq.n	8002c26 <HAL_DMA_Abort_IT+0x196>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a2e      	ldr	r2, [pc, #184]	@ (8002c84 <HAL_DMA_Abort_IT+0x1f4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d028      	beq.n	8002c20 <HAL_DMA_Abort_IT+0x190>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a26      	ldr	r2, [pc, #152]	@ (8002c6c <HAL_DMA_Abort_IT+0x1dc>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d020      	beq.n	8002c1a <HAL_DMA_Abort_IT+0x18a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a2a      	ldr	r2, [pc, #168]	@ (8002c88 <HAL_DMA_Abort_IT+0x1f8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d019      	beq.n	8002c16 <HAL_DMA_Abort_IT+0x186>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a29      	ldr	r2, [pc, #164]	@ (8002c8c <HAL_DMA_Abort_IT+0x1fc>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d012      	beq.n	8002c12 <HAL_DMA_Abort_IT+0x182>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a27      	ldr	r2, [pc, #156]	@ (8002c90 <HAL_DMA_Abort_IT+0x200>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00a      	beq.n	8002c0c <HAL_DMA_Abort_IT+0x17c>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a26      	ldr	r2, [pc, #152]	@ (8002c94 <HAL_DMA_Abort_IT+0x204>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d102      	bne.n	8002c06 <HAL_DMA_Abort_IT+0x176>
 8002c00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c04:	e01b      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c0a:	e018      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c10:	e015      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c12:	2310      	movs	r3, #16
 8002c14:	e013      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c16:	2301      	movs	r3, #1
 8002c18:	e011      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c1e:	e00e      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002c24:	e00b      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c2a:	e008      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c30:	e005      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c36:	e002      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c38:	2310      	movs	r3, #16
 8002c3a:	e000      	b.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	4a17      	ldr	r2, [pc, #92]	@ (8002c9c <HAL_DMA_Abort_IT+0x20c>)
 8002c40:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	4798      	blx	r3
    } 
  }
  return status;
 8002c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40020080 	.word	0x40020080
 8002c70:	40020008 	.word	0x40020008
 8002c74:	4002001c 	.word	0x4002001c
 8002c78:	40020030 	.word	0x40020030
 8002c7c:	40020044 	.word	0x40020044
 8002c80:	40020058 	.word	0x40020058
 8002c84:	4002006c 	.word	0x4002006c
 8002c88:	40020408 	.word	0x40020408
 8002c8c:	4002041c 	.word	0x4002041c
 8002c90:	40020430 	.word	0x40020430
 8002c94:	40020444 	.word	0x40020444
 8002c98:	40020400 	.word	0x40020400
 8002c9c:	40020000 	.word	0x40020000

08002ca0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	2204      	movs	r2, #4
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 80f1 	beq.w	8002eac <HAL_DMA_IRQHandler+0x20c>
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 80eb 	beq.w	8002eac <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d107      	bne.n	8002cf4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0204 	bic.w	r2, r2, #4
 8002cf2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8002e78 <HAL_DMA_IRQHandler+0x1d8>)
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d958      	bls.n	8002db2 <HAL_DMA_IRQHandler+0x112>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a5d      	ldr	r2, [pc, #372]	@ (8002e7c <HAL_DMA_IRQHandler+0x1dc>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d04f      	beq.n	8002daa <HAL_DMA_IRQHandler+0x10a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002e80 <HAL_DMA_IRQHandler+0x1e0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d048      	beq.n	8002da6 <HAL_DMA_IRQHandler+0x106>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a5a      	ldr	r2, [pc, #360]	@ (8002e84 <HAL_DMA_IRQHandler+0x1e4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d040      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x100>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a59      	ldr	r2, [pc, #356]	@ (8002e88 <HAL_DMA_IRQHandler+0x1e8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d038      	beq.n	8002d9a <HAL_DMA_IRQHandler+0xfa>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a57      	ldr	r2, [pc, #348]	@ (8002e8c <HAL_DMA_IRQHandler+0x1ec>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d030      	beq.n	8002d94 <HAL_DMA_IRQHandler+0xf4>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a56      	ldr	r2, [pc, #344]	@ (8002e90 <HAL_DMA_IRQHandler+0x1f0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d028      	beq.n	8002d8e <HAL_DMA_IRQHandler+0xee>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a4d      	ldr	r2, [pc, #308]	@ (8002e78 <HAL_DMA_IRQHandler+0x1d8>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d020      	beq.n	8002d88 <HAL_DMA_IRQHandler+0xe8>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a52      	ldr	r2, [pc, #328]	@ (8002e94 <HAL_DMA_IRQHandler+0x1f4>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d019      	beq.n	8002d84 <HAL_DMA_IRQHandler+0xe4>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a50      	ldr	r2, [pc, #320]	@ (8002e98 <HAL_DMA_IRQHandler+0x1f8>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d012      	beq.n	8002d80 <HAL_DMA_IRQHandler+0xe0>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a4f      	ldr	r2, [pc, #316]	@ (8002e9c <HAL_DMA_IRQHandler+0x1fc>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d00a      	beq.n	8002d7a <HAL_DMA_IRQHandler+0xda>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a4d      	ldr	r2, [pc, #308]	@ (8002ea0 <HAL_DMA_IRQHandler+0x200>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d102      	bne.n	8002d74 <HAL_DMA_IRQHandler+0xd4>
 8002d6e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d72:	e01b      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d74:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002d78:	e018      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d7e:	e015      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d80:	2340      	movs	r3, #64	@ 0x40
 8002d82:	e013      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d84:	2304      	movs	r3, #4
 8002d86:	e011      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d88:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002d8c:	e00e      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d92:	e00b      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d94:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002d98:	e008      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002d9a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d9e:	e005      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002da4:	e002      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002da6:	2340      	movs	r3, #64	@ 0x40
 8002da8:	e000      	b.n	8002dac <HAL_DMA_IRQHandler+0x10c>
 8002daa:	2304      	movs	r3, #4
 8002dac:	4a3d      	ldr	r2, [pc, #244]	@ (8002ea4 <HAL_DMA_IRQHandler+0x204>)
 8002dae:	6053      	str	r3, [r2, #4]
 8002db0:	e057      	b.n	8002e62 <HAL_DMA_IRQHandler+0x1c2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a31      	ldr	r2, [pc, #196]	@ (8002e7c <HAL_DMA_IRQHandler+0x1dc>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d04f      	beq.n	8002e5c <HAL_DMA_IRQHandler+0x1bc>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a2f      	ldr	r2, [pc, #188]	@ (8002e80 <HAL_DMA_IRQHandler+0x1e0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d048      	beq.n	8002e58 <HAL_DMA_IRQHandler+0x1b8>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a2e      	ldr	r2, [pc, #184]	@ (8002e84 <HAL_DMA_IRQHandler+0x1e4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d040      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x1b2>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8002e88 <HAL_DMA_IRQHandler+0x1e8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d038      	beq.n	8002e4c <HAL_DMA_IRQHandler+0x1ac>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a2b      	ldr	r2, [pc, #172]	@ (8002e8c <HAL_DMA_IRQHandler+0x1ec>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d030      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x1a6>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a29      	ldr	r2, [pc, #164]	@ (8002e90 <HAL_DMA_IRQHandler+0x1f0>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d028      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x1a0>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a21      	ldr	r2, [pc, #132]	@ (8002e78 <HAL_DMA_IRQHandler+0x1d8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d020      	beq.n	8002e3a <HAL_DMA_IRQHandler+0x19a>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a25      	ldr	r2, [pc, #148]	@ (8002e94 <HAL_DMA_IRQHandler+0x1f4>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d019      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x196>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a24      	ldr	r2, [pc, #144]	@ (8002e98 <HAL_DMA_IRQHandler+0x1f8>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d012      	beq.n	8002e32 <HAL_DMA_IRQHandler+0x192>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <HAL_DMA_IRQHandler+0x1fc>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d00a      	beq.n	8002e2c <HAL_DMA_IRQHandler+0x18c>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a21      	ldr	r2, [pc, #132]	@ (8002ea0 <HAL_DMA_IRQHandler+0x200>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d102      	bne.n	8002e26 <HAL_DMA_IRQHandler+0x186>
 8002e20:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e24:	e01b      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e26:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002e2a:	e018      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e30:	e015      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e32:	2340      	movs	r3, #64	@ 0x40
 8002e34:	e013      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e36:	2304      	movs	r3, #4
 8002e38:	e011      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002e3e:	e00e      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e40:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e44:	e00b      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e46:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002e4a:	e008      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e4c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e50:	e005      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e56:	e002      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e58:	2340      	movs	r3, #64	@ 0x40
 8002e5a:	e000      	b.n	8002e5e <HAL_DMA_IRQHandler+0x1be>
 8002e5c:	2304      	movs	r3, #4
 8002e5e:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <HAL_DMA_IRQHandler+0x208>)
 8002e60:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8136 	beq.w	80030d8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002e74:	e130      	b.n	80030d8 <HAL_DMA_IRQHandler+0x438>
 8002e76:	bf00      	nop
 8002e78:	40020080 	.word	0x40020080
 8002e7c:	40020008 	.word	0x40020008
 8002e80:	4002001c 	.word	0x4002001c
 8002e84:	40020030 	.word	0x40020030
 8002e88:	40020044 	.word	0x40020044
 8002e8c:	40020058 	.word	0x40020058
 8002e90:	4002006c 	.word	0x4002006c
 8002e94:	40020408 	.word	0x40020408
 8002e98:	4002041c 	.word	0x4002041c
 8002e9c:	40020430 	.word	0x40020430
 8002ea0:	40020444 	.word	0x40020444
 8002ea4:	40020400 	.word	0x40020400
 8002ea8:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 80dd 	beq.w	8003078 <HAL_DMA_IRQHandler+0x3d8>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	f000 80d7 	beq.w	8003078 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0320 	and.w	r3, r3, #32
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10b      	bne.n	8002ef0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 020a 	bic.w	r2, r2, #10
 8002ee6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4b7b      	ldr	r3, [pc, #492]	@ (80030e4 <HAL_DMA_IRQHandler+0x444>)
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d958      	bls.n	8002fae <HAL_DMA_IRQHandler+0x30e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a79      	ldr	r2, [pc, #484]	@ (80030e8 <HAL_DMA_IRQHandler+0x448>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d04f      	beq.n	8002fa6 <HAL_DMA_IRQHandler+0x306>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a78      	ldr	r2, [pc, #480]	@ (80030ec <HAL_DMA_IRQHandler+0x44c>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d048      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0x302>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a76      	ldr	r2, [pc, #472]	@ (80030f0 <HAL_DMA_IRQHandler+0x450>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d040      	beq.n	8002f9c <HAL_DMA_IRQHandler+0x2fc>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a75      	ldr	r2, [pc, #468]	@ (80030f4 <HAL_DMA_IRQHandler+0x454>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d038      	beq.n	8002f96 <HAL_DMA_IRQHandler+0x2f6>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a73      	ldr	r2, [pc, #460]	@ (80030f8 <HAL_DMA_IRQHandler+0x458>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d030      	beq.n	8002f90 <HAL_DMA_IRQHandler+0x2f0>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a72      	ldr	r2, [pc, #456]	@ (80030fc <HAL_DMA_IRQHandler+0x45c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d028      	beq.n	8002f8a <HAL_DMA_IRQHandler+0x2ea>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a69      	ldr	r2, [pc, #420]	@ (80030e4 <HAL_DMA_IRQHandler+0x444>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d020      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2e4>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a6e      	ldr	r2, [pc, #440]	@ (8003100 <HAL_DMA_IRQHandler+0x460>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d019      	beq.n	8002f80 <HAL_DMA_IRQHandler+0x2e0>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a6c      	ldr	r2, [pc, #432]	@ (8003104 <HAL_DMA_IRQHandler+0x464>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d012      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x2dc>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a6b      	ldr	r2, [pc, #428]	@ (8003108 <HAL_DMA_IRQHandler+0x468>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d00a      	beq.n	8002f76 <HAL_DMA_IRQHandler+0x2d6>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a69      	ldr	r2, [pc, #420]	@ (800310c <HAL_DMA_IRQHandler+0x46c>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d102      	bne.n	8002f70 <HAL_DMA_IRQHandler+0x2d0>
 8002f6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f6e:	e01b      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f74:	e018      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f7a:	e015      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f7c:	2320      	movs	r3, #32
 8002f7e:	e013      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f80:	2302      	movs	r3, #2
 8002f82:	e011      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f88:	e00e      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f8a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002f8e:	e00b      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f94:	e008      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f9a:	e005      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002f9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fa0:	e002      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002fa2:	2320      	movs	r3, #32
 8002fa4:	e000      	b.n	8002fa8 <HAL_DMA_IRQHandler+0x308>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	4a59      	ldr	r2, [pc, #356]	@ (8003110 <HAL_DMA_IRQHandler+0x470>)
 8002faa:	6053      	str	r3, [r2, #4]
 8002fac:	e057      	b.n	800305e <HAL_DMA_IRQHandler+0x3be>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80030e8 <HAL_DMA_IRQHandler+0x448>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d04f      	beq.n	8003058 <HAL_DMA_IRQHandler+0x3b8>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80030ec <HAL_DMA_IRQHandler+0x44c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d048      	beq.n	8003054 <HAL_DMA_IRQHandler+0x3b4>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80030f0 <HAL_DMA_IRQHandler+0x450>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d040      	beq.n	800304e <HAL_DMA_IRQHandler+0x3ae>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a48      	ldr	r2, [pc, #288]	@ (80030f4 <HAL_DMA_IRQHandler+0x454>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d038      	beq.n	8003048 <HAL_DMA_IRQHandler+0x3a8>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a47      	ldr	r2, [pc, #284]	@ (80030f8 <HAL_DMA_IRQHandler+0x458>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d030      	beq.n	8003042 <HAL_DMA_IRQHandler+0x3a2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a45      	ldr	r2, [pc, #276]	@ (80030fc <HAL_DMA_IRQHandler+0x45c>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d028      	beq.n	800303c <HAL_DMA_IRQHandler+0x39c>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a3d      	ldr	r2, [pc, #244]	@ (80030e4 <HAL_DMA_IRQHandler+0x444>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d020      	beq.n	8003036 <HAL_DMA_IRQHandler+0x396>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a41      	ldr	r2, [pc, #260]	@ (8003100 <HAL_DMA_IRQHandler+0x460>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d019      	beq.n	8003032 <HAL_DMA_IRQHandler+0x392>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a40      	ldr	r2, [pc, #256]	@ (8003104 <HAL_DMA_IRQHandler+0x464>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d012      	beq.n	800302e <HAL_DMA_IRQHandler+0x38e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a3e      	ldr	r2, [pc, #248]	@ (8003108 <HAL_DMA_IRQHandler+0x468>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d00a      	beq.n	8003028 <HAL_DMA_IRQHandler+0x388>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a3d      	ldr	r2, [pc, #244]	@ (800310c <HAL_DMA_IRQHandler+0x46c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d102      	bne.n	8003022 <HAL_DMA_IRQHandler+0x382>
 800301c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003020:	e01b      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003022:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003026:	e018      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003028:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800302c:	e015      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 800302e:	2320      	movs	r3, #32
 8003030:	e013      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003032:	2302      	movs	r3, #2
 8003034:	e011      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003036:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800303a:	e00e      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 800303c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003040:	e00b      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003042:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003046:	e008      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003048:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800304c:	e005      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 800304e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003052:	e002      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003054:	2320      	movs	r3, #32
 8003056:	e000      	b.n	800305a <HAL_DMA_IRQHandler+0x3ba>
 8003058:	2302      	movs	r3, #2
 800305a:	4a2e      	ldr	r2, [pc, #184]	@ (8003114 <HAL_DMA_IRQHandler+0x474>)
 800305c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306a:	2b00      	cmp	r3, #0
 800306c:	d034      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003076:	e02f      	b.n	80030d8 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	2208      	movs	r2, #8
 800307e:	409a      	lsls	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4013      	ands	r3, r2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d028      	beq.n	80030da <HAL_DMA_IRQHandler+0x43a>
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b00      	cmp	r3, #0
 8003090:	d023      	beq.n	80030da <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 020e 	bic.w	r2, r2, #14
 80030a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030aa:	2101      	movs	r1, #1
 80030ac:	fa01 f202 	lsl.w	r2, r1, r2
 80030b0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d004      	beq.n	80030da <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	4798      	blx	r3
    }
  }
  return;
 80030d8:	bf00      	nop
 80030da:	bf00      	nop
}
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40020080 	.word	0x40020080
 80030e8:	40020008 	.word	0x40020008
 80030ec:	4002001c 	.word	0x4002001c
 80030f0:	40020030 	.word	0x40020030
 80030f4:	40020044 	.word	0x40020044
 80030f8:	40020058 	.word	0x40020058
 80030fc:	4002006c 	.word	0x4002006c
 8003100:	40020408 	.word	0x40020408
 8003104:	4002041c 	.word	0x4002041c
 8003108:	40020430 	.word	0x40020430
 800310c:	40020444 	.word	0x40020444
 8003110:	40020400 	.word	0x40020400
 8003114:	40020000 	.word	0x40020000

08003118 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312e:	2101      	movs	r1, #1
 8003130:	fa01 f202 	lsl.w	r2, r1, r2
 8003134:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	2b10      	cmp	r3, #16
 8003144:	d108      	bne.n	8003158 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003156:	e007      	b.n	8003168 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	60da      	str	r2, [r3, #12]
}
 8003168:	bf00      	nop
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr
	...

08003174 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003174:	b480      	push	{r7}
 8003176:	b08b      	sub	sp, #44	@ 0x2c
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800317e:	2300      	movs	r3, #0
 8003180:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003182:	2300      	movs	r3, #0
 8003184:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003186:	e179      	b.n	800347c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003188:	2201      	movs	r2, #1
 800318a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69fa      	ldr	r2, [r7, #28]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	f040 8168 	bne.w	8003476 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	4a96      	ldr	r2, [pc, #600]	@ (8003404 <HAL_GPIO_Init+0x290>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d05e      	beq.n	800326e <HAL_GPIO_Init+0xfa>
 80031b0:	4a94      	ldr	r2, [pc, #592]	@ (8003404 <HAL_GPIO_Init+0x290>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d875      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031b6:	4a94      	ldr	r2, [pc, #592]	@ (8003408 <HAL_GPIO_Init+0x294>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d058      	beq.n	800326e <HAL_GPIO_Init+0xfa>
 80031bc:	4a92      	ldr	r2, [pc, #584]	@ (8003408 <HAL_GPIO_Init+0x294>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d86f      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031c2:	4a92      	ldr	r2, [pc, #584]	@ (800340c <HAL_GPIO_Init+0x298>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d052      	beq.n	800326e <HAL_GPIO_Init+0xfa>
 80031c8:	4a90      	ldr	r2, [pc, #576]	@ (800340c <HAL_GPIO_Init+0x298>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d869      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031ce:	4a90      	ldr	r2, [pc, #576]	@ (8003410 <HAL_GPIO_Init+0x29c>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d04c      	beq.n	800326e <HAL_GPIO_Init+0xfa>
 80031d4:	4a8e      	ldr	r2, [pc, #568]	@ (8003410 <HAL_GPIO_Init+0x29c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d863      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031da:	4a8e      	ldr	r2, [pc, #568]	@ (8003414 <HAL_GPIO_Init+0x2a0>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d046      	beq.n	800326e <HAL_GPIO_Init+0xfa>
 80031e0:	4a8c      	ldr	r2, [pc, #560]	@ (8003414 <HAL_GPIO_Init+0x2a0>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d85d      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031e6:	2b12      	cmp	r3, #18
 80031e8:	d82a      	bhi.n	8003240 <HAL_GPIO_Init+0xcc>
 80031ea:	2b12      	cmp	r3, #18
 80031ec:	d859      	bhi.n	80032a2 <HAL_GPIO_Init+0x12e>
 80031ee:	a201      	add	r2, pc, #4	@ (adr r2, 80031f4 <HAL_GPIO_Init+0x80>)
 80031f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f4:	0800326f 	.word	0x0800326f
 80031f8:	08003249 	.word	0x08003249
 80031fc:	0800325b 	.word	0x0800325b
 8003200:	0800329d 	.word	0x0800329d
 8003204:	080032a3 	.word	0x080032a3
 8003208:	080032a3 	.word	0x080032a3
 800320c:	080032a3 	.word	0x080032a3
 8003210:	080032a3 	.word	0x080032a3
 8003214:	080032a3 	.word	0x080032a3
 8003218:	080032a3 	.word	0x080032a3
 800321c:	080032a3 	.word	0x080032a3
 8003220:	080032a3 	.word	0x080032a3
 8003224:	080032a3 	.word	0x080032a3
 8003228:	080032a3 	.word	0x080032a3
 800322c:	080032a3 	.word	0x080032a3
 8003230:	080032a3 	.word	0x080032a3
 8003234:	080032a3 	.word	0x080032a3
 8003238:	08003251 	.word	0x08003251
 800323c:	08003265 	.word	0x08003265
 8003240:	4a75      	ldr	r2, [pc, #468]	@ (8003418 <HAL_GPIO_Init+0x2a4>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d013      	beq.n	800326e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003246:	e02c      	b.n	80032a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	623b      	str	r3, [r7, #32]
          break;
 800324e:	e029      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	3304      	adds	r3, #4
 8003256:	623b      	str	r3, [r7, #32]
          break;
 8003258:	e024      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	3308      	adds	r3, #8
 8003260:	623b      	str	r3, [r7, #32]
          break;
 8003262:	e01f      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	330c      	adds	r3, #12
 800326a:	623b      	str	r3, [r7, #32]
          break;
 800326c:	e01a      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003276:	2304      	movs	r3, #4
 8003278:	623b      	str	r3, [r7, #32]
          break;
 800327a:	e013      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d105      	bne.n	8003290 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003284:	2308      	movs	r3, #8
 8003286:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69fa      	ldr	r2, [r7, #28]
 800328c:	611a      	str	r2, [r3, #16]
          break;
 800328e:	e009      	b.n	80032a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003290:	2308      	movs	r3, #8
 8003292:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69fa      	ldr	r2, [r7, #28]
 8003298:	615a      	str	r2, [r3, #20]
          break;
 800329a:	e003      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800329c:	2300      	movs	r3, #0
 800329e:	623b      	str	r3, [r7, #32]
          break;
 80032a0:	e000      	b.n	80032a4 <HAL_GPIO_Init+0x130>
          break;
 80032a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	2bff      	cmp	r3, #255	@ 0xff
 80032a8:	d801      	bhi.n	80032ae <HAL_GPIO_Init+0x13a>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	e001      	b.n	80032b2 <HAL_GPIO_Init+0x13e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3304      	adds	r3, #4
 80032b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2bff      	cmp	r3, #255	@ 0xff
 80032b8:	d802      	bhi.n	80032c0 <HAL_GPIO_Init+0x14c>
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	e002      	b.n	80032c6 <HAL_GPIO_Init+0x152>
 80032c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c2:	3b08      	subs	r3, #8
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	210f      	movs	r1, #15
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	fa01 f303 	lsl.w	r3, r1, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	401a      	ands	r2, r3
 80032d8:	6a39      	ldr	r1, [r7, #32]
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	fa01 f303 	lsl.w	r3, r1, r3
 80032e0:	431a      	orrs	r2, r3
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f000 80c1 	beq.w	8003476 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032f4:	4b49      	ldr	r3, [pc, #292]	@ (800341c <HAL_GPIO_Init+0x2a8>)
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	4a48      	ldr	r2, [pc, #288]	@ (800341c <HAL_GPIO_Init+0x2a8>)
 80032fa:	f043 0301 	orr.w	r3, r3, #1
 80032fe:	6193      	str	r3, [r2, #24]
 8003300:	4b46      	ldr	r3, [pc, #280]	@ (800341c <HAL_GPIO_Init+0x2a8>)
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	60bb      	str	r3, [r7, #8]
 800330a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800330c:	4a44      	ldr	r2, [pc, #272]	@ (8003420 <HAL_GPIO_Init+0x2ac>)
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	089b      	lsrs	r3, r3, #2
 8003312:	3302      	adds	r3, #2
 8003314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003318:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800331a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	220f      	movs	r2, #15
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	4013      	ands	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a3c      	ldr	r2, [pc, #240]	@ (8003424 <HAL_GPIO_Init+0x2b0>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d01f      	beq.n	8003378 <HAL_GPIO_Init+0x204>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a3b      	ldr	r2, [pc, #236]	@ (8003428 <HAL_GPIO_Init+0x2b4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d019      	beq.n	8003374 <HAL_GPIO_Init+0x200>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a3a      	ldr	r2, [pc, #232]	@ (800342c <HAL_GPIO_Init+0x2b8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d013      	beq.n	8003370 <HAL_GPIO_Init+0x1fc>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a39      	ldr	r2, [pc, #228]	@ (8003430 <HAL_GPIO_Init+0x2bc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00d      	beq.n	800336c <HAL_GPIO_Init+0x1f8>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a38      	ldr	r2, [pc, #224]	@ (8003434 <HAL_GPIO_Init+0x2c0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d007      	beq.n	8003368 <HAL_GPIO_Init+0x1f4>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a37      	ldr	r2, [pc, #220]	@ (8003438 <HAL_GPIO_Init+0x2c4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d101      	bne.n	8003364 <HAL_GPIO_Init+0x1f0>
 8003360:	2305      	movs	r3, #5
 8003362:	e00a      	b.n	800337a <HAL_GPIO_Init+0x206>
 8003364:	2306      	movs	r3, #6
 8003366:	e008      	b.n	800337a <HAL_GPIO_Init+0x206>
 8003368:	2304      	movs	r3, #4
 800336a:	e006      	b.n	800337a <HAL_GPIO_Init+0x206>
 800336c:	2303      	movs	r3, #3
 800336e:	e004      	b.n	800337a <HAL_GPIO_Init+0x206>
 8003370:	2302      	movs	r3, #2
 8003372:	e002      	b.n	800337a <HAL_GPIO_Init+0x206>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <HAL_GPIO_Init+0x206>
 8003378:	2300      	movs	r3, #0
 800337a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800337c:	f002 0203 	and.w	r2, r2, #3
 8003380:	0092      	lsls	r2, r2, #2
 8003382:	4093      	lsls	r3, r2
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800338a:	4925      	ldr	r1, [pc, #148]	@ (8003420 <HAL_GPIO_Init+0x2ac>)
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	3302      	adds	r3, #2
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d006      	beq.n	80033b2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033a4:	4b25      	ldr	r3, [pc, #148]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	4924      	ldr	r1, [pc, #144]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]
 80033b0:	e006      	b.n	80033c0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033b2:	4b22      	ldr	r3, [pc, #136]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033b4:	689a      	ldr	r2, [r3, #8]
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	4920      	ldr	r1, [pc, #128]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033bc:	4013      	ands	r3, r2
 80033be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d006      	beq.n	80033da <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033cc:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	491a      	ldr	r1, [pc, #104]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60cb      	str	r3, [r1, #12]
 80033d8:	e006      	b.n	80033e8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80033da:	4b18      	ldr	r3, [pc, #96]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	43db      	mvns	r3, r3
 80033e2:	4916      	ldr	r1, [pc, #88]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033e4:	4013      	ands	r3, r2
 80033e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d025      	beq.n	8003440 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033f4:	4b11      	ldr	r3, [pc, #68]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	4910      	ldr	r1, [pc, #64]	@ (800343c <HAL_GPIO_Init+0x2c8>)
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	604b      	str	r3, [r1, #4]
 8003400:	e025      	b.n	800344e <HAL_GPIO_Init+0x2da>
 8003402:	bf00      	nop
 8003404:	10320000 	.word	0x10320000
 8003408:	10310000 	.word	0x10310000
 800340c:	10220000 	.word	0x10220000
 8003410:	10210000 	.word	0x10210000
 8003414:	10120000 	.word	0x10120000
 8003418:	10110000 	.word	0x10110000
 800341c:	40021000 	.word	0x40021000
 8003420:	40010000 	.word	0x40010000
 8003424:	40010800 	.word	0x40010800
 8003428:	40010c00 	.word	0x40010c00
 800342c:	40011000 	.word	0x40011000
 8003430:	40011400 	.word	0x40011400
 8003434:	40011800 	.word	0x40011800
 8003438:	40011c00 	.word	0x40011c00
 800343c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003440:	4b15      	ldr	r3, [pc, #84]	@ (8003498 <HAL_GPIO_Init+0x324>)
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	43db      	mvns	r3, r3
 8003448:	4913      	ldr	r1, [pc, #76]	@ (8003498 <HAL_GPIO_Init+0x324>)
 800344a:	4013      	ands	r3, r2
 800344c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d006      	beq.n	8003468 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800345a:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <HAL_GPIO_Init+0x324>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	490e      	ldr	r1, [pc, #56]	@ (8003498 <HAL_GPIO_Init+0x324>)
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]
 8003466:	e006      	b.n	8003476 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <HAL_GPIO_Init+0x324>)
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	43db      	mvns	r3, r3
 8003470:	4909      	ldr	r1, [pc, #36]	@ (8003498 <HAL_GPIO_Init+0x324>)
 8003472:	4013      	ands	r3, r2
 8003474:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	3301      	adds	r3, #1
 800347a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003482:	fa22 f303 	lsr.w	r3, r2, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	f47f ae7e 	bne.w	8003188 <HAL_GPIO_Init+0x14>
  }
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	372c      	adds	r7, #44	@ 0x2c
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40010400 	.word	0x40010400

0800349c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	4013      	ands	r3, r2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
 80034b8:	e001      	b.n	80034be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034ba:	2300      	movs	r3, #0
 80034bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3714      	adds	r7, #20
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr

080034ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
 80034d2:	460b      	mov	r3, r1
 80034d4:	807b      	strh	r3, [r7, #2]
 80034d6:	4613      	mov	r3, r2
 80034d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034da:	787b      	ldrb	r3, [r7, #1]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034e0:	887a      	ldrh	r2, [r7, #2]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034e6:	e003      	b.n	80034f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034e8:	887b      	ldrh	r3, [r7, #2]
 80034ea:	041a      	lsls	r2, r3, #16
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	611a      	str	r2, [r3, #16]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b085      	sub	sp, #20
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	460b      	mov	r3, r1
 8003504:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800350c:	887a      	ldrh	r2, [r7, #2]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4013      	ands	r3, r2
 8003512:	041a      	lsls	r2, r3, #16
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	43d9      	mvns	r1, r3
 8003518:	887b      	ldrh	r3, [r7, #2]
 800351a:	400b      	ands	r3, r1
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	611a      	str	r2, [r3, #16]
}
 8003522:	bf00      	nop
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e036      	b.n	80035ac <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003546:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003550:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6852      	ldr	r2, [r2, #4]
 800355a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6892      	ldr	r2, [r2, #8]
 8003564:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003566:	f7ff f869 	bl	800263c <HAL_GetTick>
 800356a:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800356c:	e011      	b.n	8003592 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800356e:	f7ff f865 	bl	800263c <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	f241 323c 	movw	r2, #4924	@ 0x133c
 800357c:	4293      	cmp	r3, r2
 800357e:	d908      	bls.n	8003592 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e00c      	b.n	80035ac <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1e6      	bne.n	800356e <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80035a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80035c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bc80      	pop	{r7}
 80035d0:	4770      	bx	lr
	...

080035d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e272      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 8087 	beq.w	8003702 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035f4:	4b92      	ldr	r3, [pc, #584]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 030c 	and.w	r3, r3, #12
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d00c      	beq.n	800361a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003600:	4b8f      	ldr	r3, [pc, #572]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b08      	cmp	r3, #8
 800360a:	d112      	bne.n	8003632 <HAL_RCC_OscConfig+0x5e>
 800360c:	4b8c      	ldr	r3, [pc, #560]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	d10b      	bne.n	8003632 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800361a:	4b89      	ldr	r3, [pc, #548]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d06c      	beq.n	8003700 <HAL_RCC_OscConfig+0x12c>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d168      	bne.n	8003700 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e24c      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800363a:	d106      	bne.n	800364a <HAL_RCC_OscConfig+0x76>
 800363c:	4b80      	ldr	r3, [pc, #512]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a7f      	ldr	r2, [pc, #508]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003642:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003646:	6013      	str	r3, [r2, #0]
 8003648:	e02e      	b.n	80036a8 <HAL_RCC_OscConfig+0xd4>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10c      	bne.n	800366c <HAL_RCC_OscConfig+0x98>
 8003652:	4b7b      	ldr	r3, [pc, #492]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a7a      	ldr	r2, [pc, #488]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800365c:	6013      	str	r3, [r2, #0]
 800365e:	4b78      	ldr	r3, [pc, #480]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a77      	ldr	r2, [pc, #476]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003664:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003668:	6013      	str	r3, [r2, #0]
 800366a:	e01d      	b.n	80036a8 <HAL_RCC_OscConfig+0xd4>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003674:	d10c      	bne.n	8003690 <HAL_RCC_OscConfig+0xbc>
 8003676:	4b72      	ldr	r3, [pc, #456]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a71      	ldr	r2, [pc, #452]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800367c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	4b6f      	ldr	r3, [pc, #444]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a6e      	ldr	r2, [pc, #440]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800368c:	6013      	str	r3, [r2, #0]
 800368e:	e00b      	b.n	80036a8 <HAL_RCC_OscConfig+0xd4>
 8003690:	4b6b      	ldr	r3, [pc, #428]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a6a      	ldr	r2, [pc, #424]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	4b68      	ldr	r3, [pc, #416]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a67      	ldr	r2, [pc, #412]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80036a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d013      	beq.n	80036d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b0:	f7fe ffc4 	bl	800263c <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036b8:	f7fe ffc0 	bl	800263c <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b64      	cmp	r3, #100	@ 0x64
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e200      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ca:	4b5d      	ldr	r3, [pc, #372]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d0f0      	beq.n	80036b8 <HAL_RCC_OscConfig+0xe4>
 80036d6:	e014      	b.n	8003702 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036d8:	f7fe ffb0 	bl	800263c <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e0:	f7fe ffac 	bl	800263c <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b64      	cmp	r3, #100	@ 0x64
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e1ec      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036f2:	4b53      	ldr	r3, [pc, #332]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1f0      	bne.n	80036e0 <HAL_RCC_OscConfig+0x10c>
 80036fe:	e000      	b.n	8003702 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d063      	beq.n	80037d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800370e:	4b4c      	ldr	r3, [pc, #304]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f003 030c 	and.w	r3, r3, #12
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00b      	beq.n	8003732 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800371a:	4b49      	ldr	r3, [pc, #292]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	2b08      	cmp	r3, #8
 8003724:	d11c      	bne.n	8003760 <HAL_RCC_OscConfig+0x18c>
 8003726:	4b46      	ldr	r3, [pc, #280]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d116      	bne.n	8003760 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003732:	4b43      	ldr	r3, [pc, #268]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d005      	beq.n	800374a <HAL_RCC_OscConfig+0x176>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d001      	beq.n	800374a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e1c0      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800374a:	4b3d      	ldr	r3, [pc, #244]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	4939      	ldr	r1, [pc, #228]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800375a:	4313      	orrs	r3, r2
 800375c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800375e:	e03a      	b.n	80037d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d020      	beq.n	80037aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003768:	4b36      	ldr	r3, [pc, #216]	@ (8003844 <HAL_RCC_OscConfig+0x270>)
 800376a:	2201      	movs	r2, #1
 800376c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376e:	f7fe ff65 	bl	800263c <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003776:	f7fe ff61 	bl	800263c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e1a1      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003788:	4b2d      	ldr	r3, [pc, #180]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003794:	4b2a      	ldr	r3, [pc, #168]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	4927      	ldr	r1, [pc, #156]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	600b      	str	r3, [r1, #0]
 80037a8:	e015      	b.n	80037d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037aa:	4b26      	ldr	r3, [pc, #152]	@ (8003844 <HAL_RCC_OscConfig+0x270>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b0:	f7fe ff44 	bl	800263c <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b8:	f7fe ff40 	bl	800263c <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e180      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1f0      	bne.n	80037b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0308 	and.w	r3, r3, #8
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d03a      	beq.n	8003858 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d019      	beq.n	800381e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ea:	4b17      	ldr	r3, [pc, #92]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 80037ec:	2201      	movs	r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037f0:	f7fe ff24 	bl	800263c <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037f6:	e008      	b.n	800380a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f8:	f7fe ff20 	bl	800263c <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b02      	cmp	r3, #2
 8003804:	d901      	bls.n	800380a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e160      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800380a:	4b0d      	ldr	r3, [pc, #52]	@ (8003840 <HAL_RCC_OscConfig+0x26c>)
 800380c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d0f0      	beq.n	80037f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003816:	2001      	movs	r0, #1
 8003818:	f000 face 	bl	8003db8 <RCC_Delay>
 800381c:	e01c      	b.n	8003858 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800381e:	4b0a      	ldr	r3, [pc, #40]	@ (8003848 <HAL_RCC_OscConfig+0x274>)
 8003820:	2200      	movs	r2, #0
 8003822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003824:	f7fe ff0a 	bl	800263c <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800382a:	e00f      	b.n	800384c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382c:	f7fe ff06 	bl	800263c <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d908      	bls.n	800384c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e146      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
 800383e:	bf00      	nop
 8003840:	40021000 	.word	0x40021000
 8003844:	42420000 	.word	0x42420000
 8003848:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800384c:	4b92      	ldr	r3, [pc, #584]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1e9      	bne.n	800382c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	2b00      	cmp	r3, #0
 8003862:	f000 80a6 	beq.w	80039b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003866:	2300      	movs	r3, #0
 8003868:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800386a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10d      	bne.n	8003892 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003876:	4b88      	ldr	r3, [pc, #544]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	4a87      	ldr	r2, [pc, #540]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003880:	61d3      	str	r3, [r2, #28]
 8003882:	4b85      	ldr	r3, [pc, #532]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800388e:	2301      	movs	r3, #1
 8003890:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003892:	4b82      	ldr	r3, [pc, #520]	@ (8003a9c <HAL_RCC_OscConfig+0x4c8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389a:	2b00      	cmp	r3, #0
 800389c:	d118      	bne.n	80038d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800389e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a9c <HAL_RCC_OscConfig+0x4c8>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a7e      	ldr	r2, [pc, #504]	@ (8003a9c <HAL_RCC_OscConfig+0x4c8>)
 80038a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038aa:	f7fe fec7 	bl	800263c <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b2:	f7fe fec3 	bl	800263c <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b64      	cmp	r3, #100	@ 0x64
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e103      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c4:	4b75      	ldr	r3, [pc, #468]	@ (8003a9c <HAL_RCC_OscConfig+0x4c8>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d0f0      	beq.n	80038b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d106      	bne.n	80038e6 <HAL_RCC_OscConfig+0x312>
 80038d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80038da:	6a1b      	ldr	r3, [r3, #32]
 80038dc:	4a6e      	ldr	r2, [pc, #440]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	6213      	str	r3, [r2, #32]
 80038e4:	e02d      	b.n	8003942 <HAL_RCC_OscConfig+0x36e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10c      	bne.n	8003908 <HAL_RCC_OscConfig+0x334>
 80038ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	4a69      	ldr	r2, [pc, #420]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	6213      	str	r3, [r2, #32]
 80038fa:	4b67      	ldr	r3, [pc, #412]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	4a66      	ldr	r2, [pc, #408]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003900:	f023 0304 	bic.w	r3, r3, #4
 8003904:	6213      	str	r3, [r2, #32]
 8003906:	e01c      	b.n	8003942 <HAL_RCC_OscConfig+0x36e>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b05      	cmp	r3, #5
 800390e:	d10c      	bne.n	800392a <HAL_RCC_OscConfig+0x356>
 8003910:	4b61      	ldr	r3, [pc, #388]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	4a60      	ldr	r2, [pc, #384]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	f043 0304 	orr.w	r3, r3, #4
 800391a:	6213      	str	r3, [r2, #32]
 800391c:	4b5e      	ldr	r3, [pc, #376]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	4a5d      	ldr	r2, [pc, #372]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6213      	str	r3, [r2, #32]
 8003928:	e00b      	b.n	8003942 <HAL_RCC_OscConfig+0x36e>
 800392a:	4b5b      	ldr	r3, [pc, #364]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	4a5a      	ldr	r2, [pc, #360]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003930:	f023 0301 	bic.w	r3, r3, #1
 8003934:	6213      	str	r3, [r2, #32]
 8003936:	4b58      	ldr	r3, [pc, #352]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	4a57      	ldr	r2, [pc, #348]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800393c:	f023 0304 	bic.w	r3, r3, #4
 8003940:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d015      	beq.n	8003976 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800394a:	f7fe fe77 	bl	800263c <HAL_GetTick>
 800394e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003950:	e00a      	b.n	8003968 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003952:	f7fe fe73 	bl	800263c <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003960:	4293      	cmp	r3, r2
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e0b1      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003968:	4b4b      	ldr	r3, [pc, #300]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0ee      	beq.n	8003952 <HAL_RCC_OscConfig+0x37e>
 8003974:	e014      	b.n	80039a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003976:	f7fe fe61 	bl	800263c <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800397c:	e00a      	b.n	8003994 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397e:	f7fe fe5d 	bl	800263c <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800398c:	4293      	cmp	r3, r2
 800398e:	d901      	bls.n	8003994 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e09b      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003994:	4b40      	ldr	r3, [pc, #256]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1ee      	bne.n	800397e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039a0:	7dfb      	ldrb	r3, [r7, #23]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d105      	bne.n	80039b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	4a3b      	ldr	r2, [pc, #236]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80039ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 8087 	beq.w	8003aca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039bc:	4b36      	ldr	r3, [pc, #216]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 030c 	and.w	r3, r3, #12
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d061      	beq.n	8003a8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d146      	bne.n	8003a5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039d0:	4b33      	ldr	r3, [pc, #204]	@ (8003aa0 <HAL_RCC_OscConfig+0x4cc>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d6:	f7fe fe31 	bl	800263c <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039dc:	e008      	b.n	80039f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039de:	f7fe fe2d 	bl	800263c <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d901      	bls.n	80039f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e06d      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039f0:	4b29      	ldr	r3, [pc, #164]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1f0      	bne.n	80039de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a04:	d108      	bne.n	8003a18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a06:	4b24      	ldr	r3, [pc, #144]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	4921      	ldr	r1, [pc, #132]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a18:	4b1f      	ldr	r3, [pc, #124]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a19      	ldr	r1, [r3, #32]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	491b      	ldr	r1, [pc, #108]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a30:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <HAL_RCC_OscConfig+0x4cc>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a36:	f7fe fe01 	bl	800263c <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a3e:	f7fe fdfd 	bl	800263c <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e03d      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a50:	4b11      	ldr	r3, [pc, #68]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0f0      	beq.n	8003a3e <HAL_RCC_OscConfig+0x46a>
 8003a5c:	e035      	b.n	8003aca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a5e:	4b10      	ldr	r3, [pc, #64]	@ (8003aa0 <HAL_RCC_OscConfig+0x4cc>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe fdea 	bl	800263c <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6c:	f7fe fde6 	bl	800263c <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e026      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_RCC_OscConfig+0x4c4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x498>
 8003a8a:	e01e      	b.n	8003aca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d107      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e019      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40007000 	.word	0x40007000
 8003aa0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad4 <HAL_RCC_OscConfig+0x500>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d106      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d001      	beq.n	8003aca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e000      	b.n	8003acc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3718      	adds	r7, #24
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e0d0      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aec:	4b6a      	ldr	r3, [pc, #424]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0307 	and.w	r3, r3, #7
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d910      	bls.n	8003b1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003afa:	4b67      	ldr	r3, [pc, #412]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f023 0207 	bic.w	r2, r3, #7
 8003b02:	4965      	ldr	r1, [pc, #404]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b0a:	4b63      	ldr	r3, [pc, #396]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e0b8      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d020      	beq.n	8003b6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b34:	4b59      	ldr	r3, [pc, #356]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	4a58      	ldr	r2, [pc, #352]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d005      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b4c:	4b53      	ldr	r3, [pc, #332]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4a52      	ldr	r2, [pc, #328]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b52:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b58:	4b50      	ldr	r3, [pc, #320]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	494d      	ldr	r1, [pc, #308]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d040      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d107      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b7e:	4b47      	ldr	r3, [pc, #284]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d115      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e07f      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d107      	bne.n	8003ba6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b96:	4b41      	ldr	r3, [pc, #260]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d109      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e073      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e06b      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bb6:	4b39      	ldr	r3, [pc, #228]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f023 0203 	bic.w	r2, r3, #3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4936      	ldr	r1, [pc, #216]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bc8:	f7fe fd38 	bl	800263c <HAL_GetTick>
 8003bcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bce:	e00a      	b.n	8003be6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bd0:	f7fe fd34 	bl	800263c <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e053      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003be6:	4b2d      	ldr	r3, [pc, #180]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f003 020c 	and.w	r2, r3, #12
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d1eb      	bne.n	8003bd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bf8:	4b27      	ldr	r3, [pc, #156]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d210      	bcs.n	8003c28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c06:	4b24      	ldr	r3, [pc, #144]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 0207 	bic.w	r2, r3, #7
 8003c0e:	4922      	ldr	r1, [pc, #136]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c16:	4b20      	ldr	r3, [pc, #128]	@ (8003c98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d001      	beq.n	8003c28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e032      	b.n	8003c8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c34:	4b19      	ldr	r3, [pc, #100]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	4916      	ldr	r1, [pc, #88]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d009      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c52:	4b12      	ldr	r3, [pc, #72]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	490e      	ldr	r1, [pc, #56]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c66:	f000 f821 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	490a      	ldr	r1, [pc, #40]	@ (8003ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c78:	5ccb      	ldrb	r3, [r1, r3]
 8003c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7e:	4a09      	ldr	r2, [pc, #36]	@ (8003ca4 <HAL_RCC_ClockConfig+0x1cc>)
 8003c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c82:	4b09      	ldr	r3, [pc, #36]	@ (8003ca8 <HAL_RCC_ClockConfig+0x1d0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fe fc96 	bl	80025b8 <HAL_InitTick>

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40022000 	.word	0x40022000
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	08005cf8 	.word	0x08005cf8
 8003ca4:	20000000 	.word	0x20000000
 8003ca8:	20000114 	.word	0x20000114

08003cac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b087      	sub	sp, #28
 8003cb0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d002      	beq.n	8003cdc <HAL_RCC_GetSysClockFreq+0x30>
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d003      	beq.n	8003ce2 <HAL_RCC_GetSysClockFreq+0x36>
 8003cda:	e027      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cde:	613b      	str	r3, [r7, #16]
      break;
 8003ce0:	e027      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	0c9b      	lsrs	r3, r3, #18
 8003ce6:	f003 030f 	and.w	r3, r3, #15
 8003cea:	4a17      	ldr	r2, [pc, #92]	@ (8003d48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003cec:	5cd3      	ldrb	r3, [r2, r3]
 8003cee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d010      	beq.n	8003d1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003cfa:	4b11      	ldr	r3, [pc, #68]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	0c5b      	lsrs	r3, r3, #17
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	4a11      	ldr	r2, [pc, #68]	@ (8003d4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d06:	5cd3      	ldrb	r3, [r2, r3]
 8003d08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d0e:	fb03 f202 	mul.w	r2, r3, r2
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	e004      	b.n	8003d26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003d50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d20:	fb02 f303 	mul.w	r3, r2, r3
 8003d24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	613b      	str	r3, [r7, #16]
      break;
 8003d2a:	e002      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d2c:	4b05      	ldr	r3, [pc, #20]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d2e:	613b      	str	r3, [r7, #16]
      break;
 8003d30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d32:	693b      	ldr	r3, [r7, #16]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	371c      	adds	r7, #28
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40021000 	.word	0x40021000
 8003d44:	007a1200 	.word	0x007a1200
 8003d48:	0800610c 	.word	0x0800610c
 8003d4c:	0800611c 	.word	0x0800611c
 8003d50:	003d0900 	.word	0x003d0900

08003d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d58:	4b02      	ldr	r3, [pc, #8]	@ (8003d64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bc80      	pop	{r7}
 8003d62:	4770      	bx	lr
 8003d64:	20000000 	.word	0x20000000

08003d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d6c:	f7ff fff2 	bl	8003d54 <HAL_RCC_GetHCLKFreq>
 8003d70:	4602      	mov	r2, r0
 8003d72:	4b05      	ldr	r3, [pc, #20]	@ (8003d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	4903      	ldr	r1, [pc, #12]	@ (8003d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d7e:	5ccb      	ldrb	r3, [r1, r3]
 8003d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	08005d08 	.word	0x08005d08

08003d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d94:	f7ff ffde 	bl	8003d54 <HAL_RCC_GetHCLKFreq>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	0adb      	lsrs	r3, r3, #11
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	4903      	ldr	r1, [pc, #12]	@ (8003db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003da6:	5ccb      	ldrb	r3, [r1, r3]
 8003da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	40021000 	.word	0x40021000
 8003db4:	08005d08 	.word	0x08005d08

08003db8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dec <RCC_Delay+0x34>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <RCC_Delay+0x38>)
 8003dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dca:	0a5b      	lsrs	r3, r3, #9
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	fb02 f303 	mul.w	r3, r2, r3
 8003dd2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dd4:	bf00      	nop
  }
  while (Delay --);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	1e5a      	subs	r2, r3, #1
 8003dda:	60fa      	str	r2, [r7, #12]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1f9      	bne.n	8003dd4 <RCC_Delay+0x1c>
}
 8003de0:	bf00      	nop
 8003de2:	bf00      	nop
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr
 8003dec:	20000000 	.word	0x20000000
 8003df0:	10624dd3 	.word	0x10624dd3

08003df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e041      	b.n	8003e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d106      	bne.n	8003e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fd f9d2 	bl	80011c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2202      	movs	r2, #2
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	3304      	adds	r3, #4
 8003e30:	4619      	mov	r1, r3
 8003e32:	4610      	mov	r0, r2
 8003e34:	f000 f9a2 	bl	800417c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3708      	adds	r7, #8
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
	...

08003e94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d001      	beq.n	8003eac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e044      	b.n	8003f36 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f40 <HAL_TIM_Base_Start_IT+0xac>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d018      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x6c>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f44 <HAL_TIM_Base_Start_IT+0xb0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d013      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x6c>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ee0:	d00e      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x6c>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a18      	ldr	r2, [pc, #96]	@ (8003f48 <HAL_TIM_Base_Start_IT+0xb4>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d009      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x6c>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a16      	ldr	r2, [pc, #88]	@ (8003f4c <HAL_TIM_Base_Start_IT+0xb8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d004      	beq.n	8003f00 <HAL_TIM_Base_Start_IT+0x6c>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a15      	ldr	r2, [pc, #84]	@ (8003f50 <HAL_TIM_Base_Start_IT+0xbc>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d111      	bne.n	8003f24 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2b06      	cmp	r3, #6
 8003f10:	d010      	beq.n	8003f34 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0201 	orr.w	r2, r2, #1
 8003f20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f22:	e007      	b.n	8003f34 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0201 	orr.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr
 8003f40:	40012c00 	.word	0x40012c00
 8003f44:	40013400 	.word	0x40013400
 8003f48:	40000400 	.word	0x40000400
 8003f4c:	40000800 	.word	0x40000800
 8003f50:	40000c00 	.word	0x40000c00

08003f54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d020      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01b      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f06f 0202 	mvn.w	r2, #2
 8003f88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d003      	beq.n	8003fa6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f8d1 	bl	8004146 <HAL_TIM_IC_CaptureCallback>
 8003fa4:	e005      	b.n	8003fb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f8c4 	bl	8004134 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 f8d3 	bl	8004158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d020      	beq.n	8004004 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d01b      	beq.n	8004004 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0204 	mvn.w	r2, #4
 8003fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	699b      	ldr	r3, [r3, #24]
 8003fe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d003      	beq.n	8003ff2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f8ab 	bl	8004146 <HAL_TIM_IC_CaptureCallback>
 8003ff0:	e005      	b.n	8003ffe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f89e 	bl	8004134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 f8ad 	bl	8004158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d020      	beq.n	8004050 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b00      	cmp	r3, #0
 8004016:	d01b      	beq.n	8004050 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0208 	mvn.w	r2, #8
 8004020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2204      	movs	r2, #4
 8004026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f885 	bl	8004146 <HAL_TIM_IC_CaptureCallback>
 800403c:	e005      	b.n	800404a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f878 	bl	8004134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 f887 	bl	8004158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2b00      	cmp	r3, #0
 8004058:	d020      	beq.n	800409c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f003 0310 	and.w	r3, r3, #16
 8004060:	2b00      	cmp	r3, #0
 8004062:	d01b      	beq.n	800409c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0210 	mvn.w	r2, #16
 800406c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2208      	movs	r2, #8
 8004072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f85f 	bl	8004146 <HAL_TIM_IC_CaptureCallback>
 8004088:	e005      	b.n	8004096 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f852 	bl	8004134 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f861 	bl	8004158 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00c      	beq.n	80040c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d007      	beq.n	80040c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f06f 0201 	mvn.w	r2, #1
 80040b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd f8a8 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00c      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d007      	beq.n	80040e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80040dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f947 	bl	8004372 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00c      	beq.n	8004108 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f831 	bl	800416a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0320 	and.w	r3, r3, #32
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00c      	beq.n	800412c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0320 	and.w	r3, r3, #32
 8004118:	2b00      	cmp	r3, #0
 800411a:	d007      	beq.n	800412c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0220 	mvn.w	r2, #32
 8004124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f91a 	bl	8004360 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800412c:	bf00      	nop
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}

08004134 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	bc80      	pop	{r7}
 8004144:	4770      	bx	lr

08004146 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004146:	b480      	push	{r7}
 8004148:	b083      	sub	sp, #12
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	bc80      	pop	{r7}
 8004156:	4770      	bx	lr

08004158 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr

0800416a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800416a:	b480      	push	{r7}
 800416c:	b083      	sub	sp, #12
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800417c:	b480      	push	{r7}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a39      	ldr	r2, [pc, #228]	@ (8004274 <TIM_Base_SetConfig+0xf8>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d013      	beq.n	80041bc <TIM_Base_SetConfig+0x40>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a38      	ldr	r2, [pc, #224]	@ (8004278 <TIM_Base_SetConfig+0xfc>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d00f      	beq.n	80041bc <TIM_Base_SetConfig+0x40>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041a2:	d00b      	beq.n	80041bc <TIM_Base_SetConfig+0x40>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	4a35      	ldr	r2, [pc, #212]	@ (800427c <TIM_Base_SetConfig+0x100>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d007      	beq.n	80041bc <TIM_Base_SetConfig+0x40>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a34      	ldr	r2, [pc, #208]	@ (8004280 <TIM_Base_SetConfig+0x104>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d003      	beq.n	80041bc <TIM_Base_SetConfig+0x40>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a33      	ldr	r2, [pc, #204]	@ (8004284 <TIM_Base_SetConfig+0x108>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d108      	bne.n	80041ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a28      	ldr	r2, [pc, #160]	@ (8004274 <TIM_Base_SetConfig+0xf8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d013      	beq.n	80041fe <TIM_Base_SetConfig+0x82>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a27      	ldr	r2, [pc, #156]	@ (8004278 <TIM_Base_SetConfig+0xfc>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d00f      	beq.n	80041fe <TIM_Base_SetConfig+0x82>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041e4:	d00b      	beq.n	80041fe <TIM_Base_SetConfig+0x82>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a24      	ldr	r2, [pc, #144]	@ (800427c <TIM_Base_SetConfig+0x100>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d007      	beq.n	80041fe <TIM_Base_SetConfig+0x82>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a23      	ldr	r2, [pc, #140]	@ (8004280 <TIM_Base_SetConfig+0x104>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d003      	beq.n	80041fe <TIM_Base_SetConfig+0x82>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a22      	ldr	r2, [pc, #136]	@ (8004284 <TIM_Base_SetConfig+0x108>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d108      	bne.n	8004210 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	4313      	orrs	r3, r2
 800420e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	695b      	ldr	r3, [r3, #20]
 800421a:	4313      	orrs	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a0f      	ldr	r2, [pc, #60]	@ (8004274 <TIM_Base_SetConfig+0xf8>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d003      	beq.n	8004244 <TIM_Base_SetConfig+0xc8>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a0e      	ldr	r2, [pc, #56]	@ (8004278 <TIM_Base_SetConfig+0xfc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d103      	bne.n	800424c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d005      	beq.n	800426a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f023 0201 	bic.w	r2, r3, #1
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	611a      	str	r2, [r3, #16]
  }
}
 800426a:	bf00      	nop
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr
 8004274:	40012c00 	.word	0x40012c00
 8004278:	40013400 	.word	0x40013400
 800427c:	40000400 	.word	0x40000400
 8004280:	40000800 	.word	0x40000800
 8004284:	40000c00 	.word	0x40000c00

08004288 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004298:	2b01      	cmp	r3, #1
 800429a:	d101      	bne.n	80042a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800429c:	2302      	movs	r3, #2
 800429e:	e050      	b.n	8004342 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2202      	movs	r2, #2
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a1b      	ldr	r2, [pc, #108]	@ (800434c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d018      	beq.n	8004316 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a19      	ldr	r2, [pc, #100]	@ (8004350 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d013      	beq.n	8004316 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042f6:	d00e      	beq.n	8004316 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a15      	ldr	r2, [pc, #84]	@ (8004354 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d009      	beq.n	8004316 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a14      	ldr	r2, [pc, #80]	@ (8004358 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a12      	ldr	r2, [pc, #72]	@ (800435c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d10c      	bne.n	8004330 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800431c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	4313      	orrs	r3, r2
 8004326:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	bc80      	pop	{r7}
 800434a:	4770      	bx	lr
 800434c:	40012c00 	.word	0x40012c00
 8004350:	40013400 	.word	0x40013400
 8004354:	40000400 	.word	0x40000400
 8004358:	40000800 	.word	0x40000800
 800435c:	40000c00 	.word	0x40000c00

08004360 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004368:	bf00      	nop
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	bc80      	pop	{r7}
 8004370:	4770      	bx	lr

08004372 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004372:	b480      	push	{r7}
 8004374:	b083      	sub	sp, #12
 8004376:	af00      	add	r7, sp, #0
 8004378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr

08004384 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e042      	b.n	800441c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fc fffc 	bl	80013a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2224      	movs	r2, #36	@ 0x24
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fefd 	bl	80051c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	695a      	ldr	r2, [r3, #20]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68da      	ldr	r2, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2220      	movs	r2, #32
 8004410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b08a      	sub	sp, #40	@ 0x28
 8004428:	af02      	add	r7, sp, #8
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	603b      	str	r3, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b20      	cmp	r3, #32
 8004442:	d175      	bne.n	8004530 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <HAL_UART_Transmit+0x2c>
 800444a:	88fb      	ldrh	r3, [r7, #6]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d101      	bne.n	8004454 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e06e      	b.n	8004532 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2221      	movs	r2, #33	@ 0x21
 800445e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004462:	f7fe f8eb 	bl	800263c <HAL_GetTick>
 8004466:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	88fa      	ldrh	r2, [r7, #6]
 800446c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	88fa      	ldrh	r2, [r7, #6]
 8004472:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800447c:	d108      	bne.n	8004490 <HAL_UART_Transmit+0x6c>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d104      	bne.n	8004490 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004486:	2300      	movs	r3, #0
 8004488:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	61bb      	str	r3, [r7, #24]
 800448e:	e003      	b.n	8004498 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004494:	2300      	movs	r3, #0
 8004496:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004498:	e02e      	b.n	80044f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2200      	movs	r2, #0
 80044a2:	2180      	movs	r1, #128	@ 0x80
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f000 fc3a 	bl	8004d1e <UART_WaitOnFlagUntilTimeout>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e03a      	b.n	8004532 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10b      	bne.n	80044da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	881b      	ldrh	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	3302      	adds	r3, #2
 80044d6:	61bb      	str	r3, [r7, #24]
 80044d8:	e007      	b.n	80044ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	781a      	ldrb	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	3301      	adds	r3, #1
 80044e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1cb      	bne.n	800449a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2200      	movs	r2, #0
 800450a:	2140      	movs	r1, #64	@ 0x40
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fc06 	bl	8004d1e <UART_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d005      	beq.n	8004524 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e006      	b.n	8004532 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	e000      	b.n	8004532 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004530:	2302      	movs	r3, #2
  }
}
 8004532:	4618      	mov	r0, r3
 8004534:	3720      	adds	r7, #32
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	60f8      	str	r0, [r7, #12]
 8004542:	60b9      	str	r1, [r7, #8]
 8004544:	4613      	mov	r3, r2
 8004546:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b20      	cmp	r3, #32
 8004552:	d112      	bne.n	800457a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_UART_Receive_IT+0x26>
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e00b      	b.n	800457c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	461a      	mov	r2, r3
 800456e:	68b9      	ldr	r1, [r7, #8]
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 fc2d 	bl	8004dd0 <UART_Start_Receive_IT>
 8004576:	4603      	mov	r3, r0
 8004578:	e000      	b.n	800457c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800457a:	2302      	movs	r3, #2
  }
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08c      	sub	sp, #48	@ 0x30
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	4613      	mov	r3, r2
 8004590:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004598:	b2db      	uxtb	r3, r3
 800459a:	2b20      	cmp	r3, #32
 800459c:	d156      	bne.n	800464c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d002      	beq.n	80045aa <HAL_UART_Transmit_DMA+0x26>
 80045a4:	88fb      	ldrh	r3, [r7, #6]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e04f      	b.n	800464e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	88fa      	ldrh	r2, [r7, #6]
 80045be:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2221      	movs	r2, #33	@ 0x21
 80045ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d2:	4a21      	ldr	r2, [pc, #132]	@ (8004658 <HAL_UART_Transmit_DMA+0xd4>)
 80045d4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045da:	4a20      	ldr	r2, [pc, #128]	@ (800465c <HAL_UART_Transmit_DMA+0xd8>)
 80045dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004660 <HAL_UART_Transmit_DMA+0xdc>)
 80045e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ea:	2200      	movs	r2, #0
 80045ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80045ee:	f107 0308 	add.w	r3, r7, #8
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80045f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045fa:	6819      	ldr	r1, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3304      	adds	r3, #4
 8004602:	461a      	mov	r2, r3
 8004604:	88fb      	ldrh	r3, [r7, #6]
 8004606:	f7fe f9a7 	bl	8002958 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004612:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3314      	adds	r3, #20
 800461a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	e853 3f00 	ldrex	r3, [r3]
 8004622:	617b      	str	r3, [r7, #20]
   return(result);
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800462a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3314      	adds	r3, #20
 8004632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004634:	627a      	str	r2, [r7, #36]	@ 0x24
 8004636:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004638:	6a39      	ldr	r1, [r7, #32]
 800463a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800463c:	e841 2300 	strex	r3, r2, [r1]
 8004640:	61fb      	str	r3, [r7, #28]
   return(result);
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1e5      	bne.n	8004614 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	e000      	b.n	800464e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800464c:	2302      	movs	r3, #2
  }
}
 800464e:	4618      	mov	r0, r3
 8004650:	3730      	adds	r7, #48	@ 0x30
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	08004bd5 	.word	0x08004bd5
 800465c:	08004c6f 	.word	0x08004c6f
 8004660:	08004c8b 	.word	0x08004c8b

08004664 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b0ba      	sub	sp, #232	@ 0xe8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800468a:	2300      	movs	r3, #0
 800468c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004690:	2300      	movs	r3, #0
 8004692:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80046a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10f      	bne.n	80046ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d009      	beq.n	80046ca <HAL_UART_IRQHandler+0x66>
 80046b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fcc1 	bl	800504a <UART_Receive_IT>
      return;
 80046c8:	e25b      	b.n	8004b82 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 80de 	beq.w	8004890 <HAL_UART_IRQHandler+0x22c>
 80046d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d106      	bne.n	80046ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046e4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80d1 	beq.w	8004890 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00b      	beq.n	8004712 <HAL_UART_IRQHandler+0xae>
 80046fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004702:	2b00      	cmp	r3, #0
 8004704:	d005      	beq.n	8004712 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470a:	f043 0201 	orr.w	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004716:	f003 0304 	and.w	r3, r3, #4
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <HAL_UART_IRQHandler+0xd2>
 800471e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d005      	beq.n	8004736 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800472e:	f043 0202 	orr.w	r2, r3, #2
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00b      	beq.n	800475a <HAL_UART_IRQHandler+0xf6>
 8004742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004752:	f043 0204 	orr.w	r2, r3, #4
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800475a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d011      	beq.n	800478a <HAL_UART_IRQHandler+0x126>
 8004766:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800476a:	f003 0320 	and.w	r3, r3, #32
 800476e:	2b00      	cmp	r3, #0
 8004770:	d105      	bne.n	800477e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d005      	beq.n	800478a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004782:	f043 0208 	orr.w	r2, r3, #8
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 81f2 	beq.w	8004b78 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d008      	beq.n	80047b2 <HAL_UART_IRQHandler+0x14e>
 80047a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047a4:	f003 0320 	and.w	r3, r3, #32
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 fc4c 	bl	800504a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047bc:	2b00      	cmp	r3, #0
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d103      	bne.n	80047de <HAL_UART_IRQHandler+0x17a>
 80047d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d04f      	beq.n	800487e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 fb56 	bl	8004e90 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d041      	beq.n	8004876 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	3314      	adds	r3, #20
 80047f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004800:	e853 3f00 	ldrex	r3, [r3]
 8004804:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004808:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800480c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004810:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3314      	adds	r3, #20
 800481a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800481e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004822:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800482a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004836:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1d9      	bne.n	80047f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004842:	2b00      	cmp	r3, #0
 8004844:	d013      	beq.n	800486e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a44 <HAL_UART_IRQHandler+0x3e0>)
 800484c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe f91c 	bl	8002a90 <HAL_DMA_Abort_IT>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d016      	beq.n	800488c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004868:	4610      	mov	r0, r2
 800486a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800486c:	e00e      	b.n	800488c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f99c 	bl	8004bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004874:	e00a      	b.n	800488c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f998 	bl	8004bac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800487c:	e006      	b.n	800488c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f994 	bl	8004bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800488a:	e175      	b.n	8004b78 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800488c:	bf00      	nop
    return;
 800488e:	e173      	b.n	8004b78 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004894:	2b01      	cmp	r3, #1
 8004896:	f040 814f 	bne.w	8004b38 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800489a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800489e:	f003 0310 	and.w	r3, r3, #16
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	f000 8148 	beq.w	8004b38 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80048a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 8141 	beq.w	8004b38 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048b6:	2300      	movs	r3, #0
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60bb      	str	r3, [r7, #8]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80b6 	beq.w	8004a48 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f000 8145 	beq.w	8004b7c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048fa:	429a      	cmp	r2, r3
 80048fc:	f080 813e 	bcs.w	8004b7c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004906:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	2b20      	cmp	r3, #32
 8004910:	f000 8088 	beq.w	8004a24 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	330c      	adds	r3, #12
 800491a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004922:	e853 3f00 	ldrex	r3, [r3]
 8004926:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800492a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800492e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004932:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004940:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004944:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004948:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800494c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004950:	e841 2300 	strex	r3, r2, [r1]
 8004954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1d9      	bne.n	8004914 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3314      	adds	r3, #20
 8004966:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004968:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800496a:	e853 3f00 	ldrex	r3, [r3]
 800496e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004970:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004972:	f023 0301 	bic.w	r3, r3, #1
 8004976:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3314      	adds	r3, #20
 8004980:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004984:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004988:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800498c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004990:	e841 2300 	strex	r3, r2, [r1]
 8004994:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1e1      	bne.n	8004960 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3314      	adds	r3, #20
 80049a2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80049a6:	e853 3f00 	ldrex	r3, [r3]
 80049aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80049ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3314      	adds	r3, #20
 80049bc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049c0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80049c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80049c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049c8:	e841 2300 	strex	r3, r2, [r1]
 80049cc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80049ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1e3      	bne.n	800499c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	330c      	adds	r3, #12
 80049e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049ec:	e853 3f00 	ldrex	r3, [r3]
 80049f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049f4:	f023 0310 	bic.w	r3, r3, #16
 80049f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004a06:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a08:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a0e:	e841 2300 	strex	r3, r2, [r1]
 8004a12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1e3      	bne.n	80049e2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7fd fffa 	bl	8002a18 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	4619      	mov	r1, r3
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f8bf 	bl	8004bbe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a40:	e09c      	b.n	8004b7c <HAL_UART_IRQHandler+0x518>
 8004a42:	bf00      	nop
 8004a44:	08004f55 	.word	0x08004f55
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 808e 	beq.w	8004b80 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 8089 	beq.w	8004b80 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a78:	e853 3f00 	ldrex	r3, [r3]
 8004a7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	330c      	adds	r3, #12
 8004a8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a92:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a9a:	e841 2300 	strex	r3, r2, [r1]
 8004a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1e3      	bne.n	8004a6e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3314      	adds	r3, #20
 8004aac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab0:	e853 3f00 	ldrex	r3, [r3]
 8004ab4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ab6:	6a3b      	ldr	r3, [r7, #32]
 8004ab8:	f023 0301 	bic.w	r3, r3, #1
 8004abc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	3314      	adds	r3, #20
 8004ac6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004aca:	633a      	str	r2, [r7, #48]	@ 0x30
 8004acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ad2:	e841 2300 	strex	r3, r2, [r1]
 8004ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1e3      	bne.n	8004aa6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	330c      	adds	r3, #12
 8004af2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0310 	bic.w	r3, r3, #16
 8004b02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	330c      	adds	r3, #12
 8004b0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004b10:	61fa      	str	r2, [r7, #28]
 8004b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b14:	69b9      	ldr	r1, [r7, #24]
 8004b16:	69fa      	ldr	r2, [r7, #28]
 8004b18:	e841 2300 	strex	r3, r2, [r1]
 8004b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e3      	bne.n	8004aec <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b2e:	4619      	mov	r1, r3
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f844 	bl	8004bbe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b36:	e023      	b.n	8004b80 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d009      	beq.n	8004b58 <HAL_UART_IRQHandler+0x4f4>
 8004b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d003      	beq.n	8004b58 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 fa13 	bl	8004f7c <UART_Transmit_IT>
    return;
 8004b56:	e014      	b.n	8004b82 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00e      	beq.n	8004b82 <HAL_UART_IRQHandler+0x51e>
 8004b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d008      	beq.n	8004b82 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 fa52 	bl	800501a <UART_EndTransmit_IT>
    return;
 8004b76:	e004      	b.n	8004b82 <HAL_UART_IRQHandler+0x51e>
    return;
 8004b78:	bf00      	nop
 8004b7a:	e002      	b.n	8004b82 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b7c:	bf00      	nop
 8004b7e:	e000      	b.n	8004b82 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b80:	bf00      	nop
  }
}
 8004b82:	37e8      	adds	r7, #232	@ 0xe8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bc80      	pop	{r7}
 8004b98:	4770      	bx	lr

08004b9a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bc80      	pop	{r7}
 8004baa:	4770      	bx	lr

08004bac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr

08004bbe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b090      	sub	sp, #64	@ 0x40
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0320 	and.w	r3, r3, #32
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d137      	bne.n	8004c60 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	3314      	adds	r3, #20
 8004bfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c00:	e853 3f00 	ldrex	r3, [r3]
 8004c04:	623b      	str	r3, [r7, #32]
   return(result);
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	3314      	adds	r3, #20
 8004c14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c16:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e5      	bne.n	8004bf6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	330c      	adds	r3, #12
 8004c30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	e853 3f00 	ldrex	r3, [r3]
 8004c38:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	330c      	adds	r3, #12
 8004c48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c4a:	61fa      	str	r2, [r7, #28]
 8004c4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	69b9      	ldr	r1, [r7, #24]
 8004c50:	69fa      	ldr	r2, [r7, #28]
 8004c52:	e841 2300 	strex	r3, r2, [r1]
 8004c56:	617b      	str	r3, [r7, #20]
   return(result);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1e5      	bne.n	8004c2a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004c5e:	e002      	b.n	8004c66 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004c60:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004c62:	f7ff ff91 	bl	8004b88 <HAL_UART_TxCpltCallback>
}
 8004c66:	bf00      	nop
 8004c68:	3740      	adds	r7, #64	@ 0x40
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f7ff ff8c 	bl	8004b9a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c82:	bf00      	nop
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	bf14      	ite	ne
 8004caa:	2301      	movne	r3, #1
 8004cac:	2300      	moveq	r3, #0
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b21      	cmp	r3, #33	@ 0x21
 8004cbc:	d108      	bne.n	8004cd0 <UART_DMAError+0x46>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004cca:	68b8      	ldr	r0, [r7, #8]
 8004ccc:	f000 f8b9 	bl	8004e42 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	bf14      	ite	ne
 8004cde:	2301      	movne	r3, #1
 8004ce0:	2300      	moveq	r3, #0
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b22      	cmp	r3, #34	@ 0x22
 8004cf0:	d108      	bne.n	8004d04 <UART_DMAError+0x7a>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d005      	beq.n	8004d04 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004cfe:	68b8      	ldr	r0, [r7, #8]
 8004d00:	f000 f8c6 	bl	8004e90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d08:	f043 0210 	orr.w	r2, r3, #16
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d10:	68b8      	ldr	r0, [r7, #8]
 8004d12:	f7ff ff4b 	bl	8004bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d16:	bf00      	nop
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b086      	sub	sp, #24
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	603b      	str	r3, [r7, #0]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d2e:	e03b      	b.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d30:	6a3b      	ldr	r3, [r7, #32]
 8004d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d36:	d037      	beq.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d38:	f7fd fc80 	bl	800263c <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	6a3a      	ldr	r2, [r7, #32]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d302      	bcc.n	8004d4e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d48:	6a3b      	ldr	r3, [r7, #32]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e03a      	b.n	8004dc8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d023      	beq.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b80      	cmp	r3, #128	@ 0x80
 8004d64:	d020      	beq.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2b40      	cmp	r3, #64	@ 0x40
 8004d6a:	d01d      	beq.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0308 	and.w	r3, r3, #8
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d116      	bne.n	8004da8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	617b      	str	r3, [r7, #20]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f87d 	bl	8004e90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2208      	movs	r2, #8
 8004d9a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e00f      	b.n	8004dc8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	4013      	ands	r3, r2
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	bf0c      	ite	eq
 8004db8:	2301      	moveq	r3, #1
 8004dba:	2300      	movne	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d0b4      	beq.n	8004d30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	88fa      	ldrh	r2, [r7, #6]
 8004de8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	88fa      	ldrh	r2, [r7, #6]
 8004dee:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2200      	movs	r2, #0
 8004df4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2222      	movs	r2, #34	@ 0x22
 8004dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d007      	beq.n	8004e16 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68da      	ldr	r2, [r3, #12]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e14:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695a      	ldr	r2, [r3, #20]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f042 0220 	orr.w	r2, r2, #32
 8004e34:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bc80      	pop	{r7}
 8004e40:	4770      	bx	lr

08004e42 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004e42:	b480      	push	{r7}
 8004e44:	b089      	sub	sp, #36	@ 0x24
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	330c      	adds	r3, #12
 8004e50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	e853 3f00 	ldrex	r3, [r3]
 8004e58:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e60:	61fb      	str	r3, [r7, #28]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	330c      	adds	r3, #12
 8004e68:	69fa      	ldr	r2, [r7, #28]
 8004e6a:	61ba      	str	r2, [r7, #24]
 8004e6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6e:	6979      	ldr	r1, [r7, #20]
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	613b      	str	r3, [r7, #16]
   return(result);
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1e5      	bne.n	8004e4a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004e86:	bf00      	nop
 8004e88:	3724      	adds	r7, #36	@ 0x24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bc80      	pop	{r7}
 8004e8e:	4770      	bx	lr

08004e90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b095      	sub	sp, #84	@ 0x54
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	330c      	adds	r3, #12
 8004e9e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ea2:	e853 3f00 	ldrex	r3, [r3]
 8004ea6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	330c      	adds	r3, #12
 8004eb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004eb8:	643a      	str	r2, [r7, #64]	@ 0x40
 8004eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004ebe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004ec0:	e841 2300 	strex	r3, r2, [r1]
 8004ec4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1e5      	bne.n	8004e98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3314      	adds	r3, #20
 8004ed2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	e853 3f00 	ldrex	r3, [r3]
 8004eda:	61fb      	str	r3, [r7, #28]
   return(result);
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	f023 0301 	bic.w	r3, r3, #1
 8004ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	3314      	adds	r3, #20
 8004eea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004eec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004eee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ef4:	e841 2300 	strex	r3, r2, [r1]
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e5      	bne.n	8004ecc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d119      	bne.n	8004f3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	330c      	adds	r3, #12
 8004f0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	e853 3f00 	ldrex	r3, [r3]
 8004f16:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f023 0310 	bic.w	r3, r3, #16
 8004f1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	330c      	adds	r3, #12
 8004f26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f28:	61ba      	str	r2, [r7, #24]
 8004f2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2c:	6979      	ldr	r1, [r7, #20]
 8004f2e:	69ba      	ldr	r2, [r7, #24]
 8004f30:	e841 2300 	strex	r3, r2, [r1]
 8004f34:	613b      	str	r3, [r7, #16]
   return(result);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1e5      	bne.n	8004f08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004f4a:	bf00      	nop
 8004f4c:	3754      	adds	r7, #84	@ 0x54
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f7ff fe1c 	bl	8004bac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f74:	bf00      	nop
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b21      	cmp	r3, #33	@ 0x21
 8004f8e:	d13e      	bne.n	800500e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f98:	d114      	bne.n	8004fc4 <UART_Transmit_IT+0x48>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d110      	bne.n	8004fc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	881b      	ldrh	r3, [r3, #0]
 8004fac:	461a      	mov	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fb6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	1c9a      	adds	r2, r3, #2
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	621a      	str	r2, [r3, #32]
 8004fc2:	e008      	b.n	8004fd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	1c59      	adds	r1, r3, #1
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6211      	str	r1, [r2, #32]
 8004fce:	781a      	ldrb	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10f      	bne.n	800500a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ff8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68da      	ldr	r2, [r3, #12]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005008:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	e000      	b.n	8005010 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800500e:	2302      	movs	r3, #2
  }
}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	bc80      	pop	{r7}
 8005018:	4770      	bx	lr

0800501a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b082      	sub	sp, #8
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005030:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff fda4 	bl	8004b88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b08c      	sub	sp, #48	@ 0x30
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b22      	cmp	r3, #34	@ 0x22
 800505c:	f040 80ae 	bne.w	80051bc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005068:	d117      	bne.n	800509a <UART_Receive_IT+0x50>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d113      	bne.n	800509a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	b29b      	uxth	r3, r3
 8005084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005088:	b29a      	uxth	r2, r3
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005092:	1c9a      	adds	r2, r3, #2
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	629a      	str	r2, [r3, #40]	@ 0x28
 8005098:	e026      	b.n	80050e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80050a0:	2300      	movs	r3, #0
 80050a2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ac:	d007      	beq.n	80050be <UART_Receive_IT+0x74>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10a      	bne.n	80050cc <UART_Receive_IT+0x82>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d106      	bne.n	80050cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c8:	701a      	strb	r2, [r3, #0]
 80050ca:	e008      	b.n	80050de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	4619      	mov	r1, r3
 80050f6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d15d      	bne.n	80051b8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 0220 	bic.w	r2, r2, #32
 800510a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800511a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	695a      	ldr	r2, [r3, #20]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f022 0201 	bic.w	r2, r2, #1
 800512a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513e:	2b01      	cmp	r3, #1
 8005140:	d135      	bne.n	80051ae <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	330c      	adds	r3, #12
 800514e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	e853 3f00 	ldrex	r3, [r3]
 8005156:	613b      	str	r3, [r7, #16]
   return(result);
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f023 0310 	bic.w	r3, r3, #16
 800515e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	330c      	adds	r3, #12
 8005166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005168:	623a      	str	r2, [r7, #32]
 800516a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516c:	69f9      	ldr	r1, [r7, #28]
 800516e:	6a3a      	ldr	r2, [r7, #32]
 8005170:	e841 2300 	strex	r3, r2, [r1]
 8005174:	61bb      	str	r3, [r7, #24]
   return(result);
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1e5      	bne.n	8005148 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0310 	and.w	r3, r3, #16
 8005186:	2b10      	cmp	r3, #16
 8005188:	d10a      	bne.n	80051a0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	60fb      	str	r3, [r7, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051a4:	4619      	mov	r1, r3
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f7ff fd09 	bl	8004bbe <HAL_UARTEx_RxEventCallback>
 80051ac:	e002      	b.n	80051b4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f7fc fa3a 	bl	8001628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80051b4:	2300      	movs	r3, #0
 80051b6:	e002      	b.n	80051be <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	e000      	b.n	80051be <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80051bc:	2302      	movs	r3, #2
  }
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3730      	adds	r7, #48	@ 0x30
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
	...

080051c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68da      	ldr	r2, [r3, #12]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005202:	f023 030c 	bic.w	r3, r3, #12
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	6812      	ldr	r2, [r2, #0]
 800520a:	68b9      	ldr	r1, [r7, #8]
 800520c:	430b      	orrs	r3, r1
 800520e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	699a      	ldr	r2, [r3, #24]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	430a      	orrs	r2, r1
 8005224:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a2c      	ldr	r2, [pc, #176]	@ (80052dc <UART_SetConfig+0x114>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d103      	bne.n	8005238 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005230:	f7fe fdae 	bl	8003d90 <HAL_RCC_GetPCLK2Freq>
 8005234:	60f8      	str	r0, [r7, #12]
 8005236:	e002      	b.n	800523e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005238:	f7fe fd96 	bl	8003d68 <HAL_RCC_GetPCLK1Freq>
 800523c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	4613      	mov	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	4413      	add	r3, r2
 8005246:	009a      	lsls	r2, r3, #2
 8005248:	441a      	add	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	fbb2 f3f3 	udiv	r3, r2, r3
 8005254:	4a22      	ldr	r2, [pc, #136]	@ (80052e0 <UART_SetConfig+0x118>)
 8005256:	fba2 2303 	umull	r2, r3, r2, r3
 800525a:	095b      	lsrs	r3, r3, #5
 800525c:	0119      	lsls	r1, r3, #4
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	4613      	mov	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	009a      	lsls	r2, r3, #2
 8005268:	441a      	add	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	fbb2 f2f3 	udiv	r2, r2, r3
 8005274:	4b1a      	ldr	r3, [pc, #104]	@ (80052e0 <UART_SetConfig+0x118>)
 8005276:	fba3 0302 	umull	r0, r3, r3, r2
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	2064      	movs	r0, #100	@ 0x64
 800527e:	fb00 f303 	mul.w	r3, r0, r3
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	3332      	adds	r3, #50	@ 0x32
 8005288:	4a15      	ldr	r2, [pc, #84]	@ (80052e0 <UART_SetConfig+0x118>)
 800528a:	fba2 2303 	umull	r2, r3, r2, r3
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005294:	4419      	add	r1, r3
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	4613      	mov	r3, r2
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	4413      	add	r3, r2
 800529e:	009a      	lsls	r2, r3, #2
 80052a0:	441a      	add	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80052ac:	4b0c      	ldr	r3, [pc, #48]	@ (80052e0 <UART_SetConfig+0x118>)
 80052ae:	fba3 0302 	umull	r0, r3, r3, r2
 80052b2:	095b      	lsrs	r3, r3, #5
 80052b4:	2064      	movs	r0, #100	@ 0x64
 80052b6:	fb00 f303 	mul.w	r3, r0, r3
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	3332      	adds	r3, #50	@ 0x32
 80052c0:	4a07      	ldr	r2, [pc, #28]	@ (80052e0 <UART_SetConfig+0x118>)
 80052c2:	fba2 2303 	umull	r2, r3, r2, r3
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	f003 020f 	and.w	r2, r3, #15
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	440a      	add	r2, r1
 80052d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80052d4:	bf00      	nop
 80052d6:	3710      	adds	r7, #16
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	40013800 	.word	0x40013800
 80052e0:	51eb851f 	.word	0x51eb851f

080052e4 <_vsniprintf_r>:
 80052e4:	b530      	push	{r4, r5, lr}
 80052e6:	4614      	mov	r4, r2
 80052e8:	2c00      	cmp	r4, #0
 80052ea:	4605      	mov	r5, r0
 80052ec:	461a      	mov	r2, r3
 80052ee:	b09b      	sub	sp, #108	@ 0x6c
 80052f0:	da05      	bge.n	80052fe <_vsniprintf_r+0x1a>
 80052f2:	238b      	movs	r3, #139	@ 0x8b
 80052f4:	6003      	str	r3, [r0, #0]
 80052f6:	f04f 30ff 	mov.w	r0, #4294967295
 80052fa:	b01b      	add	sp, #108	@ 0x6c
 80052fc:	bd30      	pop	{r4, r5, pc}
 80052fe:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005302:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005306:	bf0c      	ite	eq
 8005308:	4623      	moveq	r3, r4
 800530a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800530e:	9302      	str	r3, [sp, #8]
 8005310:	9305      	str	r3, [sp, #20]
 8005312:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005316:	9100      	str	r1, [sp, #0]
 8005318:	9104      	str	r1, [sp, #16]
 800531a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800531e:	4669      	mov	r1, sp
 8005320:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005322:	f000 f9ad 	bl	8005680 <_svfiprintf_r>
 8005326:	1c43      	adds	r3, r0, #1
 8005328:	bfbc      	itt	lt
 800532a:	238b      	movlt	r3, #139	@ 0x8b
 800532c:	602b      	strlt	r3, [r5, #0]
 800532e:	2c00      	cmp	r4, #0
 8005330:	d0e3      	beq.n	80052fa <_vsniprintf_r+0x16>
 8005332:	2200      	movs	r2, #0
 8005334:	9b00      	ldr	r3, [sp, #0]
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	e7df      	b.n	80052fa <_vsniprintf_r+0x16>
	...

0800533c <vsniprintf>:
 800533c:	b507      	push	{r0, r1, r2, lr}
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	4613      	mov	r3, r2
 8005342:	460a      	mov	r2, r1
 8005344:	4601      	mov	r1, r0
 8005346:	4803      	ldr	r0, [pc, #12]	@ (8005354 <vsniprintf+0x18>)
 8005348:	6800      	ldr	r0, [r0, #0]
 800534a:	f7ff ffcb 	bl	80052e4 <_vsniprintf_r>
 800534e:	b003      	add	sp, #12
 8005350:	f85d fb04 	ldr.w	pc, [sp], #4
 8005354:	2000011c 	.word	0x2000011c

08005358 <memset>:
 8005358:	4603      	mov	r3, r0
 800535a:	4402      	add	r2, r0
 800535c:	4293      	cmp	r3, r2
 800535e:	d100      	bne.n	8005362 <memset+0xa>
 8005360:	4770      	bx	lr
 8005362:	f803 1b01 	strb.w	r1, [r3], #1
 8005366:	e7f9      	b.n	800535c <memset+0x4>

08005368 <__errno>:
 8005368:	4b01      	ldr	r3, [pc, #4]	@ (8005370 <__errno+0x8>)
 800536a:	6818      	ldr	r0, [r3, #0]
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	2000011c 	.word	0x2000011c

08005374 <__libc_init_array>:
 8005374:	b570      	push	{r4, r5, r6, lr}
 8005376:	2600      	movs	r6, #0
 8005378:	4d0c      	ldr	r5, [pc, #48]	@ (80053ac <__libc_init_array+0x38>)
 800537a:	4c0d      	ldr	r4, [pc, #52]	@ (80053b0 <__libc_init_array+0x3c>)
 800537c:	1b64      	subs	r4, r4, r5
 800537e:	10a4      	asrs	r4, r4, #2
 8005380:	42a6      	cmp	r6, r4
 8005382:	d109      	bne.n	8005398 <__libc_init_array+0x24>
 8005384:	f000 fc78 	bl	8005c78 <_init>
 8005388:	2600      	movs	r6, #0
 800538a:	4d0a      	ldr	r5, [pc, #40]	@ (80053b4 <__libc_init_array+0x40>)
 800538c:	4c0a      	ldr	r4, [pc, #40]	@ (80053b8 <__libc_init_array+0x44>)
 800538e:	1b64      	subs	r4, r4, r5
 8005390:	10a4      	asrs	r4, r4, #2
 8005392:	42a6      	cmp	r6, r4
 8005394:	d105      	bne.n	80053a2 <__libc_init_array+0x2e>
 8005396:	bd70      	pop	{r4, r5, r6, pc}
 8005398:	f855 3b04 	ldr.w	r3, [r5], #4
 800539c:	4798      	blx	r3
 800539e:	3601      	adds	r6, #1
 80053a0:	e7ee      	b.n	8005380 <__libc_init_array+0xc>
 80053a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a6:	4798      	blx	r3
 80053a8:	3601      	adds	r6, #1
 80053aa:	e7f2      	b.n	8005392 <__libc_init_array+0x1e>
 80053ac:	08006154 	.word	0x08006154
 80053b0:	08006154 	.word	0x08006154
 80053b4:	08006154 	.word	0x08006154
 80053b8:	08006158 	.word	0x08006158

080053bc <__retarget_lock_acquire_recursive>:
 80053bc:	4770      	bx	lr

080053be <__retarget_lock_release_recursive>:
 80053be:	4770      	bx	lr

080053c0 <memcpy>:
 80053c0:	440a      	add	r2, r1
 80053c2:	4291      	cmp	r1, r2
 80053c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80053c8:	d100      	bne.n	80053cc <memcpy+0xc>
 80053ca:	4770      	bx	lr
 80053cc:	b510      	push	{r4, lr}
 80053ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053d2:	4291      	cmp	r1, r2
 80053d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053d8:	d1f9      	bne.n	80053ce <memcpy+0xe>
 80053da:	bd10      	pop	{r4, pc}

080053dc <_free_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4605      	mov	r5, r0
 80053e0:	2900      	cmp	r1, #0
 80053e2:	d040      	beq.n	8005466 <_free_r+0x8a>
 80053e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e8:	1f0c      	subs	r4, r1, #4
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	bfb8      	it	lt
 80053ee:	18e4      	addlt	r4, r4, r3
 80053f0:	f000 f8de 	bl	80055b0 <__malloc_lock>
 80053f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005468 <_free_r+0x8c>)
 80053f6:	6813      	ldr	r3, [r2, #0]
 80053f8:	b933      	cbnz	r3, 8005408 <_free_r+0x2c>
 80053fa:	6063      	str	r3, [r4, #4]
 80053fc:	6014      	str	r4, [r2, #0]
 80053fe:	4628      	mov	r0, r5
 8005400:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005404:	f000 b8da 	b.w	80055bc <__malloc_unlock>
 8005408:	42a3      	cmp	r3, r4
 800540a:	d908      	bls.n	800541e <_free_r+0x42>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	1821      	adds	r1, r4, r0
 8005410:	428b      	cmp	r3, r1
 8005412:	bf01      	itttt	eq
 8005414:	6819      	ldreq	r1, [r3, #0]
 8005416:	685b      	ldreq	r3, [r3, #4]
 8005418:	1809      	addeq	r1, r1, r0
 800541a:	6021      	streq	r1, [r4, #0]
 800541c:	e7ed      	b.n	80053fa <_free_r+0x1e>
 800541e:	461a      	mov	r2, r3
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	b10b      	cbz	r3, 8005428 <_free_r+0x4c>
 8005424:	42a3      	cmp	r3, r4
 8005426:	d9fa      	bls.n	800541e <_free_r+0x42>
 8005428:	6811      	ldr	r1, [r2, #0]
 800542a:	1850      	adds	r0, r2, r1
 800542c:	42a0      	cmp	r0, r4
 800542e:	d10b      	bne.n	8005448 <_free_r+0x6c>
 8005430:	6820      	ldr	r0, [r4, #0]
 8005432:	4401      	add	r1, r0
 8005434:	1850      	adds	r0, r2, r1
 8005436:	4283      	cmp	r3, r0
 8005438:	6011      	str	r1, [r2, #0]
 800543a:	d1e0      	bne.n	80053fe <_free_r+0x22>
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	4408      	add	r0, r1
 8005442:	6010      	str	r0, [r2, #0]
 8005444:	6053      	str	r3, [r2, #4]
 8005446:	e7da      	b.n	80053fe <_free_r+0x22>
 8005448:	d902      	bls.n	8005450 <_free_r+0x74>
 800544a:	230c      	movs	r3, #12
 800544c:	602b      	str	r3, [r5, #0]
 800544e:	e7d6      	b.n	80053fe <_free_r+0x22>
 8005450:	6820      	ldr	r0, [r4, #0]
 8005452:	1821      	adds	r1, r4, r0
 8005454:	428b      	cmp	r3, r1
 8005456:	bf01      	itttt	eq
 8005458:	6819      	ldreq	r1, [r3, #0]
 800545a:	685b      	ldreq	r3, [r3, #4]
 800545c:	1809      	addeq	r1, r1, r0
 800545e:	6021      	streq	r1, [r4, #0]
 8005460:	6063      	str	r3, [r4, #4]
 8005462:	6054      	str	r4, [r2, #4]
 8005464:	e7cb      	b.n	80053fe <_free_r+0x22>
 8005466:	bd38      	pop	{r3, r4, r5, pc}
 8005468:	20000e28 	.word	0x20000e28

0800546c <sbrk_aligned>:
 800546c:	b570      	push	{r4, r5, r6, lr}
 800546e:	4e0f      	ldr	r6, [pc, #60]	@ (80054ac <sbrk_aligned+0x40>)
 8005470:	460c      	mov	r4, r1
 8005472:	6831      	ldr	r1, [r6, #0]
 8005474:	4605      	mov	r5, r0
 8005476:	b911      	cbnz	r1, 800547e <sbrk_aligned+0x12>
 8005478:	f000 fbaa 	bl	8005bd0 <_sbrk_r>
 800547c:	6030      	str	r0, [r6, #0]
 800547e:	4621      	mov	r1, r4
 8005480:	4628      	mov	r0, r5
 8005482:	f000 fba5 	bl	8005bd0 <_sbrk_r>
 8005486:	1c43      	adds	r3, r0, #1
 8005488:	d103      	bne.n	8005492 <sbrk_aligned+0x26>
 800548a:	f04f 34ff 	mov.w	r4, #4294967295
 800548e:	4620      	mov	r0, r4
 8005490:	bd70      	pop	{r4, r5, r6, pc}
 8005492:	1cc4      	adds	r4, r0, #3
 8005494:	f024 0403 	bic.w	r4, r4, #3
 8005498:	42a0      	cmp	r0, r4
 800549a:	d0f8      	beq.n	800548e <sbrk_aligned+0x22>
 800549c:	1a21      	subs	r1, r4, r0
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 fb96 	bl	8005bd0 <_sbrk_r>
 80054a4:	3001      	adds	r0, #1
 80054a6:	d1f2      	bne.n	800548e <sbrk_aligned+0x22>
 80054a8:	e7ef      	b.n	800548a <sbrk_aligned+0x1e>
 80054aa:	bf00      	nop
 80054ac:	20000e24 	.word	0x20000e24

080054b0 <_malloc_r>:
 80054b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b4:	1ccd      	adds	r5, r1, #3
 80054b6:	f025 0503 	bic.w	r5, r5, #3
 80054ba:	3508      	adds	r5, #8
 80054bc:	2d0c      	cmp	r5, #12
 80054be:	bf38      	it	cc
 80054c0:	250c      	movcc	r5, #12
 80054c2:	2d00      	cmp	r5, #0
 80054c4:	4606      	mov	r6, r0
 80054c6:	db01      	blt.n	80054cc <_malloc_r+0x1c>
 80054c8:	42a9      	cmp	r1, r5
 80054ca:	d904      	bls.n	80054d6 <_malloc_r+0x26>
 80054cc:	230c      	movs	r3, #12
 80054ce:	6033      	str	r3, [r6, #0]
 80054d0:	2000      	movs	r0, #0
 80054d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055ac <_malloc_r+0xfc>
 80054da:	f000 f869 	bl	80055b0 <__malloc_lock>
 80054de:	f8d8 3000 	ldr.w	r3, [r8]
 80054e2:	461c      	mov	r4, r3
 80054e4:	bb44      	cbnz	r4, 8005538 <_malloc_r+0x88>
 80054e6:	4629      	mov	r1, r5
 80054e8:	4630      	mov	r0, r6
 80054ea:	f7ff ffbf 	bl	800546c <sbrk_aligned>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	4604      	mov	r4, r0
 80054f2:	d158      	bne.n	80055a6 <_malloc_r+0xf6>
 80054f4:	f8d8 4000 	ldr.w	r4, [r8]
 80054f8:	4627      	mov	r7, r4
 80054fa:	2f00      	cmp	r7, #0
 80054fc:	d143      	bne.n	8005586 <_malloc_r+0xd6>
 80054fe:	2c00      	cmp	r4, #0
 8005500:	d04b      	beq.n	800559a <_malloc_r+0xea>
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	4639      	mov	r1, r7
 8005506:	4630      	mov	r0, r6
 8005508:	eb04 0903 	add.w	r9, r4, r3
 800550c:	f000 fb60 	bl	8005bd0 <_sbrk_r>
 8005510:	4581      	cmp	r9, r0
 8005512:	d142      	bne.n	800559a <_malloc_r+0xea>
 8005514:	6821      	ldr	r1, [r4, #0]
 8005516:	4630      	mov	r0, r6
 8005518:	1a6d      	subs	r5, r5, r1
 800551a:	4629      	mov	r1, r5
 800551c:	f7ff ffa6 	bl	800546c <sbrk_aligned>
 8005520:	3001      	adds	r0, #1
 8005522:	d03a      	beq.n	800559a <_malloc_r+0xea>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	442b      	add	r3, r5
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	f8d8 3000 	ldr.w	r3, [r8]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	bb62      	cbnz	r2, 800558c <_malloc_r+0xdc>
 8005532:	f8c8 7000 	str.w	r7, [r8]
 8005536:	e00f      	b.n	8005558 <_malloc_r+0xa8>
 8005538:	6822      	ldr	r2, [r4, #0]
 800553a:	1b52      	subs	r2, r2, r5
 800553c:	d420      	bmi.n	8005580 <_malloc_r+0xd0>
 800553e:	2a0b      	cmp	r2, #11
 8005540:	d917      	bls.n	8005572 <_malloc_r+0xc2>
 8005542:	1961      	adds	r1, r4, r5
 8005544:	42a3      	cmp	r3, r4
 8005546:	6025      	str	r5, [r4, #0]
 8005548:	bf18      	it	ne
 800554a:	6059      	strne	r1, [r3, #4]
 800554c:	6863      	ldr	r3, [r4, #4]
 800554e:	bf08      	it	eq
 8005550:	f8c8 1000 	streq.w	r1, [r8]
 8005554:	5162      	str	r2, [r4, r5]
 8005556:	604b      	str	r3, [r1, #4]
 8005558:	4630      	mov	r0, r6
 800555a:	f000 f82f 	bl	80055bc <__malloc_unlock>
 800555e:	f104 000b 	add.w	r0, r4, #11
 8005562:	1d23      	adds	r3, r4, #4
 8005564:	f020 0007 	bic.w	r0, r0, #7
 8005568:	1ac2      	subs	r2, r0, r3
 800556a:	bf1c      	itt	ne
 800556c:	1a1b      	subne	r3, r3, r0
 800556e:	50a3      	strne	r3, [r4, r2]
 8005570:	e7af      	b.n	80054d2 <_malloc_r+0x22>
 8005572:	6862      	ldr	r2, [r4, #4]
 8005574:	42a3      	cmp	r3, r4
 8005576:	bf0c      	ite	eq
 8005578:	f8c8 2000 	streq.w	r2, [r8]
 800557c:	605a      	strne	r2, [r3, #4]
 800557e:	e7eb      	b.n	8005558 <_malloc_r+0xa8>
 8005580:	4623      	mov	r3, r4
 8005582:	6864      	ldr	r4, [r4, #4]
 8005584:	e7ae      	b.n	80054e4 <_malloc_r+0x34>
 8005586:	463c      	mov	r4, r7
 8005588:	687f      	ldr	r7, [r7, #4]
 800558a:	e7b6      	b.n	80054fa <_malloc_r+0x4a>
 800558c:	461a      	mov	r2, r3
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	42a3      	cmp	r3, r4
 8005592:	d1fb      	bne.n	800558c <_malloc_r+0xdc>
 8005594:	2300      	movs	r3, #0
 8005596:	6053      	str	r3, [r2, #4]
 8005598:	e7de      	b.n	8005558 <_malloc_r+0xa8>
 800559a:	230c      	movs	r3, #12
 800559c:	4630      	mov	r0, r6
 800559e:	6033      	str	r3, [r6, #0]
 80055a0:	f000 f80c 	bl	80055bc <__malloc_unlock>
 80055a4:	e794      	b.n	80054d0 <_malloc_r+0x20>
 80055a6:	6005      	str	r5, [r0, #0]
 80055a8:	e7d6      	b.n	8005558 <_malloc_r+0xa8>
 80055aa:	bf00      	nop
 80055ac:	20000e28 	.word	0x20000e28

080055b0 <__malloc_lock>:
 80055b0:	4801      	ldr	r0, [pc, #4]	@ (80055b8 <__malloc_lock+0x8>)
 80055b2:	f7ff bf03 	b.w	80053bc <__retarget_lock_acquire_recursive>
 80055b6:	bf00      	nop
 80055b8:	20000e20 	.word	0x20000e20

080055bc <__malloc_unlock>:
 80055bc:	4801      	ldr	r0, [pc, #4]	@ (80055c4 <__malloc_unlock+0x8>)
 80055be:	f7ff befe 	b.w	80053be <__retarget_lock_release_recursive>
 80055c2:	bf00      	nop
 80055c4:	20000e20 	.word	0x20000e20

080055c8 <__ssputs_r>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	461f      	mov	r7, r3
 80055ce:	688e      	ldr	r6, [r1, #8]
 80055d0:	4682      	mov	sl, r0
 80055d2:	42be      	cmp	r6, r7
 80055d4:	460c      	mov	r4, r1
 80055d6:	4690      	mov	r8, r2
 80055d8:	680b      	ldr	r3, [r1, #0]
 80055da:	d82d      	bhi.n	8005638 <__ssputs_r+0x70>
 80055dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055e4:	d026      	beq.n	8005634 <__ssputs_r+0x6c>
 80055e6:	6965      	ldr	r5, [r4, #20]
 80055e8:	6909      	ldr	r1, [r1, #16]
 80055ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ee:	eba3 0901 	sub.w	r9, r3, r1
 80055f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f6:	1c7b      	adds	r3, r7, #1
 80055f8:	444b      	add	r3, r9
 80055fa:	106d      	asrs	r5, r5, #1
 80055fc:	429d      	cmp	r5, r3
 80055fe:	bf38      	it	cc
 8005600:	461d      	movcc	r5, r3
 8005602:	0553      	lsls	r3, r2, #21
 8005604:	d527      	bpl.n	8005656 <__ssputs_r+0x8e>
 8005606:	4629      	mov	r1, r5
 8005608:	f7ff ff52 	bl	80054b0 <_malloc_r>
 800560c:	4606      	mov	r6, r0
 800560e:	b360      	cbz	r0, 800566a <__ssputs_r+0xa2>
 8005610:	464a      	mov	r2, r9
 8005612:	6921      	ldr	r1, [r4, #16]
 8005614:	f7ff fed4 	bl	80053c0 <memcpy>
 8005618:	89a3      	ldrh	r3, [r4, #12]
 800561a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800561e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	6126      	str	r6, [r4, #16]
 8005626:	444e      	add	r6, r9
 8005628:	6026      	str	r6, [r4, #0]
 800562a:	463e      	mov	r6, r7
 800562c:	6165      	str	r5, [r4, #20]
 800562e:	eba5 0509 	sub.w	r5, r5, r9
 8005632:	60a5      	str	r5, [r4, #8]
 8005634:	42be      	cmp	r6, r7
 8005636:	d900      	bls.n	800563a <__ssputs_r+0x72>
 8005638:	463e      	mov	r6, r7
 800563a:	4632      	mov	r2, r6
 800563c:	4641      	mov	r1, r8
 800563e:	6820      	ldr	r0, [r4, #0]
 8005640:	f000 faac 	bl	8005b9c <memmove>
 8005644:	2000      	movs	r0, #0
 8005646:	68a3      	ldr	r3, [r4, #8]
 8005648:	1b9b      	subs	r3, r3, r6
 800564a:	60a3      	str	r3, [r4, #8]
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	4433      	add	r3, r6
 8005650:	6023      	str	r3, [r4, #0]
 8005652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005656:	462a      	mov	r2, r5
 8005658:	f000 fad8 	bl	8005c0c <_realloc_r>
 800565c:	4606      	mov	r6, r0
 800565e:	2800      	cmp	r0, #0
 8005660:	d1e0      	bne.n	8005624 <__ssputs_r+0x5c>
 8005662:	4650      	mov	r0, sl
 8005664:	6921      	ldr	r1, [r4, #16]
 8005666:	f7ff feb9 	bl	80053dc <_free_r>
 800566a:	230c      	movs	r3, #12
 800566c:	f8ca 3000 	str.w	r3, [sl]
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	f04f 30ff 	mov.w	r0, #4294967295
 8005676:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800567a:	81a3      	strh	r3, [r4, #12]
 800567c:	e7e9      	b.n	8005652 <__ssputs_r+0x8a>
	...

08005680 <_svfiprintf_r>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	4698      	mov	r8, r3
 8005686:	898b      	ldrh	r3, [r1, #12]
 8005688:	4607      	mov	r7, r0
 800568a:	061b      	lsls	r3, r3, #24
 800568c:	460d      	mov	r5, r1
 800568e:	4614      	mov	r4, r2
 8005690:	b09d      	sub	sp, #116	@ 0x74
 8005692:	d510      	bpl.n	80056b6 <_svfiprintf_r+0x36>
 8005694:	690b      	ldr	r3, [r1, #16]
 8005696:	b973      	cbnz	r3, 80056b6 <_svfiprintf_r+0x36>
 8005698:	2140      	movs	r1, #64	@ 0x40
 800569a:	f7ff ff09 	bl	80054b0 <_malloc_r>
 800569e:	6028      	str	r0, [r5, #0]
 80056a0:	6128      	str	r0, [r5, #16]
 80056a2:	b930      	cbnz	r0, 80056b2 <_svfiprintf_r+0x32>
 80056a4:	230c      	movs	r3, #12
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	f04f 30ff 	mov.w	r0, #4294967295
 80056ac:	b01d      	add	sp, #116	@ 0x74
 80056ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b2:	2340      	movs	r3, #64	@ 0x40
 80056b4:	616b      	str	r3, [r5, #20]
 80056b6:	2300      	movs	r3, #0
 80056b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ba:	2320      	movs	r3, #32
 80056bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056c0:	2330      	movs	r3, #48	@ 0x30
 80056c2:	f04f 0901 	mov.w	r9, #1
 80056c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056ca:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005864 <_svfiprintf_r+0x1e4>
 80056ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056d2:	4623      	mov	r3, r4
 80056d4:	469a      	mov	sl, r3
 80056d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056da:	b10a      	cbz	r2, 80056e0 <_svfiprintf_r+0x60>
 80056dc:	2a25      	cmp	r2, #37	@ 0x25
 80056de:	d1f9      	bne.n	80056d4 <_svfiprintf_r+0x54>
 80056e0:	ebba 0b04 	subs.w	fp, sl, r4
 80056e4:	d00b      	beq.n	80056fe <_svfiprintf_r+0x7e>
 80056e6:	465b      	mov	r3, fp
 80056e8:	4622      	mov	r2, r4
 80056ea:	4629      	mov	r1, r5
 80056ec:	4638      	mov	r0, r7
 80056ee:	f7ff ff6b 	bl	80055c8 <__ssputs_r>
 80056f2:	3001      	adds	r0, #1
 80056f4:	f000 80a7 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 80056f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056fa:	445a      	add	r2, fp
 80056fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 809f 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 8005708:	2300      	movs	r3, #0
 800570a:	f04f 32ff 	mov.w	r2, #4294967295
 800570e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005712:	f10a 0a01 	add.w	sl, sl, #1
 8005716:	9304      	str	r3, [sp, #16]
 8005718:	9307      	str	r3, [sp, #28]
 800571a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800571e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005720:	4654      	mov	r4, sl
 8005722:	2205      	movs	r2, #5
 8005724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005728:	484e      	ldr	r0, [pc, #312]	@ (8005864 <_svfiprintf_r+0x1e4>)
 800572a:	f000 fa61 	bl	8005bf0 <memchr>
 800572e:	9a04      	ldr	r2, [sp, #16]
 8005730:	b9d8      	cbnz	r0, 800576a <_svfiprintf_r+0xea>
 8005732:	06d0      	lsls	r0, r2, #27
 8005734:	bf44      	itt	mi
 8005736:	2320      	movmi	r3, #32
 8005738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800573c:	0711      	lsls	r1, r2, #28
 800573e:	bf44      	itt	mi
 8005740:	232b      	movmi	r3, #43	@ 0x2b
 8005742:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005746:	f89a 3000 	ldrb.w	r3, [sl]
 800574a:	2b2a      	cmp	r3, #42	@ 0x2a
 800574c:	d015      	beq.n	800577a <_svfiprintf_r+0xfa>
 800574e:	4654      	mov	r4, sl
 8005750:	2000      	movs	r0, #0
 8005752:	f04f 0c0a 	mov.w	ip, #10
 8005756:	9a07      	ldr	r2, [sp, #28]
 8005758:	4621      	mov	r1, r4
 800575a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800575e:	3b30      	subs	r3, #48	@ 0x30
 8005760:	2b09      	cmp	r3, #9
 8005762:	d94b      	bls.n	80057fc <_svfiprintf_r+0x17c>
 8005764:	b1b0      	cbz	r0, 8005794 <_svfiprintf_r+0x114>
 8005766:	9207      	str	r2, [sp, #28]
 8005768:	e014      	b.n	8005794 <_svfiprintf_r+0x114>
 800576a:	eba0 0308 	sub.w	r3, r0, r8
 800576e:	fa09 f303 	lsl.w	r3, r9, r3
 8005772:	4313      	orrs	r3, r2
 8005774:	46a2      	mov	sl, r4
 8005776:	9304      	str	r3, [sp, #16]
 8005778:	e7d2      	b.n	8005720 <_svfiprintf_r+0xa0>
 800577a:	9b03      	ldr	r3, [sp, #12]
 800577c:	1d19      	adds	r1, r3, #4
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	9103      	str	r1, [sp, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	bfbb      	ittet	lt
 8005786:	425b      	neglt	r3, r3
 8005788:	f042 0202 	orrlt.w	r2, r2, #2
 800578c:	9307      	strge	r3, [sp, #28]
 800578e:	9307      	strlt	r3, [sp, #28]
 8005790:	bfb8      	it	lt
 8005792:	9204      	strlt	r2, [sp, #16]
 8005794:	7823      	ldrb	r3, [r4, #0]
 8005796:	2b2e      	cmp	r3, #46	@ 0x2e
 8005798:	d10a      	bne.n	80057b0 <_svfiprintf_r+0x130>
 800579a:	7863      	ldrb	r3, [r4, #1]
 800579c:	2b2a      	cmp	r3, #42	@ 0x2a
 800579e:	d132      	bne.n	8005806 <_svfiprintf_r+0x186>
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	3402      	adds	r4, #2
 80057a4:	1d1a      	adds	r2, r3, #4
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	9203      	str	r2, [sp, #12]
 80057aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057ae:	9305      	str	r3, [sp, #20]
 80057b0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005868 <_svfiprintf_r+0x1e8>
 80057b4:	2203      	movs	r2, #3
 80057b6:	4650      	mov	r0, sl
 80057b8:	7821      	ldrb	r1, [r4, #0]
 80057ba:	f000 fa19 	bl	8005bf0 <memchr>
 80057be:	b138      	cbz	r0, 80057d0 <_svfiprintf_r+0x150>
 80057c0:	2240      	movs	r2, #64	@ 0x40
 80057c2:	9b04      	ldr	r3, [sp, #16]
 80057c4:	eba0 000a 	sub.w	r0, r0, sl
 80057c8:	4082      	lsls	r2, r0
 80057ca:	4313      	orrs	r3, r2
 80057cc:	3401      	adds	r4, #1
 80057ce:	9304      	str	r3, [sp, #16]
 80057d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d4:	2206      	movs	r2, #6
 80057d6:	4825      	ldr	r0, [pc, #148]	@ (800586c <_svfiprintf_r+0x1ec>)
 80057d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057dc:	f000 fa08 	bl	8005bf0 <memchr>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d036      	beq.n	8005852 <_svfiprintf_r+0x1d2>
 80057e4:	4b22      	ldr	r3, [pc, #136]	@ (8005870 <_svfiprintf_r+0x1f0>)
 80057e6:	bb1b      	cbnz	r3, 8005830 <_svfiprintf_r+0x1b0>
 80057e8:	9b03      	ldr	r3, [sp, #12]
 80057ea:	3307      	adds	r3, #7
 80057ec:	f023 0307 	bic.w	r3, r3, #7
 80057f0:	3308      	adds	r3, #8
 80057f2:	9303      	str	r3, [sp, #12]
 80057f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f6:	4433      	add	r3, r6
 80057f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057fa:	e76a      	b.n	80056d2 <_svfiprintf_r+0x52>
 80057fc:	460c      	mov	r4, r1
 80057fe:	2001      	movs	r0, #1
 8005800:	fb0c 3202 	mla	r2, ip, r2, r3
 8005804:	e7a8      	b.n	8005758 <_svfiprintf_r+0xd8>
 8005806:	2300      	movs	r3, #0
 8005808:	f04f 0c0a 	mov.w	ip, #10
 800580c:	4619      	mov	r1, r3
 800580e:	3401      	adds	r4, #1
 8005810:	9305      	str	r3, [sp, #20]
 8005812:	4620      	mov	r0, r4
 8005814:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005818:	3a30      	subs	r2, #48	@ 0x30
 800581a:	2a09      	cmp	r2, #9
 800581c:	d903      	bls.n	8005826 <_svfiprintf_r+0x1a6>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0c6      	beq.n	80057b0 <_svfiprintf_r+0x130>
 8005822:	9105      	str	r1, [sp, #20]
 8005824:	e7c4      	b.n	80057b0 <_svfiprintf_r+0x130>
 8005826:	4604      	mov	r4, r0
 8005828:	2301      	movs	r3, #1
 800582a:	fb0c 2101 	mla	r1, ip, r1, r2
 800582e:	e7f0      	b.n	8005812 <_svfiprintf_r+0x192>
 8005830:	ab03      	add	r3, sp, #12
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	462a      	mov	r2, r5
 8005836:	4638      	mov	r0, r7
 8005838:	4b0e      	ldr	r3, [pc, #56]	@ (8005874 <_svfiprintf_r+0x1f4>)
 800583a:	a904      	add	r1, sp, #16
 800583c:	f3af 8000 	nop.w
 8005840:	1c42      	adds	r2, r0, #1
 8005842:	4606      	mov	r6, r0
 8005844:	d1d6      	bne.n	80057f4 <_svfiprintf_r+0x174>
 8005846:	89ab      	ldrh	r3, [r5, #12]
 8005848:	065b      	lsls	r3, r3, #25
 800584a:	f53f af2d 	bmi.w	80056a8 <_svfiprintf_r+0x28>
 800584e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005850:	e72c      	b.n	80056ac <_svfiprintf_r+0x2c>
 8005852:	ab03      	add	r3, sp, #12
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	462a      	mov	r2, r5
 8005858:	4638      	mov	r0, r7
 800585a:	4b06      	ldr	r3, [pc, #24]	@ (8005874 <_svfiprintf_r+0x1f4>)
 800585c:	a904      	add	r1, sp, #16
 800585e:	f000 f87d 	bl	800595c <_printf_i>
 8005862:	e7ed      	b.n	8005840 <_svfiprintf_r+0x1c0>
 8005864:	0800611e 	.word	0x0800611e
 8005868:	08006124 	.word	0x08006124
 800586c:	08006128 	.word	0x08006128
 8005870:	00000000 	.word	0x00000000
 8005874:	080055c9 	.word	0x080055c9

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4698      	mov	r8, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	4607      	mov	r7, r0
 8005886:	4293      	cmp	r3, r2
 8005888:	bfb8      	it	lt
 800588a:	4613      	movlt	r3, r2
 800588c:	6033      	str	r3, [r6, #0]
 800588e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005892:	460c      	mov	r4, r1
 8005894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc2b      	bgt.n	8005918 <_printf_common+0xa0>
 80058c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c4:	6822      	ldr	r2, [r4, #0]
 80058c6:	3b00      	subs	r3, #0
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d430      	bmi.n	8005932 <_printf_common+0xba>
 80058d0:	4641      	mov	r1, r8
 80058d2:	4638      	mov	r0, r7
 80058d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d8:	47c8      	blx	r9
 80058da:	3001      	adds	r0, #1
 80058dc:	d023      	beq.n	8005926 <_printf_common+0xae>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf14      	ite	ne
 80058ea:	2500      	movne	r5, #0
 80058ec:	6833      	ldreq	r3, [r6, #0]
 80058ee:	f04f 0600 	mov.w	r6, #0
 80058f2:	bf08      	it	eq
 80058f4:	68e5      	ldreq	r5, [r4, #12]
 80058f6:	f104 041a 	add.w	r4, r4, #26
 80058fa:	bf08      	it	eq
 80058fc:	1aed      	subeq	r5, r5, r3
 80058fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005902:	bf08      	it	eq
 8005904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005908:	4293      	cmp	r3, r2
 800590a:	bfc4      	itt	gt
 800590c:	1a9b      	subgt	r3, r3, r2
 800590e:	18ed      	addgt	r5, r5, r3
 8005910:	42b5      	cmp	r5, r6
 8005912:	d11a      	bne.n	800594a <_printf_common+0xd2>
 8005914:	2000      	movs	r0, #0
 8005916:	e008      	b.n	800592a <_printf_common+0xb2>
 8005918:	2301      	movs	r3, #1
 800591a:	4652      	mov	r2, sl
 800591c:	4641      	mov	r1, r8
 800591e:	4638      	mov	r0, r7
 8005920:	47c8      	blx	r9
 8005922:	3001      	adds	r0, #1
 8005924:	d103      	bne.n	800592e <_printf_common+0xb6>
 8005926:	f04f 30ff 	mov.w	r0, #4294967295
 800592a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800592e:	3501      	adds	r5, #1
 8005930:	e7c1      	b.n	80058b6 <_printf_common+0x3e>
 8005932:	2030      	movs	r0, #48	@ 0x30
 8005934:	18e1      	adds	r1, r4, r3
 8005936:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005940:	4422      	add	r2, r4
 8005942:	3302      	adds	r3, #2
 8005944:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005948:	e7c2      	b.n	80058d0 <_printf_common+0x58>
 800594a:	2301      	movs	r3, #1
 800594c:	4622      	mov	r2, r4
 800594e:	4641      	mov	r1, r8
 8005950:	4638      	mov	r0, r7
 8005952:	47c8      	blx	r9
 8005954:	3001      	adds	r0, #1
 8005956:	d0e6      	beq.n	8005926 <_printf_common+0xae>
 8005958:	3601      	adds	r6, #1
 800595a:	e7d9      	b.n	8005910 <_printf_common+0x98>

0800595c <_printf_i>:
 800595c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005960:	7e0f      	ldrb	r7, [r1, #24]
 8005962:	4691      	mov	r9, r2
 8005964:	2f78      	cmp	r7, #120	@ 0x78
 8005966:	4680      	mov	r8, r0
 8005968:	460c      	mov	r4, r1
 800596a:	469a      	mov	sl, r3
 800596c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800596e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005972:	d807      	bhi.n	8005984 <_printf_i+0x28>
 8005974:	2f62      	cmp	r7, #98	@ 0x62
 8005976:	d80a      	bhi.n	800598e <_printf_i+0x32>
 8005978:	2f00      	cmp	r7, #0
 800597a:	f000 80d3 	beq.w	8005b24 <_printf_i+0x1c8>
 800597e:	2f58      	cmp	r7, #88	@ 0x58
 8005980:	f000 80ba 	beq.w	8005af8 <_printf_i+0x19c>
 8005984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005988:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800598c:	e03a      	b.n	8005a04 <_printf_i+0xa8>
 800598e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005992:	2b15      	cmp	r3, #21
 8005994:	d8f6      	bhi.n	8005984 <_printf_i+0x28>
 8005996:	a101      	add	r1, pc, #4	@ (adr r1, 800599c <_printf_i+0x40>)
 8005998:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800599c:	080059f5 	.word	0x080059f5
 80059a0:	08005a09 	.word	0x08005a09
 80059a4:	08005985 	.word	0x08005985
 80059a8:	08005985 	.word	0x08005985
 80059ac:	08005985 	.word	0x08005985
 80059b0:	08005985 	.word	0x08005985
 80059b4:	08005a09 	.word	0x08005a09
 80059b8:	08005985 	.word	0x08005985
 80059bc:	08005985 	.word	0x08005985
 80059c0:	08005985 	.word	0x08005985
 80059c4:	08005985 	.word	0x08005985
 80059c8:	08005b0b 	.word	0x08005b0b
 80059cc:	08005a33 	.word	0x08005a33
 80059d0:	08005ac5 	.word	0x08005ac5
 80059d4:	08005985 	.word	0x08005985
 80059d8:	08005985 	.word	0x08005985
 80059dc:	08005b2d 	.word	0x08005b2d
 80059e0:	08005985 	.word	0x08005985
 80059e4:	08005a33 	.word	0x08005a33
 80059e8:	08005985 	.word	0x08005985
 80059ec:	08005985 	.word	0x08005985
 80059f0:	08005acd 	.word	0x08005acd
 80059f4:	6833      	ldr	r3, [r6, #0]
 80059f6:	1d1a      	adds	r2, r3, #4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6032      	str	r2, [r6, #0]
 80059fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a04:	2301      	movs	r3, #1
 8005a06:	e09e      	b.n	8005b46 <_printf_i+0x1ea>
 8005a08:	6833      	ldr	r3, [r6, #0]
 8005a0a:	6820      	ldr	r0, [r4, #0]
 8005a0c:	1d19      	adds	r1, r3, #4
 8005a0e:	6031      	str	r1, [r6, #0]
 8005a10:	0606      	lsls	r6, r0, #24
 8005a12:	d501      	bpl.n	8005a18 <_printf_i+0xbc>
 8005a14:	681d      	ldr	r5, [r3, #0]
 8005a16:	e003      	b.n	8005a20 <_printf_i+0xc4>
 8005a18:	0645      	lsls	r5, r0, #25
 8005a1a:	d5fb      	bpl.n	8005a14 <_printf_i+0xb8>
 8005a1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a20:	2d00      	cmp	r5, #0
 8005a22:	da03      	bge.n	8005a2c <_printf_i+0xd0>
 8005a24:	232d      	movs	r3, #45	@ 0x2d
 8005a26:	426d      	negs	r5, r5
 8005a28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a2c:	230a      	movs	r3, #10
 8005a2e:	4859      	ldr	r0, [pc, #356]	@ (8005b94 <_printf_i+0x238>)
 8005a30:	e011      	b.n	8005a56 <_printf_i+0xfa>
 8005a32:	6821      	ldr	r1, [r4, #0]
 8005a34:	6833      	ldr	r3, [r6, #0]
 8005a36:	0608      	lsls	r0, r1, #24
 8005a38:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a3c:	d402      	bmi.n	8005a44 <_printf_i+0xe8>
 8005a3e:	0649      	lsls	r1, r1, #25
 8005a40:	bf48      	it	mi
 8005a42:	b2ad      	uxthmi	r5, r5
 8005a44:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a46:	6033      	str	r3, [r6, #0]
 8005a48:	bf14      	ite	ne
 8005a4a:	230a      	movne	r3, #10
 8005a4c:	2308      	moveq	r3, #8
 8005a4e:	4851      	ldr	r0, [pc, #324]	@ (8005b94 <_printf_i+0x238>)
 8005a50:	2100      	movs	r1, #0
 8005a52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a56:	6866      	ldr	r6, [r4, #4]
 8005a58:	2e00      	cmp	r6, #0
 8005a5a:	bfa8      	it	ge
 8005a5c:	6821      	ldrge	r1, [r4, #0]
 8005a5e:	60a6      	str	r6, [r4, #8]
 8005a60:	bfa4      	itt	ge
 8005a62:	f021 0104 	bicge.w	r1, r1, #4
 8005a66:	6021      	strge	r1, [r4, #0]
 8005a68:	b90d      	cbnz	r5, 8005a6e <_printf_i+0x112>
 8005a6a:	2e00      	cmp	r6, #0
 8005a6c:	d04b      	beq.n	8005b06 <_printf_i+0x1aa>
 8005a6e:	4616      	mov	r6, r2
 8005a70:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a74:	fb03 5711 	mls	r7, r3, r1, r5
 8005a78:	5dc7      	ldrb	r7, [r0, r7]
 8005a7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a7e:	462f      	mov	r7, r5
 8005a80:	42bb      	cmp	r3, r7
 8005a82:	460d      	mov	r5, r1
 8005a84:	d9f4      	bls.n	8005a70 <_printf_i+0x114>
 8005a86:	2b08      	cmp	r3, #8
 8005a88:	d10b      	bne.n	8005aa2 <_printf_i+0x146>
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	07df      	lsls	r7, r3, #31
 8005a8e:	d508      	bpl.n	8005aa2 <_printf_i+0x146>
 8005a90:	6923      	ldr	r3, [r4, #16]
 8005a92:	6861      	ldr	r1, [r4, #4]
 8005a94:	4299      	cmp	r1, r3
 8005a96:	bfde      	ittt	le
 8005a98:	2330      	movle	r3, #48	@ 0x30
 8005a9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005aa2:	1b92      	subs	r2, r2, r6
 8005aa4:	6122      	str	r2, [r4, #16]
 8005aa6:	464b      	mov	r3, r9
 8005aa8:	4621      	mov	r1, r4
 8005aaa:	4640      	mov	r0, r8
 8005aac:	f8cd a000 	str.w	sl, [sp]
 8005ab0:	aa03      	add	r2, sp, #12
 8005ab2:	f7ff fee1 	bl	8005878 <_printf_common>
 8005ab6:	3001      	adds	r0, #1
 8005ab8:	d14a      	bne.n	8005b50 <_printf_i+0x1f4>
 8005aba:	f04f 30ff 	mov.w	r0, #4294967295
 8005abe:	b004      	add	sp, #16
 8005ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac4:	6823      	ldr	r3, [r4, #0]
 8005ac6:	f043 0320 	orr.w	r3, r3, #32
 8005aca:	6023      	str	r3, [r4, #0]
 8005acc:	2778      	movs	r7, #120	@ 0x78
 8005ace:	4832      	ldr	r0, [pc, #200]	@ (8005b98 <_printf_i+0x23c>)
 8005ad0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ad4:	6823      	ldr	r3, [r4, #0]
 8005ad6:	6831      	ldr	r1, [r6, #0]
 8005ad8:	061f      	lsls	r7, r3, #24
 8005ada:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ade:	d402      	bmi.n	8005ae6 <_printf_i+0x18a>
 8005ae0:	065f      	lsls	r7, r3, #25
 8005ae2:	bf48      	it	mi
 8005ae4:	b2ad      	uxthmi	r5, r5
 8005ae6:	6031      	str	r1, [r6, #0]
 8005ae8:	07d9      	lsls	r1, r3, #31
 8005aea:	bf44      	itt	mi
 8005aec:	f043 0320 	orrmi.w	r3, r3, #32
 8005af0:	6023      	strmi	r3, [r4, #0]
 8005af2:	b11d      	cbz	r5, 8005afc <_printf_i+0x1a0>
 8005af4:	2310      	movs	r3, #16
 8005af6:	e7ab      	b.n	8005a50 <_printf_i+0xf4>
 8005af8:	4826      	ldr	r0, [pc, #152]	@ (8005b94 <_printf_i+0x238>)
 8005afa:	e7e9      	b.n	8005ad0 <_printf_i+0x174>
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	f023 0320 	bic.w	r3, r3, #32
 8005b02:	6023      	str	r3, [r4, #0]
 8005b04:	e7f6      	b.n	8005af4 <_printf_i+0x198>
 8005b06:	4616      	mov	r6, r2
 8005b08:	e7bd      	b.n	8005a86 <_printf_i+0x12a>
 8005b0a:	6833      	ldr	r3, [r6, #0]
 8005b0c:	6825      	ldr	r5, [r4, #0]
 8005b0e:	1d18      	adds	r0, r3, #4
 8005b10:	6961      	ldr	r1, [r4, #20]
 8005b12:	6030      	str	r0, [r6, #0]
 8005b14:	062e      	lsls	r6, r5, #24
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	d501      	bpl.n	8005b1e <_printf_i+0x1c2>
 8005b1a:	6019      	str	r1, [r3, #0]
 8005b1c:	e002      	b.n	8005b24 <_printf_i+0x1c8>
 8005b1e:	0668      	lsls	r0, r5, #25
 8005b20:	d5fb      	bpl.n	8005b1a <_printf_i+0x1be>
 8005b22:	8019      	strh	r1, [r3, #0]
 8005b24:	2300      	movs	r3, #0
 8005b26:	4616      	mov	r6, r2
 8005b28:	6123      	str	r3, [r4, #16]
 8005b2a:	e7bc      	b.n	8005aa6 <_printf_i+0x14a>
 8005b2c:	6833      	ldr	r3, [r6, #0]
 8005b2e:	2100      	movs	r1, #0
 8005b30:	1d1a      	adds	r2, r3, #4
 8005b32:	6032      	str	r2, [r6, #0]
 8005b34:	681e      	ldr	r6, [r3, #0]
 8005b36:	6862      	ldr	r2, [r4, #4]
 8005b38:	4630      	mov	r0, r6
 8005b3a:	f000 f859 	bl	8005bf0 <memchr>
 8005b3e:	b108      	cbz	r0, 8005b44 <_printf_i+0x1e8>
 8005b40:	1b80      	subs	r0, r0, r6
 8005b42:	6060      	str	r0, [r4, #4]
 8005b44:	6863      	ldr	r3, [r4, #4]
 8005b46:	6123      	str	r3, [r4, #16]
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b4e:	e7aa      	b.n	8005aa6 <_printf_i+0x14a>
 8005b50:	4632      	mov	r2, r6
 8005b52:	4649      	mov	r1, r9
 8005b54:	4640      	mov	r0, r8
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	47d0      	blx	sl
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	d0ad      	beq.n	8005aba <_printf_i+0x15e>
 8005b5e:	6823      	ldr	r3, [r4, #0]
 8005b60:	079b      	lsls	r3, r3, #30
 8005b62:	d413      	bmi.n	8005b8c <_printf_i+0x230>
 8005b64:	68e0      	ldr	r0, [r4, #12]
 8005b66:	9b03      	ldr	r3, [sp, #12]
 8005b68:	4298      	cmp	r0, r3
 8005b6a:	bfb8      	it	lt
 8005b6c:	4618      	movlt	r0, r3
 8005b6e:	e7a6      	b.n	8005abe <_printf_i+0x162>
 8005b70:	2301      	movs	r3, #1
 8005b72:	4632      	mov	r2, r6
 8005b74:	4649      	mov	r1, r9
 8005b76:	4640      	mov	r0, r8
 8005b78:	47d0      	blx	sl
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	d09d      	beq.n	8005aba <_printf_i+0x15e>
 8005b7e:	3501      	adds	r5, #1
 8005b80:	68e3      	ldr	r3, [r4, #12]
 8005b82:	9903      	ldr	r1, [sp, #12]
 8005b84:	1a5b      	subs	r3, r3, r1
 8005b86:	42ab      	cmp	r3, r5
 8005b88:	dcf2      	bgt.n	8005b70 <_printf_i+0x214>
 8005b8a:	e7eb      	b.n	8005b64 <_printf_i+0x208>
 8005b8c:	2500      	movs	r5, #0
 8005b8e:	f104 0619 	add.w	r6, r4, #25
 8005b92:	e7f5      	b.n	8005b80 <_printf_i+0x224>
 8005b94:	0800612f 	.word	0x0800612f
 8005b98:	08006140 	.word	0x08006140

08005b9c <memmove>:
 8005b9c:	4288      	cmp	r0, r1
 8005b9e:	b510      	push	{r4, lr}
 8005ba0:	eb01 0402 	add.w	r4, r1, r2
 8005ba4:	d902      	bls.n	8005bac <memmove+0x10>
 8005ba6:	4284      	cmp	r4, r0
 8005ba8:	4623      	mov	r3, r4
 8005baa:	d807      	bhi.n	8005bbc <memmove+0x20>
 8005bac:	1e43      	subs	r3, r0, #1
 8005bae:	42a1      	cmp	r1, r4
 8005bb0:	d008      	beq.n	8005bc4 <memmove+0x28>
 8005bb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bba:	e7f8      	b.n	8005bae <memmove+0x12>
 8005bbc:	4601      	mov	r1, r0
 8005bbe:	4402      	add	r2, r0
 8005bc0:	428a      	cmp	r2, r1
 8005bc2:	d100      	bne.n	8005bc6 <memmove+0x2a>
 8005bc4:	bd10      	pop	{r4, pc}
 8005bc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bce:	e7f7      	b.n	8005bc0 <memmove+0x24>

08005bd0 <_sbrk_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	4d05      	ldr	r5, [pc, #20]	@ (8005bec <_sbrk_r+0x1c>)
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	4608      	mov	r0, r1
 8005bda:	602b      	str	r3, [r5, #0]
 8005bdc:	f7fa fb9a 	bl	8000314 <_sbrk>
 8005be0:	1c43      	adds	r3, r0, #1
 8005be2:	d102      	bne.n	8005bea <_sbrk_r+0x1a>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	b103      	cbz	r3, 8005bea <_sbrk_r+0x1a>
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	bd38      	pop	{r3, r4, r5, pc}
 8005bec:	20000e1c 	.word	0x20000e1c

08005bf0 <memchr>:
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	b510      	push	{r4, lr}
 8005bf4:	b2c9      	uxtb	r1, r1
 8005bf6:	4402      	add	r2, r0
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	d101      	bne.n	8005c02 <memchr+0x12>
 8005bfe:	2000      	movs	r0, #0
 8005c00:	e003      	b.n	8005c0a <memchr+0x1a>
 8005c02:	7804      	ldrb	r4, [r0, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	428c      	cmp	r4, r1
 8005c08:	d1f6      	bne.n	8005bf8 <memchr+0x8>
 8005c0a:	bd10      	pop	{r4, pc}

08005c0c <_realloc_r>:
 8005c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c10:	4680      	mov	r8, r0
 8005c12:	4615      	mov	r5, r2
 8005c14:	460c      	mov	r4, r1
 8005c16:	b921      	cbnz	r1, 8005c22 <_realloc_r+0x16>
 8005c18:	4611      	mov	r1, r2
 8005c1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c1e:	f7ff bc47 	b.w	80054b0 <_malloc_r>
 8005c22:	b92a      	cbnz	r2, 8005c30 <_realloc_r+0x24>
 8005c24:	f7ff fbda 	bl	80053dc <_free_r>
 8005c28:	2400      	movs	r4, #0
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c30:	f000 f81a 	bl	8005c68 <_malloc_usable_size_r>
 8005c34:	4285      	cmp	r5, r0
 8005c36:	4606      	mov	r6, r0
 8005c38:	d802      	bhi.n	8005c40 <_realloc_r+0x34>
 8005c3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c3e:	d8f4      	bhi.n	8005c2a <_realloc_r+0x1e>
 8005c40:	4629      	mov	r1, r5
 8005c42:	4640      	mov	r0, r8
 8005c44:	f7ff fc34 	bl	80054b0 <_malloc_r>
 8005c48:	4607      	mov	r7, r0
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	d0ec      	beq.n	8005c28 <_realloc_r+0x1c>
 8005c4e:	42b5      	cmp	r5, r6
 8005c50:	462a      	mov	r2, r5
 8005c52:	4621      	mov	r1, r4
 8005c54:	bf28      	it	cs
 8005c56:	4632      	movcs	r2, r6
 8005c58:	f7ff fbb2 	bl	80053c0 <memcpy>
 8005c5c:	4621      	mov	r1, r4
 8005c5e:	4640      	mov	r0, r8
 8005c60:	f7ff fbbc 	bl	80053dc <_free_r>
 8005c64:	463c      	mov	r4, r7
 8005c66:	e7e0      	b.n	8005c2a <_realloc_r+0x1e>

08005c68 <_malloc_usable_size_r>:
 8005c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c6c:	1f18      	subs	r0, r3, #4
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	bfbc      	itt	lt
 8005c72:	580b      	ldrlt	r3, [r1, r0]
 8005c74:	18c0      	addlt	r0, r0, r3
 8005c76:	4770      	bx	lr

08005c78 <_init>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	bf00      	nop
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr

08005c84 <_fini>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	bf00      	nop
 8005c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8a:	bc08      	pop	{r3}
 8005c8c:	469e      	mov	lr, r3
 8005c8e:	4770      	bx	lr
