

================================================================
== Vitis HLS Report for 'krnl_bp'
================================================================
* Date:           Wed Aug  7 14:54:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1158|     1158|  3.860 us|  3.860 us|  1159|  1159|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_krnl_bp_Pipeline_l_load_input_fu_253       |krnl_bp_Pipeline_l_load_input       |       67|       67|   0.223 us|   0.223 us|   67|   67|       no|
        |grp_krnl_bp_Pipeline_l_load_input1_fu_262      |krnl_bp_Pipeline_l_load_input1      |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269   |krnl_bp_Pipeline_VITIS_LOOP_236_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275  |krnl_bp_Pipeline_VITIS_LOOP_236_12  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281  |krnl_bp_Pipeline_VITIS_LOOP_236_13  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_main_fu_287             |krnl_bp_Pipeline_l_main             |      869|      869|   2.896 us|   2.896 us|  869|  869|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338   |krnl_bp_Pipeline_VITIS_LOOP_229_1   |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344  |krnl_bp_Pipeline_VITIS_LOOP_229_14  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350  |krnl_bp_Pipeline_VITIS_LOOP_229_15  |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        |grp_krnl_bp_Pipeline_l_write_mem_fu_356        |krnl_bp_Pipeline_l_write_mem        |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        0|      -|      590|      500|     -|
|Instance             |        0|     25|    20413|    27481|     0|
|Memory               |        0|      -|       96|       99|     0|
|Multiplexer          |        -|      -|        -|     1303|     -|
|Register             |        -|      -|      644|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     25|    21743|    29399|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        2|        6|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   322|   552|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U63         |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |gmem0_m_axi_U                                  |gmem0_m_axi                         |        0|   0|  4567|  8001|    0|
    |gmem1_m_axi_U                                  |gmem1_m_axi                         |        0|   0|  2473|  4320|    0|
    |gmem2_m_axi_U                                  |gmem2_m_axi                         |        0|   0|  2473|  4320|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338   |krnl_bp_Pipeline_VITIS_LOOP_229_1   |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344  |krnl_bp_Pipeline_VITIS_LOOP_229_14  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350  |krnl_bp_Pipeline_VITIS_LOOP_229_15  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269   |krnl_bp_Pipeline_VITIS_LOOP_236_1   |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275  |krnl_bp_Pipeline_VITIS_LOOP_236_12  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281  |krnl_bp_Pipeline_VITIS_LOOP_236_13  |        0|   0|     7|    76|    0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_253       |krnl_bp_Pipeline_l_load_input       |        0|   0|  1022|   118|    0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_262      |krnl_bp_Pipeline_l_load_input1      |        0|   0|   263|    65|    0|
    |grp_krnl_bp_Pipeline_l_main_fu_287             |krnl_bp_Pipeline_l_main             |        0|  23|  8670|  9377|    0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_356        |krnl_bp_Pipeline_l_write_mem        |        0|   0|   263|    74|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |        0|  25| 20413| 27481|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mat_p_bram_U  |mat_p_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |vec_q_bram_U  |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    |x_bram_U      |vec_q_bram_RAM_AUTO_1R1W  |        0|  32|  33|    0|     8|   32|     1|          256|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                          |        0|  96|  99|    0|    80|   96|     3|         2560|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |mac_res_stream_fifo_U   |        0|  118|   0|    -|    36|   32|     1152|
    |u_stream_fifo_U         |        0|  118|   0|    -|    36|   32|     1152|
    |z_copy_2_stream_fifo_U  |        0|  118|   0|    -|    36|   32|     1152|
    |z_old_stream_fifo_U     |        0|  118|   0|    -|    36|   32|     1152|
    |z_u_stream_fifo_U       |        0|  118|   0|    -|    36|   32|     1152|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                   |        0|  590|   0|    0|   180|  160|     5760|
    +------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state94_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  16|           8|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  866|        164|    1|        164|
    |ap_done                |    9|          2|    1|          2|
    |gmem0_ARADDR           |   14|          3|   64|        192|
    |gmem0_ARLEN            |   14|          3|   32|         96|
    |gmem0_ARVALID          |   14|          3|    1|          3|
    |gmem0_RREADY           |    9|          2|    1|          2|
    |gmem0_blk_n_AR         |    9|          2|    1|          2|
    |gmem1_blk_n_AR         |    9|          2|    1|          2|
    |gmem1_blk_n_R          |    9|          2|    1|          2|
    |gmem2_blk_n_AW         |    9|          2|    1|          2|
    |gmem2_blk_n_B          |    9|          2|    1|          2|
    |gmem2_blk_n_W          |    9|          2|    1|          2|
    |grp_fu_363_ce          |   14|          3|    1|          3|
    |grp_fu_363_opcode      |   14|          3|    2|          6|
    |grp_fu_363_p0          |   14|          3|   32|         96|
    |grp_fu_363_p1          |   14|          3|   32|         96|
    |mac_res_stream_read    |    9|          2|    1|          2|
    |mac_res_stream_write   |    9|          2|    1|          2|
    |mat_p_bram_address0    |   14|          3|    6|         18|
    |mat_p_bram_ce0         |   14|          3|    1|          3|
    |mat_p_bram_ce1         |    9|          2|    1|          2|
    |mat_p_bram_we0         |    9|          2|    1|          2|
    |u_stream_din           |    9|          2|   32|         64|
    |u_stream_read          |   14|          3|    1|          3|
    |u_stream_write         |   14|          3|    1|          3|
    |vec_q_bram_address0    |   14|          3|    3|          9|
    |vec_q_bram_ce0         |   14|          3|    1|          3|
    |vec_q_bram_we0         |    9|          2|    1|          2|
    |x_bram_address0        |   14|          3|    3|          9|
    |x_bram_ce0             |   14|          3|    1|          3|
    |x_bram_we0             |    9|          2|    1|          2|
    |z_copy_2_stream_din    |    9|          2|   32|         64|
    |z_copy_2_stream_read   |   14|          3|    1|          3|
    |z_copy_2_stream_write  |   14|          3|    1|          3|
    |z_old_stream_din       |    9|          2|   32|         64|
    |z_old_stream_read      |   14|          3|    1|          3|
    |z_old_stream_write     |   14|          3|    1|          3|
    |z_u_stream_read        |    9|          2|    1|          2|
    |z_u_stream_write       |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1303|        259|  298|        943|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                            |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                   |  163|   0|  163|          0|
    |ap_done_reg                                                 |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                                |    1|   0|    1|          0|
    |ap_rst_reg_1                                                |    1|   0|    1|          0|
    |ap_rst_reg_2                                                |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                       |    1|   0|    1|          0|
    |gmem1_addr_read_reg_465                                     |  256|   0|  256|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_14_fu_344_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_15_fu_350_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_229_1_fu_338_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_12_fu_275_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_13_fu_281_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_VITIS_LOOP_236_1_fu_269_ap_start_reg   |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input1_fu_262_ap_start_reg      |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_load_input_fu_253_ap_start_reg       |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_main_fu_287_ap_start_reg             |    1|   0|    1|          0|
    |grp_krnl_bp_Pipeline_l_write_mem_fu_356_ap_start_reg        |    1|   0|    1|          0|
    |reg_alpha_reg_481                                           |   32|   0|   32|          0|
    |trunc_ln15_1_reg_444                                        |   59|   0|   59|          0|
    |trunc_ln4_reg_449                                           |   59|   0|   59|          0|
    |trunc_ln_reg_438                                            |   58|   0|   58|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                       |  644|   0|  644|          0|
    +------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|       krnl_bp|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  256|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   32|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  256|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

