

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_326_2'
================================================================
* Date:           Sun Oct 12 09:48:05 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_326_2  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_18 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_18"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i16 %i" [activation_accelerator.cpp:326]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln326 = icmp_eq  i16 %i_7, i16 32768" [activation_accelerator.cpp:326]   --->   Operation 14 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32767, i64 32767, i64 32767"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln326 = br i1 %icmp_ln326, void %for.body10.i.split, void %for.inc30.i.preheader.exitStub" [activation_accelerator.cpp:326]   --->   Operation 16 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_23_cast = zext i16 %i_7" [activation_accelerator.cpp:326]   --->   Operation 17 'zext' 'i_23_cast' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %i_23_cast" [activation_accelerator.cpp:326]   --->   Operation 18 'getelementptr' 'x_mask_addr' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%max_val_19 = load i15 %x_mask_addr" [activation_accelerator.cpp:326]   --->   Operation 19 'load' 'max_val_19' <Predicate = (!icmp_ln326)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln326 = add i16 %i_7, i16 1" [activation_accelerator.cpp:326]   --->   Operation 20 'add' 'add_ln326' <Predicate = (!icmp_ln326)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln326 = store i16 %add_ln326, i16 %i" [activation_accelerator.cpp:326]   --->   Operation 21 'store' 'store_ln326' <Predicate = (!icmp_ln326)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_18_load_1 = load i32 %max_val_18" [activation_accelerator.cpp:326]   --->   Operation 22 'load' 'max_val_18_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%max_val_19 = load i15 %x_mask_addr" [activation_accelerator.cpp:326]   --->   Operation 23 'load' 'max_val_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %max_val_19, i32 %max_val_18_load_1" [activation_accelerator.cpp:326]   --->   Operation 24 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%max_val_18_load = load i32 %max_val_18"   --->   Operation 44 'load' 'max_val_18_load' <Predicate = (icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_18_out, i32 %max_val_18_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln326)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln325 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [activation_accelerator.cpp:325]   --->   Operation 25 'specloopname' 'specloopname_ln325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln326 = bitcast i32 %max_val_19" [activation_accelerator.cpp:326]   --->   Operation 26 'bitcast' 'bitcast_ln326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln326, i32 23, i32 30" [activation_accelerator.cpp:326]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i32 %bitcast_ln326" [activation_accelerator.cpp:326]   --->   Operation 28 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln326_1 = bitcast i32 %max_val_18_load_1" [activation_accelerator.cpp:326]   --->   Operation 29 'bitcast' 'bitcast_ln326_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln326_1, i32 23, i32 30" [activation_accelerator.cpp:326]   --->   Operation 30 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i32 %bitcast_ln326_1" [activation_accelerator.cpp:326]   --->   Operation 31 'trunc' 'trunc_ln326_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln326_1 = icmp_ne  i8 %tmp_s, i8 255" [activation_accelerator.cpp:326]   --->   Operation 32 'icmp' 'icmp_ln326_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln326_2 = icmp_eq  i23 %trunc_ln326, i23 0" [activation_accelerator.cpp:326]   --->   Operation 33 'icmp' 'icmp_ln326_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_1)   --->   "%or_ln326 = or i1 %icmp_ln326_2, i1 %icmp_ln326_1" [activation_accelerator.cpp:326]   --->   Operation 34 'or' 'or_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln326_3 = icmp_ne  i8 %tmp_26, i8 255" [activation_accelerator.cpp:326]   --->   Operation 35 'icmp' 'icmp_ln326_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.05ns)   --->   "%icmp_ln326_4 = icmp_eq  i23 %trunc_ln326_1, i23 0" [activation_accelerator.cpp:326]   --->   Operation 36 'icmp' 'icmp_ln326_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_1)   --->   "%or_ln326_1 = or i1 %icmp_ln326_4, i1 %icmp_ln326_3" [activation_accelerator.cpp:326]   --->   Operation 37 'or' 'or_ln326_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %max_val_19, i32 %max_val_18_load_1" [activation_accelerator.cpp:326]   --->   Operation 38 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln326_1)   --->   "%and_ln326 = and i1 %tmp_27, i1 %or_ln326" [activation_accelerator.cpp:326]   --->   Operation 39 'and' 'and_ln326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln326_1 = and i1 %and_ln326, i1 %or_ln326_1" [activation_accelerator.cpp:326]   --->   Operation 40 'and' 'and_ln326_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_20 = select i1 %and_ln326_1, i32 %max_val_19, i32 %max_val_18_load_1" [activation_accelerator.cpp:326]   --->   Operation 41 'select' 'max_val_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln326 = store i32 %max_val_20, i32 %max_val_18" [activation_accelerator.cpp:326]   --->   Operation 42 'store' 'store_ln326' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.body10.i" [activation_accelerator.cpp:326]   --->   Operation 43 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_mask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_18_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val_18         (alloca           ) [ 0111]
i                  (alloca           ) [ 0100]
max_val_read       (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_7                (load             ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln326         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
br_ln326           (br               ) [ 0000]
i_23_cast          (zext             ) [ 0000]
x_mask_addr        (getelementptr    ) [ 0110]
add_ln326          (add              ) [ 0000]
store_ln326        (store            ) [ 0000]
max_val_18_load_1  (load             ) [ 0101]
max_val_19         (load             ) [ 0101]
specloopname_ln325 (specloopname     ) [ 0000]
bitcast_ln326      (bitcast          ) [ 0000]
tmp_s              (partselect       ) [ 0000]
trunc_ln326        (trunc            ) [ 0000]
bitcast_ln326_1    (bitcast          ) [ 0000]
tmp_26             (partselect       ) [ 0000]
trunc_ln326_1      (trunc            ) [ 0000]
icmp_ln326_1       (icmp             ) [ 0000]
icmp_ln326_2       (icmp             ) [ 0000]
or_ln326           (or               ) [ 0000]
icmp_ln326_3       (icmp             ) [ 0000]
icmp_ln326_4       (icmp             ) [ 0000]
or_ln326_1         (or               ) [ 0000]
tmp_27             (fcmp             ) [ 0000]
and_ln326          (and              ) [ 0000]
and_ln326_1        (and              ) [ 0000]
max_val_20         (select           ) [ 0000]
store_ln326        (store            ) [ 0000]
br_ln326           (br               ) [ 0000]
max_val_18_load    (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_mask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_val_18_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_18_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="max_val_18_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_18/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="max_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="x_mask_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="16" slack="0"/>
<pin id="69" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_19/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_7_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln326_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_23_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_23_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln326_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln326_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="max_val_18_load_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_18_load_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln326_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_s_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln326_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln326/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="bitcast_ln326_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln326_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_26_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln326_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln326_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln326_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln326_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="23" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326_2/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="or_ln326_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln326/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln326_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326_3/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln326_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="23" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326_4/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln326_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln326_1/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln326_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln326/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln326_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln326_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="max_val_20_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_20/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln326_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="max_val_18_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_18_load/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="max_val_18_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val_18 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="234" class="1005" name="icmp_ln326_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln326 "/>
</bind>
</comp>

<comp id="238" class="1005" name="x_mask_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="1"/>
<pin id="240" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="max_val_18_load_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_18_load_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="max_val_19_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="52" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="139" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="125" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="135" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="156" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="142" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="152" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="174" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="168" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="186" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="222"><net_src comp="44" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="48" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="237"><net_src comp="96" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="65" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="246"><net_src comp="118" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="253"><net_src comp="72" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="204" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_val_18_out | {2 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_326_2 : max_val | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_326_2 : x_mask | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln326 : 2
		br_ln326 : 3
		i_23_cast : 2
		x_mask_addr : 3
		max_val_19 : 4
		add_ln326 : 2
		store_ln326 : 3
	State 2
		tmp_27 : 1
		write_ln0 : 1
	State 3
		tmp_s : 1
		trunc_ln326 : 1
		tmp_26 : 1
		trunc_ln326_1 : 1
		icmp_ln326_1 : 2
		icmp_ln326_2 : 2
		or_ln326 : 3
		icmp_ln326_3 : 2
		icmp_ln326_4 : 2
		or_ln326_1 : 3
		and_ln326 : 3
		and_ln326_1 : 3
		max_val_20 : 3
		store_ln326 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln326_fu_96    |    0    |    13   |
|          |   icmp_ln326_1_fu_156   |    0    |    11   |
|   icmp   |   icmp_ln326_2_fu_162   |    0    |    16   |
|          |   icmp_ln326_3_fu_174   |    0    |    11   |
|          |   icmp_ln326_4_fu_180   |    0    |    16   |
|----------|-------------------------|---------|---------|
|  select  |    max_val_20_fu_204    |    0    |    32   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln326_fu_107    |    0    |    23   |
|----------|-------------------------|---------|---------|
|    or    |     or_ln326_fu_168     |    0    |    2    |
|          |    or_ln326_1_fu_186    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln326_fu_192    |    0    |    2    |
|          |    and_ln326_1_fu_198   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | max_val_read_read_fu_52 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_58  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_78        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     i_23_cast_fu_102    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_s_fu_125      |    0    |    0    |
|          |      tmp_26_fu_142      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln326_fu_135   |    0    |    0    |
|          |   trunc_ln326_1_fu_152  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   130   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_227        |   16   |
|    icmp_ln326_reg_234   |    1   |
|max_val_18_load_1_reg_243|   32   |
|    max_val_18_reg_219   |   32   |
|    max_val_19_reg_250   |   32   |
|   x_mask_addr_reg_238   |   15   |
+-------------------------+--------+
|          Total          |   128  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_78    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_78    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   158  ||  1.281  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   128  |   157  |
+-----------+--------+--------+--------+
