<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_bram_blk_mem_gen_0_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_processing_system7_0_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_smc_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/design_bram_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_bram_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_bram_processing_system7_0_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_bram_axi_smc_0_synth_1"/>
		<Parent Id="design_bram_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/rasmus/Documents/RobTek/RE/lab_ps_pl_test/lab_ps_pl_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_bram_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_bram_processing_system7_0_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_bram_axi_smc_0_synth_1"/>
		<Parent Id="design_bram_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

