============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Apr 30 17:45:36 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.417043s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (89.3%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26096/18 useful/useless nets, 15222/10 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-1032 : 25822/4 useful/useless nets, 15614/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25806/16 useful/useless nets, 15602/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25543/30 useful/useless nets, 15339/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.368713s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (79.9%)

RUN-1004 : used memory is 309 MB, reserved memory is 284 MB, peak memory is 311 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25990/2 useful/useless nets, 15789/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83643, tnet num: 17542, tinst num: 15788, tnode num: 97829, tedge num: 136292.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.367498s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (84.5%)

RUN-1004 : used memory is 313 MB, reserved memory is 291 MB, peak memory is 441 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.889308s wall, 3.140625s user + 0.078125s system = 3.218750s CPU (82.8%)

RUN-1004 : used memory is 314 MB, reserved memory is 292 MB, peak memory is 441 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14818 instances
RUN-0007 : 8795 luts, 2951 seqs, 1949 mslices, 994 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 25103 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 14576 nets have 2 pins
RUN-1001 : 9084 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1359     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     561     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14816 instances, 8795 luts, 2951 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81609, tnet num: 16653, tinst num: 14816, tnode num: 95039, tedge num: 133735.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.212241s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (81.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.46044e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14816.
PHY-3001 : Level 1 #clusters 1982.
PHY-3001 : End clustering;  0.125047s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18576e+06, overlap = 797.281
PHY-3002 : Step(2): len = 1.05893e+06, overlap = 916.75
PHY-3002 : Step(3): len = 707488, overlap = 1207.81
PHY-3002 : Step(4): len = 605000, overlap = 1291.81
PHY-3002 : Step(5): len = 482703, overlap = 1468.72
PHY-3002 : Step(6): len = 408843, overlap = 1574.03
PHY-3002 : Step(7): len = 332140, overlap = 1683.5
PHY-3002 : Step(8): len = 290361, overlap = 1717.5
PHY-3002 : Step(9): len = 244035, overlap = 1800.44
PHY-3002 : Step(10): len = 217032, overlap = 1836.38
PHY-3002 : Step(11): len = 188941, overlap = 1853.53
PHY-3002 : Step(12): len = 172448, overlap = 1888.12
PHY-3002 : Step(13): len = 152201, overlap = 1905.47
PHY-3002 : Step(14): len = 143863, overlap = 1910.75
PHY-3002 : Step(15): len = 131968, overlap = 1910.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.84978e-07
PHY-3002 : Step(16): len = 137635, overlap = 1913.72
PHY-3002 : Step(17): len = 162078, overlap = 1858.44
PHY-3002 : Step(18): len = 150128, overlap = 1862.94
PHY-3002 : Step(19): len = 151662, overlap = 1818.91
PHY-3002 : Step(20): len = 132721, overlap = 1791.22
PHY-3002 : Step(21): len = 131540, overlap = 1824.03
PHY-3002 : Step(22): len = 121177, overlap = 1838.38
PHY-3002 : Step(23): len = 119488, overlap = 1862.31
PHY-3002 : Step(24): len = 112971, overlap = 1866.06
PHY-3002 : Step(25): len = 112858, overlap = 1853.38
PHY-3002 : Step(26): len = 110416, overlap = 1850.56
PHY-3002 : Step(27): len = 110061, overlap = 1858.91
PHY-3002 : Step(28): len = 110351, overlap = 1858.38
PHY-3002 : Step(29): len = 110311, overlap = 1876.5
PHY-3002 : Step(30): len = 112262, overlap = 1886.25
PHY-3002 : Step(31): len = 112553, overlap = 1853.06
PHY-3002 : Step(32): len = 113516, overlap = 1860
PHY-3002 : Step(33): len = 112186, overlap = 1867.59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.69956e-07
PHY-3002 : Step(34): len = 117895, overlap = 1863
PHY-3002 : Step(35): len = 134841, overlap = 1827.72
PHY-3002 : Step(36): len = 139831, overlap = 1715.22
PHY-3002 : Step(37): len = 145360, overlap = 1654.06
PHY-3002 : Step(38): len = 144160, overlap = 1681.91
PHY-3002 : Step(39): len = 146718, overlap = 1699.38
PHY-3002 : Step(40): len = 144134, overlap = 1726.19
PHY-3002 : Step(41): len = 145791, overlap = 1732.44
PHY-3002 : Step(42): len = 144222, overlap = 1722.19
PHY-3002 : Step(43): len = 146372, overlap = 1726.75
PHY-3002 : Step(44): len = 143087, overlap = 1724.12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.13991e-06
PHY-3002 : Step(45): len = 163122, overlap = 1686.69
PHY-3002 : Step(46): len = 177217, overlap = 1630.81
PHY-3002 : Step(47): len = 178256, overlap = 1516.72
PHY-3002 : Step(48): len = 178556, overlap = 1539.69
PHY-3002 : Step(49): len = 176645, overlap = 1526.94
PHY-3002 : Step(50): len = 177004, overlap = 1520.41
PHY-3002 : Step(51): len = 175668, overlap = 1512.88
PHY-3002 : Step(52): len = 175331, overlap = 1491.12
PHY-3002 : Step(53): len = 173600, overlap = 1470.22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.27982e-06
PHY-3002 : Step(54): len = 191214, overlap = 1444.16
PHY-3002 : Step(55): len = 201886, overlap = 1434.19
PHY-3002 : Step(56): len = 205461, overlap = 1420.91
PHY-3002 : Step(57): len = 209446, overlap = 1451.81
PHY-3002 : Step(58): len = 211047, overlap = 1441.22
PHY-3002 : Step(59): len = 212520, overlap = 1435.41
PHY-3002 : Step(60): len = 207675, overlap = 1423.38
PHY-3002 : Step(61): len = 205513, overlap = 1416.16
PHY-3002 : Step(62): len = 204225, overlap = 1439.44
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.55965e-06
PHY-3002 : Step(63): len = 217173, overlap = 1436.25
PHY-3002 : Step(64): len = 225030, overlap = 1424.12
PHY-3002 : Step(65): len = 227107, overlap = 1359.12
PHY-3002 : Step(66): len = 230095, overlap = 1321.28
PHY-3002 : Step(67): len = 232211, overlap = 1312.5
PHY-3002 : Step(68): len = 235552, overlap = 1262.19
PHY-3002 : Step(69): len = 233930, overlap = 1212.5
PHY-3002 : Step(70): len = 232806, overlap = 1202.5
PHY-3002 : Step(71): len = 231608, overlap = 1220.91
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.1193e-06
PHY-3002 : Step(72): len = 242786, overlap = 1216
PHY-3002 : Step(73): len = 252207, overlap = 1255.12
PHY-3002 : Step(74): len = 254570, overlap = 1217.66
PHY-3002 : Step(75): len = 257341, overlap = 1217.62
PHY-3002 : Step(76): len = 260761, overlap = 1189.31
PHY-3002 : Step(77): len = 263873, overlap = 1222.06
PHY-3002 : Step(78): len = 263042, overlap = 1211.53
PHY-3002 : Step(79): len = 264314, overlap = 1188.88
PHY-3002 : Step(80): len = 265034, overlap = 1097.38
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.82386e-05
PHY-3002 : Step(81): len = 283690, overlap = 1002.41
PHY-3002 : Step(82): len = 299712, overlap = 972.688
PHY-3002 : Step(83): len = 301367, overlap = 962
PHY-3002 : Step(84): len = 304305, overlap = 955.094
PHY-3002 : Step(85): len = 310468, overlap = 879.875
PHY-3002 : Step(86): len = 314472, overlap = 836.094
PHY-3002 : Step(87): len = 314747, overlap = 856.094
PHY-3002 : Step(88): len = 315528, overlap = 867.156
PHY-3002 : Step(89): len = 316075, overlap = 871.719
PHY-3002 : Step(90): len = 317042, overlap = 856.156
PHY-3002 : Step(91): len = 314839, overlap = 847.969
PHY-3002 : Step(92): len = 314436, overlap = 844.906
PHY-3002 : Step(93): len = 313719, overlap = 825.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.64772e-05
PHY-3002 : Step(94): len = 331976, overlap = 807.75
PHY-3002 : Step(95): len = 341588, overlap = 783.156
PHY-3002 : Step(96): len = 341370, overlap = 763.625
PHY-3002 : Step(97): len = 341870, overlap = 716.906
PHY-3002 : Step(98): len = 344293, overlap = 691.906
PHY-3002 : Step(99): len = 346642, overlap = 675.75
PHY-3002 : Step(100): len = 346914, overlap = 632.875
PHY-3002 : Step(101): len = 347562, overlap = 630.469
PHY-3002 : Step(102): len = 348226, overlap = 653.812
PHY-3002 : Step(103): len = 349130, overlap = 672.344
PHY-3002 : Step(104): len = 347114, overlap = 687.781
PHY-3002 : Step(105): len = 346238, overlap = 694.344
PHY-3002 : Step(106): len = 346119, overlap = 702.906
PHY-3002 : Step(107): len = 345730, overlap = 722.906
PHY-3002 : Step(108): len = 344487, overlap = 740.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.29544e-05
PHY-3002 : Step(109): len = 355828, overlap = 737.969
PHY-3002 : Step(110): len = 361708, overlap = 702.406
PHY-3002 : Step(111): len = 362972, overlap = 677.938
PHY-3002 : Step(112): len = 363253, overlap = 676.688
PHY-3002 : Step(113): len = 363815, overlap = 679
PHY-3002 : Step(114): len = 364993, overlap = 671.594
PHY-3002 : Step(115): len = 365637, overlap = 647.344
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000138088
PHY-3002 : Step(116): len = 372256, overlap = 650.969
PHY-3002 : Step(117): len = 377036, overlap = 628.969
PHY-3002 : Step(118): len = 379454, overlap = 617.938
PHY-3002 : Step(119): len = 380879, overlap = 615.438
PHY-3002 : Step(120): len = 382569, overlap = 579.344
PHY-3002 : Step(121): len = 383689, overlap = 569.094
PHY-3002 : Step(122): len = 383996, overlap = 562.656
PHY-3002 : Step(123): len = 384496, overlap = 568.625
PHY-3002 : Step(124): len = 384994, overlap = 558.281
PHY-3002 : Step(125): len = 385258, overlap = 557.875
PHY-3002 : Step(126): len = 385265, overlap = 554.312
PHY-3002 : Step(127): len = 385655, overlap = 542.906
PHY-3002 : Step(128): len = 385483, overlap = 534.375
PHY-3002 : Step(129): len = 385477, overlap = 546.312
PHY-3002 : Step(130): len = 385414, overlap = 517.594
PHY-3002 : Step(131): len = 385780, overlap = 519.875
PHY-3002 : Step(132): len = 386226, overlap = 531.844
PHY-3002 : Step(133): len = 386356, overlap = 534.375
PHY-3002 : Step(134): len = 385835, overlap = 528.938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000235892
PHY-3002 : Step(135): len = 390015, overlap = 529.719
PHY-3002 : Step(136): len = 393386, overlap = 523.344
PHY-3002 : Step(137): len = 394583, overlap = 511.5
PHY-3002 : Step(138): len = 396067, overlap = 491.531
PHY-3002 : Step(139): len = 399339, overlap = 488.094
PHY-3002 : Step(140): len = 403106, overlap = 490.688
PHY-3002 : Step(141): len = 404144, overlap = 477.344
PHY-3002 : Step(142): len = 404667, overlap = 469.406
PHY-3002 : Step(143): len = 405641, overlap = 475.906
PHY-3002 : Step(144): len = 406082, overlap = 490.219
PHY-3002 : Step(145): len = 405564, overlap = 494.062
PHY-3002 : Step(146): len = 404710, overlap = 497.156
PHY-3002 : Step(147): len = 403955, overlap = 504.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000442253
PHY-3002 : Step(148): len = 406751, overlap = 500.094
PHY-3002 : Step(149): len = 409157, overlap = 499.406
PHY-3002 : Step(150): len = 410033, overlap = 504.969
PHY-3002 : Step(151): len = 410686, overlap = 497.375
PHY-3002 : Step(152): len = 411902, overlap = 485.469
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000717212
PHY-3002 : Step(153): len = 413275, overlap = 484.969
PHY-3002 : Step(154): len = 414623, overlap = 483.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25103.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 574416, over cnt = 1686(4%), over = 15425, worst = 176
PHY-1001 : End global iterations;  0.413289s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (37.8%)

PHY-1001 : Congestion index: top1 = 146.23, top5 = 97.40, top10 = 77.10, top15 = 65.29.
PHY-3001 : End congestion estimation;  0.657355s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (54.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.373267s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34426e-05
PHY-3002 : Step(155): len = 447313, overlap = 434.281
PHY-3002 : Step(156): len = 445261, overlap = 406.188
PHY-3002 : Step(157): len = 440133, overlap = 368.562
PHY-3002 : Step(158): len = 426935, overlap = 366.312
PHY-3002 : Step(159): len = 424087, overlap = 374.312
PHY-3002 : Step(160): len = 417903, overlap = 333.812
PHY-3002 : Step(161): len = 407596, overlap = 353.125
PHY-3002 : Step(162): len = 407936, overlap = 368.375
PHY-3002 : Step(163): len = 401374, overlap = 380.5
PHY-3002 : Step(164): len = 400563, overlap = 380.094
PHY-3002 : Step(165): len = 398678, overlap = 383.469
PHY-3002 : Step(166): len = 399306, overlap = 395.594
PHY-3002 : Step(167): len = 399788, overlap = 400.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106885
PHY-3002 : Step(168): len = 402015, overlap = 391.469
PHY-3002 : Step(169): len = 403010, overlap = 388.438
PHY-3002 : Step(170): len = 406894, overlap = 388.25
PHY-3002 : Step(171): len = 406894, overlap = 388.25
PHY-3002 : Step(172): len = 405326, overlap = 397.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000207161
PHY-3002 : Step(173): len = 414301, overlap = 385.469
PHY-3002 : Step(174): len = 422843, overlap = 392.25
PHY-3002 : Step(175): len = 433322, overlap = 393.875
PHY-3002 : Step(176): len = 433365, overlap = 393
PHY-3002 : Step(177): len = 432502, overlap = 395.812
PHY-3002 : Step(178): len = 431666, overlap = 391.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000351125
PHY-3002 : Step(179): len = 433155, overlap = 376.281
PHY-3002 : Step(180): len = 434770, overlap = 374.875
PHY-3002 : Step(181): len = 436007, overlap = 375.062
PHY-3002 : Step(182): len = 437271, overlap = 360.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 246/25103.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 569656, over cnt = 2289(6%), over = 16647, worst = 164
PHY-1001 : End global iterations;  0.554099s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.0%)

PHY-1001 : Congestion index: top1 = 122.80, top5 = 87.55, top10 = 72.22, top15 = 63.58.
PHY-3001 : End congestion estimation;  0.789537s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (43.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.376391s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (66.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07901e-05
PHY-3002 : Step(183): len = 440514, overlap = 793.375
PHY-3002 : Step(184): len = 447918, overlap = 701.812
PHY-3002 : Step(185): len = 434257, overlap = 653.344
PHY-3002 : Step(186): len = 431966, overlap = 632.125
PHY-3002 : Step(187): len = 424011, overlap = 557.719
PHY-3002 : Step(188): len = 422995, overlap = 514.906
PHY-3002 : Step(189): len = 421452, overlap = 490.219
PHY-3002 : Step(190): len = 412256, overlap = 479.969
PHY-3002 : Step(191): len = 410017, overlap = 476.531
PHY-3002 : Step(192): len = 403348, overlap = 456.5
PHY-3002 : Step(193): len = 400671, overlap = 451.125
PHY-3002 : Step(194): len = 398218, overlap = 440.812
PHY-3002 : Step(195): len = 397243, overlap = 443.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15803e-05
PHY-3002 : Step(196): len = 398815, overlap = 434.125
PHY-3002 : Step(197): len = 399391, overlap = 427.406
PHY-3002 : Step(198): len = 402494, overlap = 410.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117747
PHY-3002 : Step(199): len = 408672, overlap = 401.281
PHY-3002 : Step(200): len = 411757, overlap = 389.719
PHY-3002 : Step(201): len = 421219, overlap = 374.031
PHY-3002 : Step(202): len = 422977, overlap = 357.219
PHY-3002 : Step(203): len = 422015, overlap = 346.094
PHY-3002 : Step(204): len = 421458, overlap = 341.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000235493
PHY-3002 : Step(205): len = 425244, overlap = 336.188
PHY-3002 : Step(206): len = 426765, overlap = 334.875
PHY-3002 : Step(207): len = 431476, overlap = 319.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000425244
PHY-3002 : Step(208): len = 433016, overlap = 304.688
PHY-3002 : Step(209): len = 436186, overlap = 294.906
PHY-3002 : Step(210): len = 442181, overlap = 288
PHY-3002 : Step(211): len = 447212, overlap = 280.188
PHY-3002 : Step(212): len = 448018, overlap = 269.656
PHY-3002 : Step(213): len = 448097, overlap = 265.531
PHY-3002 : Step(214): len = 447943, overlap = 266.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000850487
PHY-3002 : Step(215): len = 449004, overlap = 267.406
PHY-3002 : Step(216): len = 450045, overlap = 268.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81609, tnet num: 16653, tinst num: 14816, tnode num: 95039, tedge num: 133735.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.012512s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (61.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 523 MB, peak memory is 579 MB
OPT-1001 : Total overflow 864.75 peak overflow 6.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 555/25103.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633288, over cnt = 3026(8%), over = 15666, worst = 51
PHY-1001 : End global iterations;  0.730448s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (59.9%)

PHY-1001 : Congestion index: top1 = 79.89, top5 = 64.38, top10 = 57.49, top15 = 53.11.
PHY-1001 : End incremental global routing;  0.942672s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (61.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419089s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.654132s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (60.5%)

OPT-1001 : Current memory(MB): used = 560, reserve = 543, peak = 579.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16669/25103.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633288, over cnt = 3026(8%), over = 15666, worst = 51
PHY-1002 : len = 737072, over cnt = 2690(7%), over = 9050, worst = 44
PHY-1002 : len = 824608, over cnt = 1345(3%), over = 4015, worst = 44
PHY-1002 : len = 858680, over cnt = 831(2%), over = 2379, worst = 40
PHY-1002 : len = 921640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.500661s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (89.5%)

PHY-1001 : Congestion index: top1 = 64.53, top5 = 56.94, top10 = 53.05, top15 = 50.48.
OPT-1001 : End congestion update;  1.739422s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (87.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16653 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.321792s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (87.4%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.061467s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (87.2%)

OPT-1001 : Current memory(MB): used = 570, reserve = 553, peak = 579.
OPT-1001 : End physical optimization;  4.864879s wall, 3.468750s user + 0.015625s system = 3.484375s CPU (71.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8795 LUT to BLE ...
SYN-4008 : Packed 8795 LUT and 1241 SEQ to BLE.
SYN-4003 : Packing 1710 remaining SEQ's ...
SYN-4005 : Packed 1426 SEQ with LUT/SLICE
SYN-4006 : 6233 single LUT's are left
SYN-4006 : 284 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9079/12693 primitive instances ...
PHY-3001 : End packing;  0.623561s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (50.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7897 instances
RUN-1001 : 3884 mslices, 3884 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 24049 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13231 nets have 2 pins
RUN-1001 : 9302 nets have [3 - 5] pins
RUN-1001 : 845 nets have [6 - 10] pins
RUN-1001 : 350 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7895 instances, 7768 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 460367, Over = 424.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11881/24049.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864104, over cnt = 2123(6%), over = 3492, worst = 9
PHY-1002 : len = 867544, over cnt = 1485(4%), over = 2046, worst = 7
PHY-1002 : len = 879224, over cnt = 830(2%), over = 1075, worst = 7
PHY-1002 : len = 890512, over cnt = 311(0%), over = 376, worst = 5
PHY-1002 : len = 900312, over cnt = 59(0%), over = 91, worst = 5
PHY-1001 : End global iterations;  1.257388s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (58.4%)

PHY-1001 : Congestion index: top1 = 63.84, top5 = 56.18, top10 = 52.25, top15 = 49.69.
PHY-3001 : End congestion estimation;  1.548417s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (62.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78489, tnet num: 15599, tinst num: 7895, tnode num: 89634, tedge num: 131180.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.215793s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (56.5%)

RUN-1004 : used memory is 599 MB, reserved memory is 584 MB, peak memory is 599 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.659914s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (61.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50966e-05
PHY-3002 : Step(217): len = 442436, overlap = 420.5
PHY-3002 : Step(218): len = 439855, overlap = 434.75
PHY-3002 : Step(219): len = 432966, overlap = 446
PHY-3002 : Step(220): len = 427537, overlap = 459.5
PHY-3002 : Step(221): len = 423091, overlap = 474.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01932e-05
PHY-3002 : Step(222): len = 427315, overlap = 466.25
PHY-3002 : Step(223): len = 430035, overlap = 459.5
PHY-3002 : Step(224): len = 436477, overlap = 449.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03864e-05
PHY-3002 : Step(225): len = 446683, overlap = 430.75
PHY-3002 : Step(226): len = 453216, overlap = 414
PHY-3002 : Step(227): len = 463328, overlap = 401.25
PHY-3002 : Step(228): len = 463855, overlap = 393.5
PHY-3002 : Step(229): len = 464118, overlap = 390.25
PHY-3002 : Step(230): len = 463218, overlap = 383.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.400417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 699148
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 651/24049.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 922648, over cnt = 3616(10%), over = 6662, worst = 8
PHY-1002 : len = 951232, over cnt = 2158(6%), over = 3225, worst = 8
PHY-1002 : len = 979032, over cnt = 810(2%), over = 1159, worst = 7
PHY-1002 : len = 993880, over cnt = 236(0%), over = 338, worst = 7
PHY-1002 : len = 1.00034e+06, over cnt = 54(0%), over = 104, worst = 7
PHY-1001 : End global iterations;  2.514534s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (78.3%)

PHY-1001 : Congestion index: top1 = 63.12, top5 = 56.70, top10 = 53.02, top15 = 50.54.
PHY-3001 : End congestion estimation;  2.853677s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (76.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467954s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (86.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.36857e-05
PHY-3002 : Step(231): len = 592651, overlap = 184.5
PHY-3002 : Step(232): len = 565108, overlap = 220.25
PHY-3002 : Step(233): len = 542276, overlap = 215
PHY-3002 : Step(234): len = 529896, overlap = 218.25
PHY-3002 : Step(235): len = 520411, overlap = 216.25
PHY-3002 : Step(236): len = 514841, overlap = 225.75
PHY-3002 : Step(237): len = 511386, overlap = 223.25
PHY-3002 : Step(238): len = 508951, overlap = 222
PHY-3002 : Step(239): len = 506927, overlap = 222.25
PHY-3002 : Step(240): len = 506513, overlap = 221.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167371
PHY-3002 : Step(241): len = 518907, overlap = 208.25
PHY-3002 : Step(242): len = 525739, overlap = 204.5
PHY-3002 : Step(243): len = 527604, overlap = 204.25
PHY-3002 : Step(244): len = 528739, overlap = 202.75
PHY-3002 : Step(245): len = 530884, overlap = 203.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000291479
PHY-3002 : Step(246): len = 537746, overlap = 197.5
PHY-3002 : Step(247): len = 548391, overlap = 189.25
PHY-3002 : Step(248): len = 556668, overlap = 184.75
PHY-3002 : Step(249): len = 556029, overlap = 179.5
PHY-3002 : Step(250): len = 555158, overlap = 180.75
PHY-3002 : Step(251): len = 554867, overlap = 180.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028948s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.0%)

PHY-3001 : Legalized: Len = 627396, Over = 0
PHY-3001 : Spreading special nets. 58 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048145s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.4%)

PHY-3001 : 88 instances has been re-located, deltaX = 34, deltaY = 58, maxDist = 3.
PHY-3001 : Final: Len = 629296, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78489, tnet num: 15599, tinst num: 7895, tnode num: 89634, tedge num: 131180.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.318340s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (59.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 593 MB, peak memory is 629 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2124/24049.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 862344, over cnt = 3480(9%), over = 6268, worst = 8
PHY-1002 : len = 888864, over cnt = 2173(6%), over = 3222, worst = 7
PHY-1002 : len = 914472, over cnt = 843(2%), over = 1189, worst = 6
PHY-1002 : len = 925928, over cnt = 352(1%), over = 472, worst = 4
PHY-1002 : len = 934528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.787727s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (76.8%)

PHY-1001 : Congestion index: top1 = 59.27, top5 = 54.22, top10 = 50.92, top15 = 48.59.
PHY-1001 : End incremental global routing;  3.112995s wall, 2.328125s user + 0.031250s system = 2.359375s CPU (75.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.483341s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.948506s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 614, reserve = 599, peak = 629.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14543/24049.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 934528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200209s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.0%)

PHY-1001 : Congestion index: top1 = 59.27, top5 = 54.22, top10 = 50.92, top15 = 48.59.
OPT-1001 : End congestion update;  0.523558s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (50.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.325865s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (57.5%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.849638s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (53.3%)

OPT-1001 : Current memory(MB): used = 620, reserve = 607, peak = 629.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.335038s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14543/24049.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 934528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121082s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.3%)

PHY-1001 : Congestion index: top1 = 59.27, top5 = 54.22, top10 = 50.92, top15 = 48.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.329367s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (38.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.344689s wall, 4.859375s user + 0.046875s system = 4.906250s CPU (66.8%)

RUN-1003 : finish command "place" in  32.037017s wall, 17.140625s user + 0.578125s system = 17.718750s CPU (55.3%)

RUN-1004 : used memory is 581 MB, reserved memory is 565 MB, peak memory is 629 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.428732s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (106.1%)

RUN-1004 : used memory is 581 MB, reserved memory is 566 MB, peak memory is 637 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7897 instances
RUN-1001 : 3884 mslices, 3884 lslices, 101 pads, 19 brams, 3 dsps
RUN-1001 : There are total 24049 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13231 nets have 2 pins
RUN-1001 : 9302 nets have [3 - 5] pins
RUN-1001 : 845 nets have [6 - 10] pins
RUN-1001 : 350 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78489, tnet num: 15599, tinst num: 7895, tnode num: 89634, tedge num: 131180.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.210204s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (58.1%)

RUN-1004 : used memory is 576 MB, reserved memory is 564 MB, peak memory is 637 MB
PHY-1001 : 3884 mslices, 3884 lslices, 101 pads, 19 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 846992, over cnt = 3552(10%), over = 6613, worst = 9
PHY-1002 : len = 874704, over cnt = 2367(6%), over = 3754, worst = 8
PHY-1002 : len = 903656, over cnt = 943(2%), over = 1482, worst = 8
PHY-1002 : len = 925352, over cnt = 27(0%), over = 41, worst = 6
PHY-1002 : len = 925880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.549221s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (53.3%)

PHY-1001 : Congestion index: top1 = 58.56, top5 = 53.65, top10 = 50.29, top15 = 48.01.
PHY-1001 : End global routing;  2.871084s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (53.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 626, reserve = 612, peak = 637.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sdcard_rd_addr[31] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 901, reserve = 891, peak = 901.
PHY-1001 : End build detailed router design. 3.082810s wall, 1.546875s user + 0.203125s system = 1.750000s CPU (56.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.560632s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (55.1%)

PHY-1001 : Current memory(MB): used = 936, reserve = 927, peak = 936.
PHY-1001 : End phase 1; 1.566514s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (55.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.92867e+06, over cnt = 2968(0%), over = 3001, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 948, reserve = 938, peak = 948.
PHY-1001 : End initial routed; 20.780680s wall, 12.859375s user + 0.171875s system = 13.031250s CPU (62.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14991(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.076616s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (67.0%)

PHY-1001 : Current memory(MB): used = 964, reserve = 954, peak = 964.
PHY-1001 : End phase 2; 22.857371s wall, 14.250000s user + 0.171875s system = 14.421875s CPU (63.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.92867e+06, over cnt = 2968(0%), over = 3001, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.072490s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (43.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.81868e+06, over cnt = 1360(0%), over = 1364, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.914181s wall, 3.609375s user + 0.031250s system = 3.640625s CPU (124.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.79905e+06, over cnt = 432(0%), over = 432, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.274860s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (110.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.79909e+06, over cnt = 169(0%), over = 169, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.544726s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (83.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.80077e+06, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.578417s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (75.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.80184e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.322170s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (63.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.8021e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.302903s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.80224e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.568282s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.8023e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.168090s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (83.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.80224e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.162202s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (86.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.80222e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.157890s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.3%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.80222e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.208535s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.4%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.80222e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.247869s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (75.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.80229e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.158759s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (88.6%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.80229e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.159141s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14991(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.081734s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (49.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 763 feed throughs used by 433 nets
PHY-1001 : End commit to database; 1.812477s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (52.6%)

PHY-1001 : Current memory(MB): used = 1060, reserve = 1053, peak = 1060.
PHY-1001 : End phase 3; 11.992853s wall, 9.609375s user + 0.046875s system = 9.656250s CPU (80.5%)

PHY-1003 : Routed, final wirelength = 2.80229e+06
PHY-1001 : Current memory(MB): used = 1065, reserve = 1059, peak = 1065.
PHY-1001 : End export database. 0.054095s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.7%)

PHY-1001 : End detail routing;  39.869290s wall, 26.531250s user + 0.421875s system = 26.953125s CPU (67.6%)

RUN-1003 : finish command "route" in  44.532156s wall, 29.156250s user + 0.531250s system = 29.687500s CPU (66.7%)

RUN-1004 : used memory is 1002 MB, reserved memory is 995 MB, peak memory is 1065 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15045   out of  19600   76.76%
#reg                     3038   out of  19600   15.50%
#le                     15329
  #lut only             12291   out of  15329   80.18%
  #reg only               284   out of  15329    1.85%
  #lut&reg               2754   out of  15329   17.97%
#dsp                        3   out of     29   10.34%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2153
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    243
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    179
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               129
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15329  |14406   |639     |3054    |19      |3       |
|  ISP                               |AHBISP                                      |8247   |7939    |220     |615     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7667   |7564    |76      |263     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1790   |1784    |6       |25      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1779   |1773    |6       |26      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1791   |1785    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |45     |39      |6       |24      |2       |0       |
|    u_demosaic                      |demosaic                                    |470    |279     |132     |276     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |122    |61      |29      |79      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |82     |40      |27      |54      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |109    |74      |33      |64      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |125    |86      |35      |59      |0       |0       |
|    u_gamma                         |gamma                                       |24     |24      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |12     |12      |0       |6       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |8      |8       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |17     |17      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |54     |54      |0       |26      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |29     |28      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |4      |4       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |12     |12      |0       |11      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                         |2      |2       |0       |1       |0       |0       |
|  sd_reader                         |sd_reader                                   |591    |471     |102     |275     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |253    |214     |34      |129     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |692    |503     |103     |391     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |376    |230     |60      |263     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |140    |70      |18      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |13     |4       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |25      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |136    |84      |18      |110     |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |17     |11      |0       |17      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |22      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |28     |26      |0       |28      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |316    |273     |43      |128     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |48     |39      |9       |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |57     |57      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |48     |44      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |100    |82      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |63     |51      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |4979   |4917    |56      |1309    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |151    |86      |65      |24      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |504    |326     |93      |330     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |504    |326     |93      |330     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |225    |142     |0       |219     |0       |0       |
|        reg_inst                    |register                                    |224    |141     |0       |218     |0       |0       |
|        tap_inst                    |tap                                         |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                     |279    |184     |93      |111     |0       |0       |
|        bus_inst                    |bus_top                                     |101    |65      |36      |30      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |49     |31      |18      |14      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |48     |30      |18      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |108    |79      |29      |60      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13184  
    #2          2       8007   
    #3          3        701   
    #4          4        594   
    #5        5-10       909   
    #6        11-50      468   
    #7       51-100      30    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.748656s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (112.6%)

RUN-1004 : used memory is 1004 MB, reserved memory is 996 MB, peak memory is 1065 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78489, tnet num: 15599, tinst num: 7895, tnode num: 89634, tedge num: 131180.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.214978s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (78.4%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1002 MB, peak memory is 1065 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15599 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: b29dc4ca98ce30d019b8af7e56b32c3d97fe14dc76079d7c553e6e28b1840461 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7895
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24049, pip num: 185817
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 763
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3163 valid insts, and 491105 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010111011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.816666s wall, 111.421875s user + 1.296875s system = 112.718750s CPU (420.3%)

RUN-1004 : used memory is 1081 MB, reserved memory is 1084 MB, peak memory is 1275 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240430_174536.log"
