# VLSI-ASIC-Lab
Lab in VLSI ASIC course, using Cadence Genus to synthesize a version of an AES_Encryption hardware 
