INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ALU_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/AND_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Core_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/PC_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/Result_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/pc_plus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_plus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sources_1/new/single_cycle_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
