// Seed: 1143551019
module module_0 (
    input  supply1 id_0,
    output uwire   id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
macromodule module_1 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
  module_0(
      id_0, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_3 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri id_8,
    input uwire id_9
);
  assign id_5 = 1;
  xnor (id_2, id_11, id_4, id_6, id_9, id_3);
  assign id_5 = 1;
  wire id_11;
  module_2(
      id_11, id_11, id_11
  );
endmodule
