0.7
2020.1
May 27 2020
20:09:33
Z:/Desktop/cdd_labs/cdd_lab_git/UART.sim/sim_1/behav/xsim/glbl.v,1741179326,verilog,,,,glbl,,,,,,,,
Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sim_1/imports/Desktop/uart_rx_TB.v,1741184474,verilog,,,,uart_rx_TB,,,,,,,,
Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sim_1/imports/Desktop/uart_top_TB.v,1741179326,verilog,,,,uart_top_TB,,,,,,,,
Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/imports/Desktop/uart_top.v,1741179326,verilog,,Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/imports/Desktop/uart_tx.v,,uart_top,,,,,,,,
Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/imports/Desktop/uart_tx.v,1741179326,verilog,,Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sim_1/imports/Desktop/uart_rx_TB.v,,uart_tx,,,,,,,,
Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/new/uart_rx.v,1741194381,verilog,,Z:/Desktop/cdd_labs/cdd_lab_git/UART.srcs/sources_1/imports/Desktop/uart_tx.v,,uart_rx,,,,,,,,
