
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d80  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00004d80  00004d80  00014d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000094  20000000  00004d88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000494  20000098  00004e20  00020094  2**3
                  ALLOC
  4 .stack        00002004  2000052c  000052b4  00020094  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
  7 .debug_info   00042b55  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000058d3  00000000  00000000  00062c6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000834a  00000000  00000000  0006853d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000868  00000000  00000000  00070887  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a50  00000000  00000000  000710ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00023241  00000000  00000000  00071b3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001325f  00000000  00000000  00094d80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a69a3  00000000  00000000  000a7fdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001b9c  00000000  00000000  0014e984  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 25 00 20 29 26 00 00 25 26 00 00 25 26 00 00     0%. )&..%&..%&..
	...
      2c:	25 26 00 00 00 00 00 00 00 00 00 00 25 26 00 00     %&..........%&..
      3c:	25 26 00 00 25 26 00 00 25 26 00 00 c1 09 00 00     %&..%&..%&......
      4c:	25 26 00 00 25 26 00 00 dd 0b 00 00 25 26 00 00     %&..%&......%&..
      5c:	25 26 00 00 a1 0d 00 00 19 19 00 00 29 19 00 00     %&..........)...
      6c:	39 19 00 00 49 19 00 00 59 19 00 00 69 19 00 00     9...I...Y...i...
      7c:	6d 2f 00 00 25 26 00 00 89 0c 00 00 99 0c 00 00     m/..%&..........
      8c:	a9 0c 00 00 25 26 00 00 25 26 00 00 25 26 00 00     ....%&..%&..%&..
      9c:	25 26 00 00 25 26 00 00 41 07 00 00 51 07 00 00     %&..%&..A...Q...
      ac:	25 26 00 00 25 26 00 00 25 26 00 00 25 26 00 00     %&..%&..%&..%&..

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000098 	.word	0x20000098
      dc:	00000000 	.word	0x00000000
      e0:	00004d88 	.word	0x00004d88

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	2000009c 	.word	0x2000009c
     110:	00004d88 	.word	0x00004d88
     114:	00004d88 	.word	0x00004d88
     118:	00000000 	.word	0x00000000

0000011c <_adc_get_inst_index>:
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
     11c:	4b06      	ldr	r3, [pc, #24]	; (138 <_adc_get_inst_index+0x1c>)
     11e:	4298      	cmp	r0, r3
     120:	d008      	beq.n	134 <_adc_get_inst_index+0x18>
     122:	4a06      	ldr	r2, [pc, #24]	; (13c <_adc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     124:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
     126:	4290      	cmp	r0, r2
     128:	d001      	beq.n	12e <_adc_get_inst_index+0x12>
}
     12a:	0018      	movs	r0, r3
     12c:	4770      	bx	lr
     12e:	3301      	adds	r3, #1
			return i;
     130:	b2db      	uxtb	r3, r3
     132:	e7fa      	b.n	12a <_adc_get_inst_index+0xe>
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
     134:	2300      	movs	r3, #0
     136:	e7fb      	b.n	130 <_adc_get_inst_index+0x14>
     138:	42004400 	.word	0x42004400
     13c:	42004800 	.word	0x42004800

00000140 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     140:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     142:	2300      	movs	r3, #0
     144:	2200      	movs	r2, #0
     146:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
     148:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
     14a:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     14c:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     14e:	2100      	movs	r1, #0
     150:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     152:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     154:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
     156:	2401      	movs	r4, #1
     158:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
     15a:	24c0      	movs	r4, #192	; 0xc0
     15c:	0164      	lsls	r4, r4, #5
     15e:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     160:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     162:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
     164:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
     166:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
     168:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     16a:	242a      	movs	r4, #42	; 0x2a
     16c:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
     16e:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
     170:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
     172:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
     174:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
     176:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
     178:	3c06      	subs	r4, #6
     17a:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     17c:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     17e:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     180:	7541      	strb	r1, [r0, #21]
}
     182:	bd10      	pop	{r4, pc}

00000184 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	46de      	mov	lr, fp
     188:	4657      	mov	r7, sl
     18a:	464e      	mov	r6, r9
     18c:	4645      	mov	r5, r8
     18e:	b5e0      	push	{r5, r6, r7, lr}
     190:	b09f      	sub	sp, #124	; 0x7c
     192:	0005      	movs	r5, r0
     194:	000e      	movs	r6, r1
     196:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
     198:	0008      	movs	r0, r1
     19a:	4b98      	ldr	r3, [pc, #608]	; (3fc <adc_init+0x278>)
     19c:	4798      	blx	r3
     19e:	0004      	movs	r4, r0
     1a0:	9001      	str	r0, [sp, #4]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     1a2:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
     1a4:	4a96      	ldr	r2, [pc, #600]	; (400 <adc_init+0x27c>)
     1a6:	69d3      	ldr	r3, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
     1a8:	0080      	lsls	r0, r0, #2
     1aa:	4996      	ldr	r1, [pc, #600]	; (404 <adc_init+0x280>)
     1ac:	5841      	ldr	r1, [r0, r1]
     1ae:	430b      	orrs	r3, r1
     1b0:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1b2:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     1b4:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1b6:	07db      	lsls	r3, r3, #31
     1b8:	d506      	bpl.n	1c8 <adc_init+0x44>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
     1ba:	b01f      	add	sp, #124	; 0x7c
     1bc:	bc3c      	pop	{r2, r3, r4, r5}
     1be:	4690      	mov	r8, r2
     1c0:	4699      	mov	r9, r3
     1c2:	46a2      	mov	sl, r4
     1c4:	46ab      	mov	fp, r5
     1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1c8:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
     1ca:	8c13      	ldrh	r3, [r2, #32]
     1cc:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     1ce:	2b00      	cmp	r3, #0
     1d0:	d1fb      	bne.n	1ca <adc_init+0x46>
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1d2:	7833      	ldrb	r3, [r6, #0]
		return STATUS_ERR_DENIED;
     1d4:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1d6:	079b      	lsls	r3, r3, #30
     1d8:	d4ef      	bmi.n	1ba <adc_init+0x36>
	module_inst->reference = config->reference;
     1da:	787b      	ldrb	r3, [r7, #1]
     1dc:	712b      	strb	r3, [r5, #4]
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
     1de:	2b00      	cmp	r3, #0
     1e0:	d104      	bne.n	1ec <adc_init+0x68>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
     1e2:	4a89      	ldr	r2, [pc, #548]	; (408 <adc_init+0x284>)
     1e4:	69d3      	ldr	r3, [r2, #28]
     1e6:	2104      	movs	r1, #4
     1e8:	430b      	orrs	r3, r1
     1ea:	61d3      	str	r3, [r2, #28]
		module_inst->callback[i] = NULL;
     1ec:	2300      	movs	r3, #0
     1ee:	60ab      	str	r3, [r5, #8]
     1f0:	60eb      	str	r3, [r5, #12]
     1f2:	612b      	str	r3, [r5, #16]
	module_inst->registered_callback_mask = 0;
     1f4:	76ab      	strb	r3, [r5, #26]
	module_inst->enabled_callback_mask = 0;
     1f6:	76eb      	strb	r3, [r5, #27]
	module_inst->remaining_conversions = 0;
     1f8:	832b      	strh	r3, [r5, #24]
	module_inst->job_status = STATUS_OK;
     1fa:	772b      	strb	r3, [r5, #28]
	_adc_instances[instance] = module_inst;
     1fc:	00a3      	lsls	r3, r4, #2
     1fe:	4a83      	ldr	r2, [pc, #524]	; (40c <adc_init+0x288>)
     200:	509d      	str	r5, [r3, r2]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     202:	232a      	movs	r3, #42	; 0x2a
     204:	5cfb      	ldrb	r3, [r7, r3]
     206:	2b00      	cmp	r3, #0
     208:	d105      	bne.n	216 <adc_init+0x92>
     20a:	7b3b      	ldrb	r3, [r7, #12]
     20c:	2b00      	cmp	r3, #0
     20e:	d102      	bne.n	216 <adc_init+0x92>
		module_inst->software_trigger = true;
     210:	3301      	adds	r3, #1
     212:	776b      	strb	r3, [r5, #29]
     214:	e001      	b.n	21a <adc_init+0x96>
		module_inst->software_trigger = false;
     216:	2300      	movs	r3, #0
     218:	776b      	strb	r3, [r5, #29]
	Adc *const adc_module = module_inst->hw;
     21a:	682b      	ldr	r3, [r5, #0]
     21c:	469a      	mov	sl, r3
	gclk_chan_conf.source_generator = config->clock_source;
     21e:	783b      	ldrb	r3, [r7, #0]
     220:	aa04      	add	r2, sp, #16
     222:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
     224:	4b7a      	ldr	r3, [pc, #488]	; (410 <adc_init+0x28c>)
     226:	5d1e      	ldrb	r6, [r3, r4]
     228:	0011      	movs	r1, r2
     22a:	0030      	movs	r0, r6
     22c:	4b79      	ldr	r3, [pc, #484]	; (414 <adc_init+0x290>)
     22e:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
     230:	0030      	movs	r0, r6
     232:	4b79      	ldr	r3, [pc, #484]	; (418 <adc_init+0x294>)
     234:	4798      	blx	r3
	_adc_configure_ain_pin(index, config->positive_input);
     236:	793b      	ldrb	r3, [r7, #4]
     238:	4698      	mov	r8, r3
	const uint32_t pinmapping0[] = {
     23a:	ae06      	add	r6, sp, #24
     23c:	4b77      	ldr	r3, [pc, #476]	; (41c <adc_init+0x298>)
     23e:	469c      	mov	ip, r3
     240:	0032      	movs	r2, r6
     242:	0019      	movs	r1, r3
     244:	c949      	ldmia	r1!, {r0, r3, r6}
     246:	c249      	stmia	r2!, {r0, r3, r6}
     248:	c949      	ldmia	r1!, {r0, r3, r6}
     24a:	c249      	stmia	r2!, {r0, r3, r6}
     24c:	c949      	ldmia	r1!, {r0, r3, r6}
     24e:	c249      	stmia	r2!, {r0, r3, r6}
     250:	c949      	ldmia	r1!, {r0, r3, r6}
     252:	c249      	stmia	r2!, {r0, r3, r6}
	const uint32_t pinmapping1[] = {
     254:	a912      	add	r1, sp, #72	; 0x48
     256:	4663      	mov	r3, ip
     258:	3330      	adds	r3, #48	; 0x30
     25a:	000a      	movs	r2, r1
     25c:	cb43      	ldmia	r3!, {r0, r1, r6}
     25e:	c243      	stmia	r2!, {r0, r1, r6}
     260:	cb43      	ldmia	r3!, {r0, r1, r6}
     262:	c243      	stmia	r2!, {r0, r1, r6}
     264:	cb43      	ldmia	r3!, {r0, r1, r6}
     266:	c243      	stmia	r2!, {r0, r1, r6}
     268:	cb43      	ldmia	r3!, {r0, r1, r6}
     26a:	c243      	stmia	r2!, {r0, r1, r6}
	switch(index) {
     26c:	9b01      	ldr	r3, [sp, #4]
     26e:	2b00      	cmp	r3, #0
     270:	d004      	beq.n	27c <adc_init+0xf8>
		pinmapping = pinmapping1;
     272:	a912      	add	r1, sp, #72	; 0x48
	switch(index) {
     274:	2b01      	cmp	r3, #1
     276:	d002      	beq.n	27e <adc_init+0xfa>
	const uint32_t *pinmapping = NULL;;
     278:	2100      	movs	r1, #0
     27a:	e000      	b.n	27e <adc_init+0xfa>
		pinmapping = pinmapping0;
     27c:	a906      	add	r1, sp, #24
	if (pin <= _adc_extchannel_msb[index]) {
     27e:	00a3      	lsls	r3, r4, #2
     280:	4a67      	ldr	r2, [pc, #412]	; (420 <adc_init+0x29c>)
     282:	589b      	ldr	r3, [r3, r2]
     284:	469b      	mov	fp, r3
     286:	4598      	cmp	r8, r3
     288:	d922      	bls.n	2d0 <adc_init+0x14c>
	_adc_configure_ain_pin(index, config->negative_input);
     28a:	88fb      	ldrh	r3, [r7, #6]
     28c:	4698      	mov	r8, r3
	const uint32_t pinmapping0[] = {
     28e:	ae06      	add	r6, sp, #24
     290:	4b62      	ldr	r3, [pc, #392]	; (41c <adc_init+0x298>)
     292:	469c      	mov	ip, r3
     294:	0032      	movs	r2, r6
     296:	0019      	movs	r1, r3
     298:	c949      	ldmia	r1!, {r0, r3, r6}
     29a:	c249      	stmia	r2!, {r0, r3, r6}
     29c:	c949      	ldmia	r1!, {r0, r3, r6}
     29e:	c249      	stmia	r2!, {r0, r3, r6}
     2a0:	c949      	ldmia	r1!, {r0, r3, r6}
     2a2:	c249      	stmia	r2!, {r0, r3, r6}
     2a4:	c949      	ldmia	r1!, {r0, r3, r6}
     2a6:	c249      	stmia	r2!, {r0, r3, r6}
	const uint32_t pinmapping1[] = {
     2a8:	a912      	add	r1, sp, #72	; 0x48
     2aa:	4663      	mov	r3, ip
     2ac:	3330      	adds	r3, #48	; 0x30
     2ae:	000a      	movs	r2, r1
     2b0:	cb43      	ldmia	r3!, {r0, r1, r6}
     2b2:	c243      	stmia	r2!, {r0, r1, r6}
     2b4:	cb43      	ldmia	r3!, {r0, r1, r6}
     2b6:	c243      	stmia	r2!, {r0, r1, r6}
     2b8:	cb43      	ldmia	r3!, {r0, r1, r6}
     2ba:	c243      	stmia	r2!, {r0, r1, r6}
     2bc:	cb43      	ldmia	r3!, {r0, r1, r6}
     2be:	c243      	stmia	r2!, {r0, r1, r6}
	switch(index) {
     2c0:	9a01      	ldr	r2, [sp, #4]
     2c2:	2a00      	cmp	r2, #0
     2c4:	d012      	beq.n	2ec <adc_init+0x168>
		pinmapping = pinmapping1;
     2c6:	ab12      	add	r3, sp, #72	; 0x48
	switch(index) {
     2c8:	2a01      	cmp	r2, #1
     2ca:	d010      	beq.n	2ee <adc_init+0x16a>
	const uint32_t *pinmapping = NULL;;
     2cc:	2300      	movs	r3, #0
     2ce:	e00e      	b.n	2ee <adc_init+0x16a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2d0:	4643      	mov	r3, r8
     2d2:	0098      	lsls	r0, r3, #2
     2d4:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2d6:	a905      	add	r1, sp, #20
     2d8:	2300      	movs	r3, #0
     2da:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     2dc:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2de:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2e0:	3301      	adds	r3, #1
     2e2:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2e4:	b2c0      	uxtb	r0, r0
     2e6:	4b4f      	ldr	r3, [pc, #316]	; (424 <adc_init+0x2a0>)
     2e8:	4798      	blx	r3
     2ea:	e7ce      	b.n	28a <adc_init+0x106>
		pinmapping = pinmapping0;
     2ec:	ab06      	add	r3, sp, #24
	if (pin <= _adc_extchannel_msb[index]) {
     2ee:	45d8      	cmp	r8, fp
     2f0:	d90a      	bls.n	308 <adc_init+0x184>
     2f2:	2100      	movs	r1, #0
     2f4:	2600      	movs	r6, #0
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     2f6:	2301      	movs	r3, #1
     2f8:	4699      	mov	r9, r3
	const uint32_t pinmapping0[] = {
     2fa:	4b48      	ldr	r3, [pc, #288]	; (41c <adc_init+0x298>)
     2fc:	4698      	mov	r8, r3
		system_pinmux_pin_set_config(pin_map_result, &config);
     2fe:	9403      	str	r4, [sp, #12]
     300:	465b      	mov	r3, fp
     302:	9302      	str	r3, [sp, #8]
     304:	46ab      	mov	fp, r5
     306:	e020      	b.n	34a <adc_init+0x1c6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     308:	4642      	mov	r2, r8
     30a:	0090      	lsls	r0, r2, #2
     30c:	58c0      	ldr	r0, [r0, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     30e:	a905      	add	r1, sp, #20
     310:	2300      	movs	r3, #0
     312:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     314:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     316:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     318:	3301      	adds	r3, #1
     31a:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     31c:	b2c0      	uxtb	r0, r0
     31e:	4b41      	ldr	r3, [pc, #260]	; (424 <adc_init+0x2a0>)
     320:	4798      	blx	r3
     322:	e7e6      	b.n	2f2 <adc_init+0x16e>
		pinmapping = pinmapping0;
     324:	ab06      	add	r3, sp, #24
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     326:	0089      	lsls	r1, r1, #2
     328:	58c8      	ldr	r0, [r1, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     32a:	a905      	add	r1, sp, #20
     32c:	2300      	movs	r3, #0
     32e:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     330:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     332:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     334:	464b      	mov	r3, r9
     336:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     338:	b2c0      	uxtb	r0, r0
     33a:	4b3a      	ldr	r3, [pc, #232]	; (424 <adc_init+0x2a0>)
     33c:	4798      	blx	r3
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
     33e:	3601      	adds	r6, #1
     340:	b2f6      	uxtb	r6, r6
     342:	0031      	movs	r1, r6
     344:	9b02      	ldr	r3, [sp, #8]
     346:	429e      	cmp	r6, r3
     348:	d823      	bhi.n	392 <adc_init+0x20e>
		if(config->positive_input_sequence_mask_enable & (1 << i)){
     34a:	464b      	mov	r3, r9
     34c:	40b3      	lsls	r3, r6
     34e:	693a      	ldr	r2, [r7, #16]
     350:	421a      	tst	r2, r3
     352:	d0f4      	beq.n	33e <adc_init+0x1ba>
	const uint32_t pinmapping0[] = {
     354:	a806      	add	r0, sp, #24
     356:	0003      	movs	r3, r0
     358:	4642      	mov	r2, r8
     35a:	ca31      	ldmia	r2!, {r0, r4, r5}
     35c:	c331      	stmia	r3!, {r0, r4, r5}
     35e:	ca31      	ldmia	r2!, {r0, r4, r5}
     360:	c331      	stmia	r3!, {r0, r4, r5}
     362:	ca31      	ldmia	r2!, {r0, r4, r5}
     364:	c331      	stmia	r3!, {r0, r4, r5}
     366:	ca31      	ldmia	r2!, {r0, r4, r5}
     368:	c331      	stmia	r3!, {r0, r4, r5}
	const uint32_t pinmapping1[] = {
     36a:	a812      	add	r0, sp, #72	; 0x48
     36c:	4643      	mov	r3, r8
     36e:	3330      	adds	r3, #48	; 0x30
     370:	0002      	movs	r2, r0
     372:	cb31      	ldmia	r3!, {r0, r4, r5}
     374:	c231      	stmia	r2!, {r0, r4, r5}
     376:	cb31      	ldmia	r3!, {r0, r4, r5}
     378:	c231      	stmia	r2!, {r0, r4, r5}
     37a:	cb31      	ldmia	r3!, {r0, r4, r5}
     37c:	c231      	stmia	r2!, {r0, r4, r5}
     37e:	cb31      	ldmia	r3!, {r0, r4, r5}
     380:	c231      	stmia	r2!, {r0, r4, r5}
	switch(index) {
     382:	9a01      	ldr	r2, [sp, #4]
     384:	2a00      	cmp	r2, #0
     386:	d0cd      	beq.n	324 <adc_init+0x1a0>
		pinmapping = pinmapping1;
     388:	ab12      	add	r3, sp, #72	; 0x48
	switch(index) {
     38a:	2a01      	cmp	r2, #1
     38c:	d0cb      	beq.n	326 <adc_init+0x1a2>
	const uint32_t *pinmapping = NULL;;
     38e:	2300      	movs	r3, #0
     390:	e7c9      	b.n	326 <adc_init+0x1a2>
     392:	465d      	mov	r5, fp
     394:	9c03      	ldr	r4, [sp, #12]
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     396:	7b7b      	ldrb	r3, [r7, #13]
     398:	019b      	lsls	r3, r3, #6
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;
     39a:	7bba      	ldrb	r2, [r7, #14]
     39c:	01d2      	lsls	r2, r2, #7
     39e:	4313      	orrs	r3, r2
     3a0:	b2db      	uxtb	r3, r3
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
     3a2:	4652      	mov	r2, sl
     3a4:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
     3a6:	7d3b      	ldrb	r3, [r7, #20]
     3a8:	01db      	lsls	r3, r3, #7
			| (config->reference);
     3aa:	787a      	ldrb	r2, [r7, #1]
     3ac:	4313      	orrs	r3, r2
     3ae:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     3b0:	4652      	mov	r2, sl
     3b2:	7093      	strb	r3, [r2, #2]
	switch (config->resolution) {
     3b4:	78fb      	ldrb	r3, [r7, #3]
     3b6:	2b34      	cmp	r3, #52	; 0x34
     3b8:	d900      	bls.n	3bc <adc_init+0x238>
     3ba:	e14f      	b.n	65c <adc_init+0x4d8>
     3bc:	009b      	lsls	r3, r3, #2
     3be:	4a1a      	ldr	r2, [pc, #104]	; (428 <adc_init+0x2a4>)
     3c0:	58d3      	ldr	r3, [r2, r3]
     3c2:	469f      	mov	pc, r3
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     3c4:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     3c6:	2610      	movs	r6, #16
		adjres = ADC_DIVIDE_RESULT_4;
     3c8:	2102      	movs	r1, #2
     3ca:	e032      	b.n	432 <adc_init+0x2ae>
		adjres = config->divide_result;
     3cc:	7a79      	ldrb	r1, [r7, #9]
		accumulate = config->accumulate_samples;
     3ce:	7a3a      	ldrb	r2, [r7, #8]
		resolution = ADC_RESOLUTION_16BIT;
     3d0:	2610      	movs	r6, #16
     3d2:	e02e      	b.n	432 <adc_init+0x2ae>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     3d4:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     3d6:	2610      	movs	r6, #16
		adjres = ADC_DIVIDE_RESULT_2;
     3d8:	2101      	movs	r1, #1
     3da:	e02a      	b.n	432 <adc_init+0x2ae>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     3dc:	2208      	movs	r2, #8
		resolution = ADC_RESOLUTION_16BIT;
     3de:	2610      	movs	r6, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     3e0:	2100      	movs	r1, #0
     3e2:	e026      	b.n	432 <adc_init+0x2ae>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     3e4:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_8BIT;
     3e6:	2630      	movs	r6, #48	; 0x30
	uint8_t adjres = 0;
     3e8:	2100      	movs	r1, #0
     3ea:	e022      	b.n	432 <adc_init+0x2ae>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     3ec:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_10BIT;
     3ee:	2620      	movs	r6, #32
	uint8_t adjres = 0;
     3f0:	2100      	movs	r1, #0
     3f2:	e01e      	b.n	432 <adc_init+0x2ae>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     3f4:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_12BIT;
     3f6:	2600      	movs	r6, #0
	uint8_t adjres = 0;
     3f8:	2100      	movs	r1, #0
     3fa:	e01a      	b.n	432 <adc_init+0x2ae>
     3fc:	0000011d 	.word	0x0000011d
     400:	40000800 	.word	0x40000800
     404:	00004be8 	.word	0x00004be8
     408:	40001800 	.word	0x40001800
     40c:	20000468 	.word	0x20000468
     410:	00004c10 	.word	0x00004c10
     414:	000024cd 	.word	0x000024cd
     418:	0000245d 	.word	0x0000245d
     41c:	00004b88 	.word	0x00004b88
     420:	00004c08 	.word	0x00004c08
     424:	000025c9 	.word	0x000025c9
     428:	00004ab4 	.word	0x00004ab4
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     42c:	2202      	movs	r2, #2
		resolution = ADC_RESOLUTION_16BIT;
     42e:	2610      	movs	r6, #16
		adjres = ADC_DIVIDE_RESULT_2;
     430:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     432:	0109      	lsls	r1, r1, #4
     434:	2370      	movs	r3, #112	; 0x70
     436:	400b      	ands	r3, r1
     438:	4313      	orrs	r3, r2
     43a:	4652      	mov	r2, sl
     43c:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     43e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     440:	8c13      	ldrh	r3, [r2, #32]
     442:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     444:	2b00      	cmp	r3, #0
     446:	d1fb      	bne.n	440 <adc_init+0x2bc>
	if (config->sample_length > 63) {
     448:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
     44a:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     44c:	2b3f      	cmp	r3, #63	; 0x3f
     44e:	d900      	bls.n	452 <adc_init+0x2ce>
     450:	e6b3      	b.n	1ba <adc_init+0x36>
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
     452:	7bfa      	ldrb	r2, [r7, #15]
     454:	01d2      	lsls	r2, r2, #7
     456:	4313      	orrs	r3, r2
     458:	b2db      	uxtb	r3, r3
		adc_module->SAMPCTRL.reg =
     45a:	4652      	mov	r2, sl
     45c:	7353      	strb	r3, [r2, #13]
	Adc *const adc_module = module_inst->hw;
     45e:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     460:	8c13      	ldrh	r3, [r2, #32]
     462:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     464:	2b00      	cmp	r3, #0
     466:	d1fb      	bne.n	460 <adc_init+0x2dc>
			config->clock_prescaler;
     468:	78bb      	ldrb	r3, [r7, #2]
	adc_module->CTRLB.reg =
     46a:	4652      	mov	r2, sl
     46c:	7053      	strb	r3, [r2, #1]
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
     46e:	2324      	movs	r3, #36	; 0x24
     470:	5cfb      	ldrb	r3, [r7, r3]
     472:	00db      	lsls	r3, r3, #3
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
     474:	7b3a      	ldrb	r2, [r7, #12]
     476:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     478:	431a      	orrs	r2, r3
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);
     47a:	7afb      	ldrb	r3, [r7, #11]
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
     47c:	4313      	orrs	r3, r2
     47e:	7aba      	ldrb	r2, [r7, #10]
     480:	0052      	lsls	r2, r2, #1
     482:	4313      	orrs	r3, r2
     484:	4333      	orrs	r3, r6
	adc_module->CTRLC.reg =
     486:	4652      	mov	r2, sl
     488:	8153      	strh	r3, [r2, #10]
	Adc *const adc_module = module_inst->hw;
     48a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     48c:	8c13      	ldrh	r3, [r2, #32]
     48e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     490:	2b00      	cmp	r3, #0
     492:	d1fb      	bne.n	48c <adc_init+0x308>
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     494:	8b3b      	ldrh	r3, [r7, #24]
     496:	2b00      	cmp	r3, #0
     498:	d020      	beq.n	4dc <adc_init+0x358>
		switch (resolution) {
     49a:	2e10      	cmp	r6, #16
     49c:	d100      	bne.n	4a0 <adc_init+0x31c>
     49e:	e0bf      	b.n	620 <adc_init+0x49c>
     4a0:	d800      	bhi.n	4a4 <adc_init+0x320>
     4a2:	e07f      	b.n	5a4 <adc_init+0x420>
     4a4:	2e20      	cmp	r6, #32
     4a6:	d100      	bne.n	4aa <adc_init+0x326>
     4a8:	e09c      	b.n	5e4 <adc_init+0x460>
     4aa:	2e30      	cmp	r6, #48	; 0x30
     4ac:	d116      	bne.n	4dc <adc_init+0x358>
			if (config->differential_mode &&
     4ae:	7afa      	ldrb	r2, [r7, #11]
     4b0:	2a00      	cmp	r2, #0
     4b2:	d00a      	beq.n	4ca <adc_init+0x346>
					(config->window.window_lower_value > 127 ||
     4b4:	69fa      	ldr	r2, [r7, #28]
     4b6:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4b8:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4ba:	2aff      	cmp	r2, #255	; 0xff
     4bc:	d900      	bls.n	4c0 <adc_init+0x33c>
     4be:	e67c      	b.n	1ba <adc_init+0x36>
					config->window.window_lower_value < -128 ||
     4c0:	6a3a      	ldr	r2, [r7, #32]
     4c2:	3280      	adds	r2, #128	; 0x80
     4c4:	2aff      	cmp	r2, #255	; 0xff
     4c6:	d900      	bls.n	4ca <adc_init+0x346>
     4c8:	e677      	b.n	1ba <adc_init+0x36>
				return STATUS_ERR_INVALID_ARG;
     4ca:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     4cc:	69fa      	ldr	r2, [r7, #28]
     4ce:	2aff      	cmp	r2, #255	; 0xff
     4d0:	dd00      	ble.n	4d4 <adc_init+0x350>
     4d2:	e672      	b.n	1ba <adc_init+0x36>
     4d4:	6a3a      	ldr	r2, [r7, #32]
     4d6:	2aff      	cmp	r2, #255	; 0xff
     4d8:	dd00      	ble.n	4dc <adc_init+0x358>
     4da:	e66e      	b.n	1ba <adc_init+0x36>
	adc_module->CTRLC.reg |= config->window.window_mode;
     4dc:	4652      	mov	r2, sl
     4de:	8952      	ldrh	r2, [r2, #10]
     4e0:	4313      	orrs	r3, r2
     4e2:	4652      	mov	r2, sl
     4e4:	8153      	strh	r3, [r2, #10]
	Adc *const adc_module = module_inst->hw;
     4e6:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     4e8:	8c13      	ldrh	r3, [r2, #32]
     4ea:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4ec:	2b00      	cmp	r3, #0
     4ee:	d1fb      	bne.n	4e8 <adc_init+0x364>
	adc_module->WINLT.reg =
     4f0:	8bbb      	ldrh	r3, [r7, #28]
     4f2:	4652      	mov	r2, sl
     4f4:	81d3      	strh	r3, [r2, #14]
	Adc *const adc_module = module_inst->hw;
     4f6:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     4f8:	8c13      	ldrh	r3, [r2, #32]
     4fa:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     4fc:	2b00      	cmp	r3, #0
     4fe:	d1fb      	bne.n	4f8 <adc_init+0x374>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     500:	8c3b      	ldrh	r3, [r7, #32]
     502:	4652      	mov	r2, sl
     504:	8213      	strh	r3, [r2, #16]
	Adc *const adc_module = module_inst->hw;
     506:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     508:	8c13      	ldrh	r3, [r2, #32]
     50a:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     50c:	2b00      	cmp	r3, #0
     50e:	d1fb      	bne.n	508 <adc_init+0x384>
			config->positive_input;
     510:	793b      	ldrb	r3, [r7, #4]
			config->negative_input |
     512:	88fa      	ldrh	r2, [r7, #6]
     514:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     516:	4652      	mov	r2, sl
     518:	8113      	strh	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     51a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     51c:	8c13      	ldrh	r3, [r2, #32]
     51e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
     520:	2b00      	cmp	r3, #0
     522:	d1fb      	bne.n	51c <adc_init+0x398>
	adc_module->EVCTRL.reg = config->event_action;
     524:	332a      	adds	r3, #42	; 0x2a
     526:	5cfb      	ldrb	r3, [r7, r3]
     528:	4652      	mov	r2, sl
     52a:	70d3      	strb	r3, [r2, #3]
	adc_module->INTENCLR.reg =
     52c:	2307      	movs	r3, #7
     52e:	7113      	strb	r3, [r2, #4]
	if (config->correction.correction_enable){
     530:	331d      	adds	r3, #29
     532:	5cfb      	ldrb	r3, [r7, r3]
     534:	2b00      	cmp	r3, #0
     536:	d01d      	beq.n	574 <adc_init+0x3f0>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     538:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
     53a:	4a49      	ldr	r2, [pc, #292]	; (660 <adc_init+0x4dc>)
			return STATUS_ERR_INVALID_ARG;
     53c:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     53e:	4293      	cmp	r3, r2
     540:	d900      	bls.n	544 <adc_init+0x3c0>
     542:	e63a      	b.n	1ba <adc_init+0x36>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     544:	4652      	mov	r2, sl
     546:	8253      	strh	r3, [r2, #18]
	Adc *const adc_module = module_inst->hw;
     548:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     54a:	8c13      	ldrh	r3, [r2, #32]
     54c:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     54e:	2b00      	cmp	r3, #0
     550:	d1fb      	bne.n	54a <adc_init+0x3c6>
		if (config->correction.offset_correction > 2047 ||
     552:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
     554:	2380      	movs	r3, #128	; 0x80
     556:	011b      	lsls	r3, r3, #4
     558:	18d3      	adds	r3, r2, r3
     55a:	4941      	ldr	r1, [pc, #260]	; (660 <adc_init+0x4dc>)
     55c:	b29b      	uxth	r3, r3
			return STATUS_ERR_INVALID_ARG;
     55e:	2017      	movs	r0, #23
		if (config->correction.offset_correction > 2047 ||
     560:	428b      	cmp	r3, r1
     562:	d900      	bls.n	566 <adc_init+0x3e2>
     564:	e629      	b.n	1ba <adc_init+0x36>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     566:	4653      	mov	r3, sl
     568:	829a      	strh	r2, [r3, #20]
	Adc *const adc_module = module_inst->hw;
     56a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->SYNCBUSY.reg) {
     56c:	8c13      	ldrh	r3, [r2, #32]
     56e:	b29b      	uxth	r3, r3
		while (adc_is_syncing(module_inst)) {
     570:	2b00      	cmp	r3, #0
     572:	d1fb      	bne.n	56c <adc_init+0x3e8>
			ADC_CALIB_BIASREFBUF(
     574:	00a2      	lsls	r2, r4, #2
     576:	4b3b      	ldr	r3, [pc, #236]	; (664 <adc_init+0x4e0>)
     578:	58d3      	ldr	r3, [r2, r3]
     57a:	493b      	ldr	r1, [pc, #236]	; (668 <adc_init+0x4e4>)
     57c:	5d09      	ldrb	r1, [r1, r4]
     57e:	681b      	ldr	r3, [r3, #0]
     580:	40cb      	lsrs	r3, r1
     582:	021b      	lsls	r3, r3, #8
     584:	21e0      	movs	r1, #224	; 0xe0
     586:	00c9      	lsls	r1, r1, #3
     588:	400b      	ands	r3, r1
			ADC_CALIB_BIASCOMP(
     58a:	4938      	ldr	r1, [pc, #224]	; (66c <adc_init+0x4e8>)
     58c:	5852      	ldr	r2, [r2, r1]
     58e:	4938      	ldr	r1, [pc, #224]	; (670 <adc_init+0x4ec>)
     590:	5d09      	ldrb	r1, [r1, r4]
     592:	6812      	ldr	r2, [r2, #0]
     594:	40ca      	lsrs	r2, r1
     596:	2107      	movs	r1, #7
     598:	400a      	ands	r2, r1
			) |
     59a:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     59c:	4652      	mov	r2, sl
     59e:	8593      	strh	r3, [r2, #44]	; 0x2c
	return STATUS_OK;
     5a0:	2000      	movs	r0, #0
     5a2:	e60a      	b.n	1ba <adc_init+0x36>
		switch (resolution) {
     5a4:	2e00      	cmp	r6, #0
     5a6:	d199      	bne.n	4dc <adc_init+0x358>
			if (config->differential_mode &&
     5a8:	7afa      	ldrb	r2, [r7, #11]
     5aa:	2a00      	cmp	r2, #0
     5ac:	d00f      	beq.n	5ce <adc_init+0x44a>
					(config->window.window_lower_value > 2047 ||
     5ae:	69fa      	ldr	r2, [r7, #28]
     5b0:	2180      	movs	r1, #128	; 0x80
     5b2:	0109      	lsls	r1, r1, #4
     5b4:	468c      	mov	ip, r1
     5b6:	4462      	add	r2, ip
			if (config->differential_mode &&
     5b8:	4929      	ldr	r1, [pc, #164]	; (660 <adc_init+0x4dc>)
				return STATUS_ERR_INVALID_ARG;
     5ba:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5bc:	428a      	cmp	r2, r1
     5be:	d900      	bls.n	5c2 <adc_init+0x43e>
     5c0:	e5fb      	b.n	1ba <adc_init+0x36>
					config->window.window_lower_value < -2048 ||
     5c2:	6a3a      	ldr	r2, [r7, #32]
     5c4:	4462      	add	r2, ip
     5c6:	4926      	ldr	r1, [pc, #152]	; (660 <adc_init+0x4dc>)
     5c8:	428a      	cmp	r2, r1
     5ca:	d900      	bls.n	5ce <adc_init+0x44a>
     5cc:	e5f5      	b.n	1ba <adc_init+0x36>
			} else if (config->window.window_lower_value > 4095 ||
     5ce:	4a24      	ldr	r2, [pc, #144]	; (660 <adc_init+0x4dc>)
				return STATUS_ERR_INVALID_ARG;
     5d0:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     5d2:	69f9      	ldr	r1, [r7, #28]
     5d4:	4291      	cmp	r1, r2
     5d6:	dd00      	ble.n	5da <adc_init+0x456>
     5d8:	e5ef      	b.n	1ba <adc_init+0x36>
     5da:	6a39      	ldr	r1, [r7, #32]
     5dc:	4291      	cmp	r1, r2
     5de:	dd00      	ble.n	5e2 <adc_init+0x45e>
     5e0:	e5eb      	b.n	1ba <adc_init+0x36>
     5e2:	e77b      	b.n	4dc <adc_init+0x358>
			if (config->differential_mode &&
     5e4:	7afa      	ldrb	r2, [r7, #11]
     5e6:	2a00      	cmp	r2, #0
     5e8:	d00f      	beq.n	60a <adc_init+0x486>
					(config->window.window_lower_value > 511 ||
     5ea:	69fa      	ldr	r2, [r7, #28]
     5ec:	2180      	movs	r1, #128	; 0x80
     5ee:	0089      	lsls	r1, r1, #2
     5f0:	468c      	mov	ip, r1
     5f2:	4462      	add	r2, ip
			if (config->differential_mode &&
     5f4:	491f      	ldr	r1, [pc, #124]	; (674 <adc_init+0x4f0>)
				return STATUS_ERR_INVALID_ARG;
     5f6:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5f8:	428a      	cmp	r2, r1
     5fa:	d900      	bls.n	5fe <adc_init+0x47a>
     5fc:	e5dd      	b.n	1ba <adc_init+0x36>
					config->window.window_lower_value < -512 ||
     5fe:	6a3a      	ldr	r2, [r7, #32]
     600:	4462      	add	r2, ip
     602:	491c      	ldr	r1, [pc, #112]	; (674 <adc_init+0x4f0>)
     604:	428a      	cmp	r2, r1
     606:	d900      	bls.n	60a <adc_init+0x486>
     608:	e5d7      	b.n	1ba <adc_init+0x36>
			} else if (config->window.window_lower_value > 1023 ||
     60a:	4a1a      	ldr	r2, [pc, #104]	; (674 <adc_init+0x4f0>)
				return STATUS_ERR_INVALID_ARG;
     60c:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     60e:	69f9      	ldr	r1, [r7, #28]
     610:	4291      	cmp	r1, r2
     612:	dd00      	ble.n	616 <adc_init+0x492>
     614:	e5d1      	b.n	1ba <adc_init+0x36>
     616:	6a39      	ldr	r1, [r7, #32]
     618:	4291      	cmp	r1, r2
     61a:	dd00      	ble.n	61e <adc_init+0x49a>
     61c:	e5cd      	b.n	1ba <adc_init+0x36>
     61e:	e75d      	b.n	4dc <adc_init+0x358>
			if (config->differential_mode &&
     620:	7afa      	ldrb	r2, [r7, #11]
     622:	2a00      	cmp	r2, #0
     624:	d00f      	beq.n	646 <adc_init+0x4c2>
					(config->window.window_lower_value > 32767 ||
     626:	69fa      	ldr	r2, [r7, #28]
     628:	2180      	movs	r1, #128	; 0x80
     62a:	0209      	lsls	r1, r1, #8
     62c:	468c      	mov	ip, r1
     62e:	4462      	add	r2, ip
			if (config->differential_mode &&
     630:	4911      	ldr	r1, [pc, #68]	; (678 <adc_init+0x4f4>)
				return STATUS_ERR_INVALID_ARG;
     632:	2017      	movs	r0, #23
			if (config->differential_mode &&
     634:	428a      	cmp	r2, r1
     636:	d900      	bls.n	63a <adc_init+0x4b6>
     638:	e5bf      	b.n	1ba <adc_init+0x36>
					config->window.window_lower_value < -32768 ||
     63a:	6a3a      	ldr	r2, [r7, #32]
     63c:	4462      	add	r2, ip
     63e:	490e      	ldr	r1, [pc, #56]	; (678 <adc_init+0x4f4>)
     640:	428a      	cmp	r2, r1
     642:	d900      	bls.n	646 <adc_init+0x4c2>
     644:	e5b9      	b.n	1ba <adc_init+0x36>
			} else if (config->window.window_lower_value > 65535 ||
     646:	4a0c      	ldr	r2, [pc, #48]	; (678 <adc_init+0x4f4>)
				return STATUS_ERR_INVALID_ARG;
     648:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     64a:	69f9      	ldr	r1, [r7, #28]
     64c:	4291      	cmp	r1, r2
     64e:	dd00      	ble.n	652 <adc_init+0x4ce>
     650:	e5b3      	b.n	1ba <adc_init+0x36>
     652:	6a39      	ldr	r1, [r7, #32]
     654:	4291      	cmp	r1, r2
     656:	dd00      	ble.n	65a <adc_init+0x4d6>
     658:	e5af      	b.n	1ba <adc_init+0x36>
     65a:	e73f      	b.n	4dc <adc_init+0x358>
		return STATUS_ERR_INVALID_ARG;
     65c:	2017      	movs	r0, #23
     65e:	e5ac      	b.n	1ba <adc_init+0x36>
     660:	00000fff 	.word	0x00000fff
     664:	00004bfc 	.word	0x00004bfc
     668:	00004c04 	.word	0x00004c04
     66c:	00004bf0 	.word	0x00004bf0
     670:	00004bf8 	.word	0x00004bf8
     674:	000003ff 	.word	0x000003ff
     678:	0000ffff 	.word	0x0000ffff

0000067c <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
     67c:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     67e:	0080      	lsls	r0, r0, #2
     680:	4b2e      	ldr	r3, [pc, #184]	; (73c <_adc_interrupt_handler+0xc0>)
     682:	58c4      	ldr	r4, [r0, r3]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     684:	6823      	ldr	r3, [r4, #0]
     686:	799d      	ldrb	r5, [r3, #6]
     688:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     68a:	07ea      	lsls	r2, r5, #31
     68c:	d52d      	bpl.n	6ea <_adc_interrupt_handler+0x6e>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     68e:	7ee2      	ldrb	r2, [r4, #27]
     690:	07d2      	lsls	r2, r2, #31
     692:	d52a      	bpl.n	6ea <_adc_interrupt_handler+0x6e>
     694:	7ea2      	ldrb	r2, [r4, #26]
     696:	07d2      	lsls	r2, r2, #31
     698:	d527      	bpl.n	6ea <_adc_interrupt_handler+0x6e>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     69a:	2201      	movs	r2, #1
     69c:	719a      	strb	r2, [r3, #6]

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     69e:	6962      	ldr	r2, [r4, #20]
     6a0:	1c93      	adds	r3, r2, #2
     6a2:	6163      	str	r3, [r4, #20]
     6a4:	6823      	ldr	r3, [r4, #0]
     6a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     6a8:	b29b      	uxth	r3, r3
     6aa:	8013      	strh	r3, [r2, #0]

			if (--module->remaining_conversions > 0) {
     6ac:	8b23      	ldrh	r3, [r4, #24]
     6ae:	3b01      	subs	r3, #1
     6b0:	b29b      	uxth	r3, r3
     6b2:	8323      	strh	r3, [r4, #24]
     6b4:	2b00      	cmp	r3, #0
     6b6:	d015      	beq.n	6e4 <_adc_interrupt_handler+0x68>
				if (module->software_trigger == true
     6b8:	7f63      	ldrb	r3, [r4, #29]
     6ba:	2b00      	cmp	r3, #0
     6bc:	d015      	beq.n	6ea <_adc_interrupt_handler+0x6e>
					&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     6be:	6822      	ldr	r2, [r4, #0]
     6c0:	79d3      	ldrb	r3, [r2, #7]
     6c2:	b25b      	sxtb	r3, r3
     6c4:	2b00      	cmp	r3, #0
     6c6:	db10      	blt.n	6ea <_adc_interrupt_handler+0x6e>
     6c8:	8c13      	ldrh	r3, [r2, #32]
     6ca:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     6cc:	2b00      	cmp	r3, #0
     6ce:	d1fb      	bne.n	6c8 <_adc_interrupt_handler+0x4c>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     6d0:	7e13      	ldrb	r3, [r2, #24]
     6d2:	2102      	movs	r1, #2
     6d4:	430b      	orrs	r3, r1
     6d6:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     6d8:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     6da:	8c13      	ldrh	r3, [r2, #32]
     6dc:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     6de:	2b00      	cmp	r3, #0
     6e0:	d1fb      	bne.n	6da <_adc_interrupt_handler+0x5e>
     6e2:	e002      	b.n	6ea <_adc_interrupt_handler+0x6e>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     6e4:	7f23      	ldrb	r3, [r4, #28]
     6e6:	2b05      	cmp	r3, #5
     6e8:	d016      	beq.n	718 <_adc_interrupt_handler+0x9c>
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     6ea:	076b      	lsls	r3, r5, #29
     6ec:	d508      	bpl.n	700 <_adc_interrupt_handler+0x84>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     6ee:	2304      	movs	r3, #4
     6f0:	6822      	ldr	r2, [r4, #0]
     6f2:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     6f4:	7ee3      	ldrb	r3, [r4, #27]
     6f6:	079b      	lsls	r3, r3, #30
     6f8:	d502      	bpl.n	700 <_adc_interrupt_handler+0x84>
     6fa:	7ea3      	ldrb	r3, [r4, #26]
     6fc:	079b      	lsls	r3, r3, #30
     6fe:	d414      	bmi.n	72a <_adc_interrupt_handler+0xae>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     700:	07ab      	lsls	r3, r5, #30
     702:	d508      	bpl.n	716 <_adc_interrupt_handler+0x9a>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     704:	2302      	movs	r3, #2
     706:	6822      	ldr	r2, [r4, #0]
     708:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     70a:	7ee3      	ldrb	r3, [r4, #27]
     70c:	075b      	lsls	r3, r3, #29
     70e:	d502      	bpl.n	716 <_adc_interrupt_handler+0x9a>
     710:	7ea3      	ldrb	r3, [r4, #26]
     712:	075b      	lsls	r3, r3, #29
     714:	d40d      	bmi.n	732 <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
		}
	}
}
     716:	bd70      	pop	{r4, r5, r6, pc}
					module->job_status = STATUS_OK;
     718:	2300      	movs	r3, #0
     71a:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     71c:	3301      	adds	r3, #1
     71e:	6822      	ldr	r2, [r4, #0]
     720:	7113      	strb	r3, [r2, #4]
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     722:	0020      	movs	r0, r4
     724:	68a3      	ldr	r3, [r4, #8]
     726:	4798      	blx	r3
     728:	e7df      	b.n	6ea <_adc_interrupt_handler+0x6e>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     72a:	0020      	movs	r0, r4
     72c:	68e3      	ldr	r3, [r4, #12]
     72e:	4798      	blx	r3
     730:	e7e6      	b.n	700 <_adc_interrupt_handler+0x84>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     732:	6923      	ldr	r3, [r4, #16]
     734:	0020      	movs	r0, r4
     736:	4798      	blx	r3
}
     738:	e7ed      	b.n	716 <_adc_interrupt_handler+0x9a>
     73a:	46c0      	nop			; (mov r8, r8)
     73c:	20000468 	.word	0x20000468

00000740 <ADC0_Handler>:
		void ADC##n##_Handler(void) \
		{ \
			_adc_interrupt_handler(n); \
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
     740:	b510      	push	{r4, lr}
     742:	2000      	movs	r0, #0
     744:	4b01      	ldr	r3, [pc, #4]	; (74c <ADC0_Handler+0xc>)
     746:	4798      	blx	r3
     748:	bd10      	pop	{r4, pc}
     74a:	46c0      	nop			; (mov r8, r8)
     74c:	0000067d 	.word	0x0000067d

00000750 <ADC1_Handler>:
     750:	b510      	push	{r4, lr}
     752:	2001      	movs	r0, #1
     754:	4b01      	ldr	r3, [pc, #4]	; (75c <ADC1_Handler+0xc>)
     756:	4798      	blx	r3
     758:	bd10      	pop	{r4, pc}
     75a:	46c0      	nop			; (mov r8, r8)
     75c:	0000067d 	.word	0x0000067d

00000760 <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     760:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     762:	2104      	movs	r1, #4
     764:	4b07      	ldr	r3, [pc, #28]	; (784 <rtc_calendar_enable+0x24>)
     766:	6019      	str	r1, [r3, #0]
	Rtc *const rtc_module = module->hw;
     768:	6801      	ldr	r1, [r0, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     76a:	690b      	ldr	r3, [r1, #16]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     76c:	2b00      	cmp	r3, #0
     76e:	d1fc      	bne.n	76a <rtc_calendar_enable+0xa>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRLA.reg |= RTC_MODE2_CTRLA_ENABLE;
     770:	8813      	ldrh	r3, [r2, #0]
     772:	2102      	movs	r1, #2
     774:	430b      	orrs	r3, r1
     776:	8013      	strh	r3, [r2, #0]
	Rtc *const rtc_module = module->hw;
     778:	6802      	ldr	r2, [r0, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     77a:	6913      	ldr	r3, [r2, #16]

	while (rtc_calendar_is_syncing(module)) {
     77c:	2b00      	cmp	r3, #0
     77e:	d1fc      	bne.n	77a <rtc_calendar_enable+0x1a>
		/* Wait for synchronization */
	}
}
     780:	4770      	bx	lr
     782:	46c0      	nop			; (mov r8, r8)
     784:	e000e100 	.word	0xe000e100

00000788 <rtc_calendar_disable>:
 * Disables the RTC module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_disable(struct rtc_module *const module)
{
     788:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     78a:	6803      	ldr	r3, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     78c:	2404      	movs	r4, #4
     78e:	2280      	movs	r2, #128	; 0x80
     790:	4908      	ldr	r1, [pc, #32]	; (7b4 <rtc_calendar_disable+0x2c>)
     792:	508c      	str	r4, [r1, r2]
	Rtc *const rtc_module = module->hw;
     794:	6801      	ldr	r1, [r0, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     796:	690a      	ldr	r2, [r1, #16]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     798:	2a00      	cmp	r2, #0
     79a:	d1fc      	bne.n	796 <rtc_calendar_disable+0xe>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE2.INTENCLR.reg = RTC_MODE2_INTENCLR_MASK;
     79c:	4a06      	ldr	r2, [pc, #24]	; (7b8 <rtc_calendar_disable+0x30>)
     79e:	811a      	strh	r2, [r3, #8]
	/* Clear interrupt flag */
	rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_MASK;
     7a0:	819a      	strh	r2, [r3, #12]

	/* Disable RTC module. */
	rtc_module->MODE2.CTRLA.reg &= ~RTC_MODE2_CTRLA_ENABLE;
     7a2:	881a      	ldrh	r2, [r3, #0]
     7a4:	2102      	movs	r1, #2
     7a6:	438a      	bics	r2, r1
     7a8:	801a      	strh	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
     7aa:	6802      	ldr	r2, [r0, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     7ac:	6913      	ldr	r3, [r2, #16]

	while (rtc_calendar_is_syncing(module)) {
     7ae:	2b00      	cmp	r3, #0
     7b0:	d1fc      	bne.n	7ac <rtc_calendar_disable+0x24>
		/* Wait for synchronization */
	}
}
     7b2:	bd10      	pop	{r4, pc}
     7b4:	e000e100 	.word	0xe000e100
     7b8:	ffff81ff 	.word	0xffff81ff

000007bc <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     7bc:	b570      	push	{r4, r5, r6, lr}
     7be:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7c0:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
     7c2:	4b09      	ldr	r3, [pc, #36]	; (7e8 <rtc_calendar_reset+0x2c>)
     7c4:	4798      	blx	r3

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	8623      	strh	r3, [r4, #48]	; 0x30
	module->enabled_callback    = 0;
     7ca:	8663      	strh	r3, [r4, #50]	; 0x32
	Rtc *const rtc_module = module->hw;
     7cc:	6822      	ldr	r2, [r4, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     7ce:	6913      	ldr	r3, [r2, #16]
#endif

	while (rtc_calendar_is_syncing(module)) {
     7d0:	2b00      	cmp	r3, #0
     7d2:	d1fc      	bne.n	7ce <rtc_calendar_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRLA.reg |= RTC_MODE2_CTRLA_SWRST;
     7d4:	882b      	ldrh	r3, [r5, #0]
     7d6:	2201      	movs	r2, #1
     7d8:	4313      	orrs	r3, r2
     7da:	802b      	strh	r3, [r5, #0]
	Rtc *const rtc_module = module->hw;
     7dc:	6822      	ldr	r2, [r4, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     7de:	6913      	ldr	r3, [r2, #16]

	while (rtc_calendar_is_syncing(module)) {
     7e0:	2b00      	cmp	r3, #0
     7e2:	d1fc      	bne.n	7de <rtc_calendar_reset+0x22>
		/* Wait for synchronization */
	}
}
     7e4:	bd70      	pop	{r4, r5, r6, pc}
     7e6:	46c0      	nop			; (mov r8, r8)
     7e8:	00000789 	.word	0x00000789

000007ec <rtc_calendar_time_to_register_value>:
 * \return 32-bit value.
 */
uint32_t rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     7ec:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     7ee:	88cb      	ldrh	r3, [r1, #6]
     7f0:	88c2      	ldrh	r2, [r0, #6]
     7f2:	1a9a      	subs	r2, r3, r2
     7f4:	0692      	lsls	r2, r2, #26
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     7f6:	794b      	ldrb	r3, [r1, #5]
     7f8:	059b      	lsls	r3, r3, #22

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     7fa:	790c      	ldrb	r4, [r1, #4]
     7fc:	0464      	lsls	r4, r4, #17

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     7fe:	4323      	orrs	r3, r4
     800:	788c      	ldrb	r4, [r1, #2]
     802:	0324      	lsls	r4, r4, #12
     804:	4323      	orrs	r3, r4
     806:	4313      	orrs	r3, r2

	/* Check if 24h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     808:	7902      	ldrb	r2, [r0, #4]
     80a:	2a00      	cmp	r2, #0
     80c:	d105      	bne.n	81a <rtc_calendar_time_to_register_value+0x2e>
     80e:	78ca      	ldrb	r2, [r1, #3]
     810:	2a00      	cmp	r2, #0
     812:	d002      	beq.n	81a <rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= (0x10u << RTC_MODE2_CLOCK_HOUR_Pos);
     814:	2280      	movs	r2, #128	; 0x80
     816:	0252      	lsls	r2, r2, #9
     818:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     81a:	7848      	ldrb	r0, [r1, #1]
     81c:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     81e:	780a      	ldrb	r2, [r1, #0]
     820:	4310      	orrs	r0, r2
     822:	4318      	orrs	r0, r3

	return register_value;
}
     824:	bd10      	pop	{r4, pc}

00000826 <rtc_calendar_register_value_to_time>:
 */
void rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     826:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     828:	0e8b      	lsrs	r3, r1, #26
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;
     82a:	88c4      	ldrh	r4, [r0, #6]
     82c:	191b      	adds	r3, r3, r4
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     82e:	80d3      	strh	r3, [r2, #6]

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     830:	018b      	lsls	r3, r1, #6
     832:	0f1b      	lsrs	r3, r3, #28
     834:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     836:	028b      	lsls	r3, r1, #10
     838:	0edb      	lsrs	r3, r3, #27
     83a:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     83c:	7903      	ldrb	r3, [r0, #4]
     83e:	2b00      	cmp	r3, #0
     840:	d10c      	bne.n	85c <rtc_calendar_register_value_to_time+0x36>
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
				(RTC_MODE2_CLOCK_HOUR_Msk & ~(0x10u << RTC_MODE2_CLOCK_HOUR_Pos))) >>
     842:	040b      	lsls	r3, r1, #16
     844:	0f1b      	lsrs	r3, r3, #28
		time->hour = ((register_value &
     846:	7093      	strb	r3, [r2, #2]
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & (0x10u << RTC_MODE2_CLOCK_HOUR_Pos)) != 0);
     848:	03cb      	lsls	r3, r1, #15
     84a:	0fdb      	lsrs	r3, r3, #31
     84c:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     84e:	0988      	lsrs	r0, r1, #6
     850:	233f      	movs	r3, #63	; 0x3f
     852:	4018      	ands	r0, r3
     854:	7050      	strb	r0, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     856:	4019      	ands	r1, r3
     858:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     85a:	bd10      	pop	{r4, pc}
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     85c:	03cb      	lsls	r3, r1, #15
     85e:	0edb      	lsrs	r3, r3, #27
     860:	7093      	strb	r3, [r2, #2]
     862:	e7f4      	b.n	84e <rtc_calendar_register_value_to_time+0x28>

00000864 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     864:	b570      	push	{r4, r5, r6, lr}
     866:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     868:	6805      	ldr	r5, [r0, #0]

	uint32_t register_value = rtc_calendar_time_to_register_value(module, time);
     86a:	4b05      	ldr	r3, [pc, #20]	; (880 <rtc_calendar_set_time+0x1c>)
     86c:	4798      	blx	r3
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     86e:	692b      	ldr	r3, [r5, #16]

	while (rtc_calendar_is_syncing(module)) {
     870:	2b00      	cmp	r3, #0
     872:	d1fc      	bne.n	86e <rtc_calendar_set_time+0xa>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     874:	61a8      	str	r0, [r5, #24]
	Rtc *const rtc_module = module->hw;
     876:	6822      	ldr	r2, [r4, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     878:	6913      	ldr	r3, [r2, #16]

	while (rtc_calendar_is_syncing(module)) {
     87a:	2b00      	cmp	r3, #0
     87c:	d1fc      	bne.n	878 <rtc_calendar_set_time+0x14>
		/* Wait for synchronization */
	}
}
     87e:	bd70      	pop	{r4, r5, r6, pc}
     880:	000007ed 	.word	0x000007ed

00000884 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
     884:	b510      	push	{r4, lr}
     886:	000a      	movs	r2, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     888:	6804      	ldr	r4, [r0, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     88a:	6923      	ldr	r3, [r4, #16]

	while (rtc_calendar_is_syncing(module)) {
     88c:	2b00      	cmp	r3, #0
     88e:	d1fc      	bne.n	88a <rtc_calendar_get_time+0x6>
		/* Wait for synchronization */
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
     890:	69a1      	ldr	r1, [r4, #24]

	/* Convert value to time structure. */
	rtc_calendar_register_value_to_time(module, register_value, time);
     892:	4b01      	ldr	r3, [pc, #4]	; (898 <rtc_calendar_get_time+0x14>)
     894:	4798      	blx	r3
}
     896:	bd10      	pop	{r4, pc}
     898:	00000827 	.word	0x00000827

0000089c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     89e:	0005      	movs	r5, r0
     8a0:	000e      	movs	r6, r1
     8a2:	0014      	movs	r4, r2

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     8a4:	2017      	movs	r0, #23
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     8a6:	2a01      	cmp	r2, #1
     8a8:	d900      	bls.n	8ac <rtc_calendar_set_alarm+0x10>
	while (rtc_calendar_is_syncing(module)) {
			/* Wait for synchronization */
	}

	return STATUS_OK;
}
     8aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	Rtc *const rtc_module = module->hw;
     8ac:	682f      	ldr	r7, [r5, #0]
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));
     8ae:	0028      	movs	r0, r5
     8b0:	4b0a      	ldr	r3, [pc, #40]	; (8dc <rtc_calendar_set_alarm+0x40>)
     8b2:	4798      	blx	r3
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     8b4:	693b      	ldr	r3, [r7, #16]
	while (rtc_calendar_is_syncing(module)) {
     8b6:	2b00      	cmp	r3, #0
     8b8:	d1fc      	bne.n	8b4 <rtc_calendar_set_alarm+0x18>
     8ba:	00e4      	lsls	r4, r4, #3
     8bc:	193c      	adds	r4, r7, r4
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     8be:	6220      	str	r0, [r4, #32]
	Rtc *const rtc_module = module->hw;
     8c0:	682a      	ldr	r2, [r5, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     8c2:	6913      	ldr	r3, [r2, #16]
	while (rtc_calendar_is_syncing(module)) {
     8c4:	2b00      	cmp	r3, #0
     8c6:	d1fc      	bne.n	8c2 <rtc_calendar_set_alarm+0x26>
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     8c8:	7a32      	ldrb	r2, [r6, #8]
     8ca:	3324      	adds	r3, #36	; 0x24
     8cc:	54e2      	strb	r2, [r4, r3]
	Rtc *const rtc_module = module->hw;
     8ce:	682a      	ldr	r2, [r5, #0]
	if (rtc_module->MODE2.SYNCBUSY.reg) {
     8d0:	6913      	ldr	r3, [r2, #16]
	while (rtc_calendar_is_syncing(module)) {
     8d2:	2b00      	cmp	r3, #0
     8d4:	d1fc      	bne.n	8d0 <rtc_calendar_set_alarm+0x34>
	return STATUS_OK;
     8d6:	2000      	movs	r0, #0
     8d8:	e7e7      	b.n	8aa <rtc_calendar_set_alarm+0xe>
     8da:	46c0      	nop			; (mov r8, r8)
     8dc:	000007ed 	.word	0x000007ed

000008e0 <rtc_calendar_init>:
{
     8e0:	b570      	push	{r4, r5, r6, lr}
     8e2:	0005      	movs	r5, r0
     8e4:	0014      	movs	r4, r2
	module->hw = hw;
     8e6:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
     8e8:	4a16      	ldr	r2, [pc, #88]	; (944 <rtc_calendar_init+0x64>)
     8ea:	6951      	ldr	r1, [r2, #20]
     8ec:	2380      	movs	r3, #128	; 0x80
     8ee:	009b      	lsls	r3, r3, #2
     8f0:	430b      	orrs	r3, r1
     8f2:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
     8f4:	2200      	movs	r2, #0
     8f6:	4b14      	ldr	r3, [pc, #80]	; (948 <rtc_calendar_init+0x68>)
     8f8:	611a      	str	r2, [r3, #16]
	rtc_calendar_reset(module);
     8fa:	4b14      	ldr	r3, [pc, #80]	; (94c <rtc_calendar_init+0x6c>)
     8fc:	4798      	blx	r3
	module->clock_24h           = config->clock_24h;
     8fe:	78e3      	ldrb	r3, [r4, #3]
     900:	712b      	strb	r3, [r5, #4]
	module->year_init_value     = config->year_init_value;
     902:	88a3      	ldrh	r3, [r4, #4]
     904:	80eb      	strh	r3, [r5, #6]
	_rtc_instance[0] = module;
     906:	4b12      	ldr	r3, [pc, #72]	; (950 <rtc_calendar_init+0x70>)
     908:	601d      	str	r5, [r3, #0]
	Rtc *const rtc_module = module->hw;
     90a:	682a      	ldr	r2, [r5, #0]
	tmp_reg = RTC_MODE2_CTRLA_MODE(2) | config->prescaler;
     90c:	8823      	ldrh	r3, [r4, #0]
	if(config->enable_read_sync) {
     90e:	79a1      	ldrb	r1, [r4, #6]
     910:	2900      	cmp	r1, #0
     912:	d113      	bne.n	93c <rtc_calendar_init+0x5c>
	tmp_reg = RTC_MODE2_CTRLA_MODE(2) | config->prescaler;
     914:	3108      	adds	r1, #8
     916:	430b      	orrs	r3, r1
	if (!(config->clock_24h)) {
     918:	78e1      	ldrb	r1, [r4, #3]
     91a:	2900      	cmp	r1, #0
     91c:	d101      	bne.n	922 <rtc_calendar_init+0x42>
		tmp_reg |= RTC_MODE2_CTRLA_CLKREP;
     91e:	3140      	adds	r1, #64	; 0x40
     920:	430b      	orrs	r3, r1
	if (config->clear_on_match) {
     922:	78a1      	ldrb	r1, [r4, #2]
     924:	2900      	cmp	r1, #0
     926:	d001      	beq.n	92c <rtc_calendar_init+0x4c>
		tmp_reg |= RTC_MODE2_CTRLA_MATCHCLR;
     928:	2180      	movs	r1, #128	; 0x80
     92a:	430b      	orrs	r3, r1
	rtc_module->MODE2.CTRLA.reg = tmp_reg;
     92c:	8013      	strh	r3, [r2, #0]
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     92e:	0021      	movs	r1, r4
     930:	3108      	adds	r1, #8
     932:	2200      	movs	r2, #0
     934:	0028      	movs	r0, r5
     936:	4b07      	ldr	r3, [pc, #28]	; (954 <rtc_calendar_init+0x74>)
     938:	4798      	blx	r3
}
     93a:	bd70      	pop	{r4, r5, r6, pc}
		tmp_reg |= RTC_MODE2_CTRLA_CLOCKSYNC;
     93c:	4906      	ldr	r1, [pc, #24]	; (958 <rtc_calendar_init+0x78>)
     93e:	430b      	orrs	r3, r1
     940:	e7ea      	b.n	918 <rtc_calendar_init+0x38>
     942:	46c0      	nop			; (mov r8, r8)
     944:	40000800 	.word	0x40000800
     948:	40001400 	.word	0x40001400
     94c:	000007bd 	.word	0x000007bd
     950:	20000470 	.word	0x20000470
     954:	0000089d 	.word	0x0000089d
     958:	00008008 	.word	0x00008008

0000095c <rtc_calendar_register_callback>:
		|| callback_type == RTC_CALENDAR_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_CALENDAR_CALLBACK_PERIODIC_INTERVAL_0
			&& callback_type <= RTC_CALENDAR_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else if (callback_type > (RTC_NUM_OF_ALARMS + RTC_PER_NUM)) {
     95c:	2a09      	cmp	r2, #9
     95e:	d901      	bls.n	964 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     960:	2017      	movs	r0, #23
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     962:	4770      	bx	lr
		module->callbacks[callback_type] = callback;
     964:	1c93      	adds	r3, r2, #2
     966:	009b      	lsls	r3, r3, #2
     968:	5019      	str	r1, [r3, r0]
		module->registered_callback |= (1 << callback_type);
     96a:	8e03      	ldrh	r3, [r0, #48]	; 0x30
     96c:	2101      	movs	r1, #1
     96e:	4091      	lsls	r1, r2
     970:	430b      	orrs	r3, r1
     972:	b29b      	uxth	r3, r3
     974:	8603      	strh	r3, [r0, #48]	; 0x30
     976:	2000      	movs	r0, #0
	return status;
     978:	e7f3      	b.n	962 <rtc_calendar_register_callback+0x6>
	...

0000097c <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     97c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     97e:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     980:	2909      	cmp	r1, #9
     982:	d011      	beq.n	9a8 <rtc_calendar_enable_callback+0x2c>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_CALENDAR_CALLBACK_TAMPER) {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_CALENDAR_CALLBACK_PERIODIC_INTERVAL_0
     984:	2907      	cmp	r1, #7
     986:	d912      	bls.n	9ae <rtc_calendar_enable_callback+0x32>
			&& callback_type <= RTC_CALENDAR_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_PER((1 << callback_type));
	}else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << (callback_type - RTC_PER_NUM));
     988:	2380      	movs	r3, #128	; 0x80
     98a:	005b      	lsls	r3, r3, #1
     98c:	000c      	movs	r4, r1
     98e:	3c08      	subs	r4, #8
     990:	40a3      	lsls	r3, r4
     992:	2480      	movs	r4, #128	; 0x80
     994:	0064      	lsls	r4, r4, #1
     996:	4023      	ands	r3, r4
     998:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     99a:	8e43      	ldrh	r3, [r0, #50]	; 0x32
     99c:	2201      	movs	r2, #1
     99e:	408a      	lsls	r2, r1
     9a0:	4313      	orrs	r3, r2
     9a2:	b29b      	uxth	r3, r3
     9a4:	8643      	strh	r3, [r0, #50]	; 0x32
}
     9a6:	bd10      	pop	{r4, pc}
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     9a8:	4b04      	ldr	r3, [pc, #16]	; (9bc <rtc_calendar_enable_callback+0x40>)
     9aa:	8153      	strh	r3, [r2, #10]
     9ac:	e7f5      	b.n	99a <rtc_calendar_enable_callback+0x1e>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_PER((1 << callback_type));
     9ae:	2401      	movs	r4, #1
     9b0:	408c      	lsls	r4, r1
     9b2:	23ff      	movs	r3, #255	; 0xff
     9b4:	4023      	ands	r3, r4
     9b6:	8153      	strh	r3, [r2, #10]
     9b8:	e7ef      	b.n	99a <rtc_calendar_enable_callback+0x1e>
     9ba:	46c0      	nop			; (mov r8, r8)
     9bc:	ffff8000 	.word	0xffff8000

000009c0 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9c2:	46de      	mov	lr, fp
     9c4:	4657      	mov	r7, sl
     9c6:	464e      	mov	r6, r9
     9c8:	4645      	mov	r5, r8
     9ca:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
     9cc:	4b24      	ldr	r3, [pc, #144]	; (a60 <RTC_Handler+0xa0>)
     9ce:	681b      	ldr	r3, [r3, #0]
     9d0:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
     9d2:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
     9d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
	callback_mask &= module->registered_callback;
     9d6:	4652      	mov	r2, sl
     9d8:	8e12      	ldrh	r2, [r2, #48]	; 0x30
     9da:	401a      	ands	r2, r3
     9dc:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     9de:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     9e0:	8973      	ldrh	r3, [r6, #10]
     9e2:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     9e4:	b21a      	sxth	r2, r3
     9e6:	2a00      	cmp	r2, #0
     9e8:	db08      	blt.n	9fc <RTC_Handler+0x3c>
     9ea:	27ff      	movs	r7, #255	; 0xff
     9ec:	401f      	ands	r7, r3
	}else if (interrupt_status & RTC_MODE2_INTFLAG_PER(0xff)) {
     9ee:	d02a      	beq.n	a46 <RTC_Handler+0x86>
     9f0:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE2_INTFLAG_PER(1 << i))
     9f2:	2301      	movs	r3, #1
     9f4:	4699      	mov	r9, r3
			rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_PER(1<<i);
     9f6:	33fe      	adds	r3, #254	; 0xfe
     9f8:	469b      	mov	fp, r3
     9fa:	e014      	b.n	a26 <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     9fc:	4643      	mov	r3, r8
     9fe:	059b      	lsls	r3, r3, #22
     a00:	d407      	bmi.n	a12 <RTC_Handler+0x52>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     a02:	4b18      	ldr	r3, [pc, #96]	; (a64 <RTC_Handler+0xa4>)
     a04:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
     a06:	bc3c      	pop	{r2, r3, r4, r5}
     a08:	4690      	mov	r8, r2
     a0a:	4699      	mov	r9, r3
     a0c:	46a2      	mov	sl, r4
     a0e:	46ab      	mov	fp, r5
     a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     a12:	4653      	mov	r3, sl
     a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     a16:	4798      	blx	r3
     a18:	e7f3      	b.n	a02 <RTC_Handler+0x42>
			rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_PER(1<<i);
     a1a:	465b      	mov	r3, fp
     a1c:	401d      	ands	r5, r3
     a1e:	81b5      	strh	r5, [r6, #12]
     a20:	3401      	adds	r4, #1
		for (i = 0;i < RTC_PER_NUM;i++) {
     a22:	2c08      	cmp	r4, #8
     a24:	d0ef      	beq.n	a06 <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE2_INTFLAG_PER(1 << i))
     a26:	0023      	movs	r3, r4
     a28:	464d      	mov	r5, r9
     a2a:	40a5      	lsls	r5, r4
     a2c:	422f      	tst	r7, r5
     a2e:	d0f4      	beq.n	a1a <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
     a30:	4642      	mov	r2, r8
     a32:	4122      	asrs	r2, r4
     a34:	4649      	mov	r1, r9
     a36:	4211      	tst	r1, r2
     a38:	d0ef      	beq.n	a1a <RTC_Handler+0x5a>
				module->callbacks[i]();
     a3a:	3302      	adds	r3, #2
     a3c:	009b      	lsls	r3, r3, #2
     a3e:	4652      	mov	r2, sl
     a40:	589b      	ldr	r3, [r3, r2]
     a42:	4798      	blx	r3
     a44:	e7e9      	b.n	a1a <RTC_Handler+0x5a>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     a46:	05db      	lsls	r3, r3, #23
     a48:	d5dd      	bpl.n	a06 <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     a4a:	4643      	mov	r3, r8
     a4c:	05db      	lsls	r3, r3, #23
     a4e:	d403      	bmi.n	a58 <RTC_Handler+0x98>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     a50:	2380      	movs	r3, #128	; 0x80
     a52:	005b      	lsls	r3, r3, #1
     a54:	81b3      	strh	r3, [r6, #12]
}
     a56:	e7d6      	b.n	a06 <RTC_Handler+0x46>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     a58:	4653      	mov	r3, sl
     a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     a5c:	4798      	blx	r3
     a5e:	e7f7      	b.n	a50 <RTC_Handler+0x90>
     a60:	20000470 	.word	0x20000470
     a64:	ffff8000 	.word	0xffff8000

00000a68 <tsens_init>:
 * \retval STATUS_ERR_INVALID_ARG   Invalid argument(s) were provided
 * \retval STATUS_BUSY              The module is busy with a reset operation
 * \retval STATUS_ERR_DENIED        The module is enabled
 */
enum status_code tsens_init(struct tsens_config *config)
{
     a68:	b510      	push	{r4, lr}
     a6a:	b082      	sub	sp, #8
     a6c:	0004      	movs	r4, r0
     a6e:	4a28      	ldr	r2, [pc, #160]	; (b10 <tsens_init+0xa8>)
     a70:	6951      	ldr	r1, [r2, #20]
     a72:	2380      	movs	r3, #128	; 0x80
     a74:	015b      	lsls	r3, r3, #5
     a76:	430b      	orrs	r3, r1
     a78:	6153      	str	r3, [r2, #20]
	Assert(config);

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_TSENS);

	if (TSENS->CTRLA.reg & TSENS_CTRLA_SWRST) {
     a7a:	4b26      	ldr	r3, [pc, #152]	; (b14 <tsens_init+0xac>)
     a7c:	781b      	ldrb	r3, [r3, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     a7e:	2005      	movs	r0, #5
	if (TSENS->CTRLA.reg & TSENS_CTRLA_SWRST) {
     a80:	07db      	lsls	r3, r3, #31
     a82:	d501      	bpl.n	a88 <tsens_init+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Write configuration to module */
	return _tsens_set_config(config);
}
     a84:	b002      	add	sp, #8
     a86:	bd10      	pop	{r4, pc}
	if (TSENS->CTRLA.reg & TSENS_CTRLA_ENABLE) {
     a88:	4b22      	ldr	r3, [pc, #136]	; (b14 <tsens_init+0xac>)
     a8a:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_DENIED;
     a8c:	3017      	adds	r0, #23
	if (TSENS->CTRLA.reg & TSENS_CTRLA_ENABLE) {
     a8e:	079b      	lsls	r3, r3, #30
     a90:	d4f8      	bmi.n	a84 <tsens_init+0x1c>
	gclk_chan_conf.source_generator = config->clock_source;
     a92:	a901      	add	r1, sp, #4
     a94:	7823      	ldrb	r3, [r4, #0]
     a96:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(TSENS_GCLK_ID, &gclk_chan_conf);
     a98:	3817      	subs	r0, #23
     a9a:	4b1f      	ldr	r3, [pc, #124]	; (b18 <tsens_init+0xb0>)
     a9c:	4798      	blx	r3
	system_gclk_chan_enable(TSENS_GCLK_ID);
     a9e:	2005      	movs	r0, #5
     aa0:	4b1e      	ldr	r3, [pc, #120]	; (b1c <tsens_init+0xb4>)
     aa2:	4798      	blx	r3
	TSENS->CTRLA.reg = (config->run_in_standby << TSENS_CTRLA_RUNSTDBY_Pos);
     aa4:	78a3      	ldrb	r3, [r4, #2]
     aa6:	019b      	lsls	r3, r3, #6
     aa8:	b2db      	uxtb	r3, r3
     aaa:	4a1a      	ldr	r2, [pc, #104]	; (b14 <tsens_init+0xac>)
     aac:	7013      	strb	r3, [r2, #0]
	if (config->window.window_mode != TSENS_WINDOW_MODE_DISABLE) {
     aae:	7923      	ldrb	r3, [r4, #4]
     ab0:	2b00      	cmp	r3, #0
     ab2:	d006      	beq.n	ac2 <tsens_init+0x5a>
				return STATUS_ERR_INVALID_ARG;
     ab4:	2017      	movs	r0, #23
		if((config->window.window_lower_value < WINDOW_MIN_VALUE) || \
     ab6:	68a2      	ldr	r2, [r4, #8]
     ab8:	3228      	adds	r2, #40	; 0x28
     aba:	dbe3      	blt.n	a84 <tsens_init+0x1c>
     abc:	68e2      	ldr	r2, [r4, #12]
     abe:	2a69      	cmp	r2, #105	; 0x69
     ac0:	dce0      	bgt.n	a84 <tsens_init+0x1c>
			(config->free_running << TSENS_CTRLC_FREERUN_Pos) | \
     ac2:	7862      	ldrb	r2, [r4, #1]
     ac4:	0112      	lsls	r2, r2, #4
     ac6:	431a      	orrs	r2, r3
     ac8:	b2d2      	uxtb	r2, r2
	TSENS->CTRLC.reg =
     aca:	4b12      	ldr	r3, [pc, #72]	; (b14 <tsens_init+0xac>)
     acc:	709a      	strb	r2, [r3, #2]
	TSENS->WINLT.reg = TSENS_WINLT_WINLT(config->window.window_upper_value);
     ace:	68e2      	ldr	r2, [r4, #12]
     ad0:	0212      	lsls	r2, r2, #8
     ad2:	0a12      	lsrs	r2, r2, #8
     ad4:	611a      	str	r2, [r3, #16]
	TSENS->WINUT.reg = TSENS_WINLT_WINLT(config->window.window_lower_value);
     ad6:	68a2      	ldr	r2, [r4, #8]
     ad8:	0212      	lsls	r2, r2, #8
     ada:	0a12      	lsrs	r2, r2, #8
     adc:	615a      	str	r2, [r3, #20]
	TSENS->EVCTRL.reg = config->event_action;
     ade:	7c22      	ldrb	r2, [r4, #16]
     ae0:	70da      	strb	r2, [r3, #3]
	TSENS->INTENCLR.reg =
     ae2:	220f      	movs	r2, #15
     ae4:	711a      	strb	r2, [r3, #4]
	uint32_t tsens_bits = *((uint32_t *)NVMCTRL_TEMP_LOG);
     ae6:	4a0e      	ldr	r2, [pc, #56]	; (b20 <tsens_init+0xb8>)
     ae8:	6812      	ldr	r2, [r2, #0]
	uint32_t tsens_fcal = \
     aea:	0511      	lsls	r1, r2, #20
     aec:	0e89      	lsrs	r1, r1, #26
	TSENS->CAL.reg = TSENS_CAL_TCAL(tsens_tcal) | TSENS_CAL_FCAL(tsens_fcal);
     aee:	0212      	lsls	r2, r2, #8
     af0:	20fc      	movs	r0, #252	; 0xfc
     af2:	0180      	lsls	r0, r0, #6
     af4:	4002      	ands	r2, r0
     af6:	430a      	orrs	r2, r1
     af8:	621a      	str	r2, [r3, #32]
	TSENS->GAIN.reg = TSENS_GAIN_GAIN(config->calibration.gain);
     afa:	6962      	ldr	r2, [r4, #20]
     afc:	0212      	lsls	r2, r2, #8
     afe:	0a12      	lsrs	r2, r2, #8
     b00:	619a      	str	r2, [r3, #24]
	TSENS->OFFSET.reg = TSENS_OFFSET_OFFSETC(config->calibration.offset);
     b02:	69a2      	ldr	r2, [r4, #24]
     b04:	0212      	lsls	r2, r2, #8
     b06:	0a12      	lsrs	r2, r2, #8
     b08:	61da      	str	r2, [r3, #28]
	return STATUS_OK;
     b0a:	2000      	movs	r0, #0
     b0c:	e7ba      	b.n	a84 <tsens_init+0x1c>
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	40000800 	.word	0x40000800
     b14:	40003000 	.word	0x40003000
     b18:	000024cd 	.word	0x000024cd
     b1c:	0000245d 	.word	0x0000245d
     b20:	00806030 	.word	0x00806030

00000b24 <tsens_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void tsens_get_config_defaults(struct tsens_config *const config)
{
     b24:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     b26:	2300      	movs	r3, #0
     b28:	7003      	strb	r3, [r0, #0]
	config->free_running                  = false;
     b2a:	7043      	strb	r3, [r0, #1]
	config->run_in_standby                = false;
     b2c:	7083      	strb	r3, [r0, #2]
	config->window.window_mode            = TSENS_WINDOW_MODE_DISABLE;
     b2e:	7103      	strb	r3, [r0, #4]
	config->window.window_upper_value     = 0;
     b30:	60c3      	str	r3, [r0, #12]
	config->window.window_lower_value     = 0;
     b32:	6083      	str	r3, [r0, #8]
	config->event_action                  = TSENS_EVENT_ACTION_DISABLED;
     b34:	7403      	strb	r3, [r0, #16]

	uint32_t tsens_bits[2];
	tsens_bits[0] = *((uint32_t *)NVMCTRL_TEMP_LOG);
     b36:	4b06      	ldr	r3, [pc, #24]	; (b50 <tsens_get_config_defaults+0x2c>)
     b38:	681b      	ldr	r3, [r3, #0]
	tsens_bits[1] = *(((uint32_t *)NVMCTRL_TEMP_LOG) + 1);
     b3a:	4a06      	ldr	r2, [pc, #24]	; (b54 <tsens_get_config_defaults+0x30>)
     b3c:	6814      	ldr	r4, [r2, #0]
	config->calibration.offset   = \
		((tsens_bits[0] & TSENS_FUSES_OFFSET_Msk) >> TSENS_FUSES_OFFSET_Pos);
     b3e:	0119      	lsls	r1, r3, #4
     b40:	0a09      	lsrs	r1, r1, #8
	config->calibration.offset   = \
     b42:	6181      	str	r1, [r0, #24]
	config->calibration.gain     = \
		((tsens_bits[0] & TSENS_FUSES_GAIN_0_Msk) >> TSENS_FUSES_GAIN_0_Pos) | \
     b44:	0b1b      	lsrs	r3, r3, #12
		((tsens_bits[1] & TSENS_FUSES_GAIN_1_Msk) >> TSENS_FUSES_GAIN_1_Pos);
     b46:	220f      	movs	r2, #15
     b48:	4022      	ands	r2, r4
		((tsens_bits[0] & TSENS_FUSES_GAIN_0_Msk) >> TSENS_FUSES_GAIN_0_Pos) | \
     b4a:	4313      	orrs	r3, r2
	config->calibration.gain     = \
     b4c:	6143      	str	r3, [r0, #20]
}
     b4e:	bd10      	pop	{r4, pc}
     b50:	00806030 	.word	0x00806030
     b54:	00806034 	.word	0x00806034

00000b58 <tsens_read>:
 *                                    window range
 * \retval TSENS_STATUS_OVERFLOW      TSENS result overflows
 */
static inline uint32_t tsens_get_status(void)
{
	uint32_t int_flags = TSENS->INTFLAG.reg;
     b58:	4b1f      	ldr	r3, [pc, #124]	; (bd8 <tsens_read+0x80>)
     b5a:	799a      	ldrb	r2, [r3, #6]
     b5c:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for TSENS Result Ready */
	if (int_flags & TSENS_INTFLAG_RESRDY) {
     b5e:	2301      	movs	r3, #1
     b60:	4013      	ands	r3, r2
		status_flags |= TSENS_STATUS_RESULT_READY;
	}

	/* Check for TSENS Overrun */
	if (int_flags & TSENS_INTFLAG_OVERRUN) {
     b62:	0791      	lsls	r1, r2, #30
     b64:	d501      	bpl.n	b6a <tsens_read+0x12>
		status_flags |= TSENS_STATUS_OVERRUN;
     b66:	2102      	movs	r1, #2
     b68:	430b      	orrs	r3, r1
	}

	/* Check for TSENS Window Match */
	if (int_flags & TSENS_INTFLAG_WINMON) {
     b6a:	0751      	lsls	r1, r2, #29
     b6c:	d501      	bpl.n	b72 <tsens_read+0x1a>
		status_flags |= TSENS_STATUS_WINDOW;
     b6e:	2104      	movs	r1, #4
     b70:	430b      	orrs	r3, r1
	}

	/* Check for TSENS overflow */
	if (int_flags & TSENS_INTFLAG_OVF) {
     b72:	0712      	lsls	r2, r2, #28
     b74:	d501      	bpl.n	b7a <tsens_read+0x22>
		status_flags |= TSENS_STATUS_OVERFLOW;
     b76:	2208      	movs	r2, #8
     b78:	4313      	orrs	r3, r2
{
	Assert(result);

	if (!(tsens_get_status() & TSENS_STATUS_RESULT_READY)) {
		/* Result not ready */
		return STATUS_BUSY;
     b7a:	2205      	movs	r2, #5
	if (!(tsens_get_status() & TSENS_STATUS_RESULT_READY)) {
     b7c:	07db      	lsls	r3, r3, #31
     b7e:	d401      	bmi.n	b84 <tsens_read+0x2c>
		tsens_clear_status(TSENS_STATUS_OVERRUN);
		return STATUS_ERR_OVERFLOW;
	}

	return STATUS_OK;
}
     b80:	0010      	movs	r0, r2
     b82:	4770      	bx	lr
	if (TSENS->STATUS.reg & TSENS_STATUS_OVF) {
     b84:	4b14      	ldr	r3, [pc, #80]	; (bd8 <tsens_read+0x80>)
     b86:	79db      	ldrb	r3, [r3, #7]
		return STATUS_ERR_BAD_DATA;
     b88:	320e      	adds	r2, #14
	if (TSENS->STATUS.reg & TSENS_STATUS_OVF) {
     b8a:	07db      	lsls	r3, r3, #31
     b8c:	d4f8      	bmi.n	b80 <tsens_read+0x28>
	uint32_t temp = TSENS->VALUE.reg;
     b8e:	4b12      	ldr	r3, [pc, #72]	; (bd8 <tsens_read+0x80>)
     b90:	68db      	ldr	r3, [r3, #12]
	if(temp & 0x00800000) {
     b92:	021a      	lsls	r2, r3, #8
     b94:	d502      	bpl.n	b9c <tsens_read+0x44>
		temp |= ~TSENS_VALUE_MASK;
     b96:	22ff      	movs	r2, #255	; 0xff
     b98:	0612      	lsls	r2, r2, #24
     b9a:	4313      	orrs	r3, r2
	*result = temp * (-1);
     b9c:	425b      	negs	r3, r3
     b9e:	6003      	str	r3, [r0, #0]
	if (status_flags & TSENS_INTFLAG_OVF) {
		int_flags |= TSENS_STATUS_OVERFLOW;
	}

	/* Clear interrupt flag */
	TSENS->INTFLAG.reg = int_flags;
     ba0:	4a0d      	ldr	r2, [pc, #52]	; (bd8 <tsens_read+0x80>)
     ba2:	2301      	movs	r3, #1
     ba4:	7193      	strb	r3, [r2, #6]
	uint32_t int_flags = TSENS->INTFLAG.reg;
     ba6:	7992      	ldrb	r2, [r2, #6]
     ba8:	b2d2      	uxtb	r2, r2
	if (int_flags & TSENS_INTFLAG_RESRDY) {
     baa:	4013      	ands	r3, r2
	if (int_flags & TSENS_INTFLAG_OVERRUN) {
     bac:	0791      	lsls	r1, r2, #30
     bae:	d501      	bpl.n	bb4 <tsens_read+0x5c>
		status_flags |= TSENS_STATUS_OVERRUN;
     bb0:	2102      	movs	r1, #2
     bb2:	430b      	orrs	r3, r1
	if (int_flags & TSENS_INTFLAG_WINMON) {
     bb4:	0751      	lsls	r1, r2, #29
     bb6:	d501      	bpl.n	bbc <tsens_read+0x64>
		status_flags |= TSENS_STATUS_WINDOW;
     bb8:	2104      	movs	r1, #4
     bba:	430b      	orrs	r3, r1
	if (int_flags & TSENS_INTFLAG_OVF) {
     bbc:	0712      	lsls	r2, r2, #28
     bbe:	d501      	bpl.n	bc4 <tsens_read+0x6c>
		status_flags |= TSENS_STATUS_OVERFLOW;
     bc0:	2208      	movs	r2, #8
     bc2:	4313      	orrs	r3, r2
	if (tsens_get_status() & TSENS_STATUS_OVERRUN) {
     bc4:	079b      	lsls	r3, r3, #30
     bc6:	d504      	bpl.n	bd2 <tsens_read+0x7a>
	TSENS->INTFLAG.reg = int_flags;
     bc8:	2202      	movs	r2, #2
     bca:	4b03      	ldr	r3, [pc, #12]	; (bd8 <tsens_read+0x80>)
     bcc:	719a      	strb	r2, [r3, #6]
		return STATUS_ERR_OVERFLOW;
     bce:	321c      	adds	r2, #28
     bd0:	e7d6      	b.n	b80 <tsens_read+0x28>
	return STATUS_OK;
     bd2:	2200      	movs	r2, #0
     bd4:	e7d4      	b.n	b80 <tsens_read+0x28>
     bd6:	46c0      	nop			; (mov r8, r8)
     bd8:	40003000 	.word	0x40003000

00000bdc <TSENS_Handler>:

struct tsens_module *_tsens_instances;

/** Interrupt handler for the TSENS module. */
void TSENS_Handler(void)
{
     bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
     bde:	46c6      	mov	lr, r8
     be0:	b500      	push	{lr}
	struct tsens_module *module = _tsens_instances;
     be2:	4b14      	ldr	r3, [pc, #80]	; (c34 <TSENS_Handler+0x58>)
     be4:	681f      	ldr	r7, [r3, #0]
	Assert(module);

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = TSENS->INTFLAG.reg;
     be6:	4b14      	ldr	r3, [pc, #80]	; (c38 <TSENS_Handler+0x5c>)
     be8:	799e      	ldrb	r6, [r3, #6]
     bea:	b2f6      	uxtb	r6, r6

	/* store TSENS result in job buffer */
	uint32_t temp = TSENS->VALUE.reg;
     bec:	68db      	ldr	r3, [r3, #12]
	if(temp & 0x00800000) {
     bee:	021a      	lsls	r2, r3, #8
     bf0:	d502      	bpl.n	bf8 <TSENS_Handler+0x1c>
		temp |= ~TSENS_VALUE_MASK;
     bf2:	22ff      	movs	r2, #255	; 0xff
     bf4:	0612      	lsls	r2, r2, #24
     bf6:	4313      	orrs	r3, r2
	}
#if (ERRATA_14476)
	*(module->value) = temp * (-1);
     bf8:	693a      	ldr	r2, [r7, #16]
     bfa:	425b      	negs	r3, r3
     bfc:	6013      	str	r3, [r2, #0]
     bfe:	2400      	movs	r4, #0
#endif

	for(uint8_t i = 0; i < TSENS_CALLBACK_NUM; i++)
	{
		if (flags & ((uint32_t)0x01 << i)) {
     c00:	2501      	movs	r5, #1
			/* Clear the INTFLAG anyway */
			TSENS->INTFLAG.reg = (uint32_t)0x01 << i;
     c02:	4b0d      	ldr	r3, [pc, #52]	; (c38 <TSENS_Handler+0x5c>)
     c04:	4698      	mov	r8, r3
     c06:	e002      	b.n	c0e <TSENS_Handler+0x32>
     c08:	3401      	adds	r4, #1
	for(uint8_t i = 0; i < TSENS_CALLBACK_NUM; i++)
     c0a:	2c04      	cmp	r4, #4
     c0c:	d00f      	beq.n	c2e <TSENS_Handler+0x52>
     c0e:	b2e0      	uxtb	r0, r4
		if (flags & ((uint32_t)0x01 << i)) {
     c10:	0033      	movs	r3, r6
     c12:	40e3      	lsrs	r3, r4
     c14:	421d      	tst	r5, r3
     c16:	d0f7      	beq.n	c08 <TSENS_Handler+0x2c>
			TSENS->INTFLAG.reg = (uint32_t)0x01 << i;
     c18:	002b      	movs	r3, r5
     c1a:	40a3      	lsls	r3, r4
     c1c:	b2db      	uxtb	r3, r3
     c1e:	4642      	mov	r2, r8
     c20:	7193      	strb	r3, [r2, #6]

			if(module->callback[i] != NULL) {
     c22:	00a3      	lsls	r3, r4, #2
     c24:	58fb      	ldr	r3, [r7, r3]
     c26:	2b00      	cmp	r3, #0
     c28:	d0ee      	beq.n	c08 <TSENS_Handler+0x2c>
				module->callback[i]((enum tsens_callback)i);
     c2a:	4798      	blx	r3
     c2c:	e7ec      	b.n	c08 <TSENS_Handler+0x2c>
			}
		}
	}
}
     c2e:	bc04      	pop	{r2}
     c30:	4690      	mov	r8, r2
     c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c34:	20000474 	.word	0x20000474
     c38:	40003000 	.word	0x40003000

00000c3c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
     c3e:	46c6      	mov	lr, r8
     c40:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     c42:	0080      	lsls	r0, r0, #2
     c44:	4b0e      	ldr	r3, [pc, #56]	; (c80 <_tcc_interrupt_handler+0x44>)
     c46:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     c48:	683b      	ldr	r3, [r7, #0]
     c4a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     c50:	4013      	ands	r3, r2
     c52:	401e      	ands	r6, r3
     c54:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     c56:	4b0b      	ldr	r3, [pc, #44]	; (c84 <_tcc_interrupt_handler+0x48>)
     c58:	4698      	mov	r8, r3
     c5a:	e002      	b.n	c62 <_tcc_interrupt_handler+0x26>
     c5c:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     c5e:	2c30      	cmp	r4, #48	; 0x30
     c60:	d00a      	beq.n	c78 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     c62:	4643      	mov	r3, r8
     c64:	58e5      	ldr	r5, [r4, r3]
     c66:	4235      	tst	r5, r6
     c68:	d0f8      	beq.n	c5c <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     c6a:	193b      	adds	r3, r7, r4
     c6c:	685b      	ldr	r3, [r3, #4]
     c6e:	0038      	movs	r0, r7
     c70:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     c72:	683b      	ldr	r3, [r7, #0]
     c74:	62dd      	str	r5, [r3, #44]	; 0x2c
     c76:	e7f1      	b.n	c5c <_tcc_interrupt_handler+0x20>
		}
	}
}
     c78:	bc04      	pop	{r2}
     c7a:	4690      	mov	r8, r2
     c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c7e:	46c0      	nop			; (mov r8, r8)
     c80:	20000478 	.word	0x20000478
     c84:	00004c14 	.word	0x00004c14

00000c88 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     c88:	b510      	push	{r4, lr}
     c8a:	2000      	movs	r0, #0
     c8c:	4b01      	ldr	r3, [pc, #4]	; (c94 <TCC0_Handler+0xc>)
     c8e:	4798      	blx	r3
     c90:	bd10      	pop	{r4, pc}
     c92:	46c0      	nop			; (mov r8, r8)
     c94:	00000c3d 	.word	0x00000c3d

00000c98 <TCC1_Handler>:
     c98:	b510      	push	{r4, lr}
     c9a:	2001      	movs	r0, #1
     c9c:	4b01      	ldr	r3, [pc, #4]	; (ca4 <TCC1_Handler+0xc>)
     c9e:	4798      	blx	r3
     ca0:	bd10      	pop	{r4, pc}
     ca2:	46c0      	nop			; (mov r8, r8)
     ca4:	00000c3d 	.word	0x00000c3d

00000ca8 <TCC2_Handler>:
     ca8:	b510      	push	{r4, lr}
     caa:	2002      	movs	r0, #2
     cac:	4b01      	ldr	r3, [pc, #4]	; (cb4 <TCC2_Handler+0xc>)
     cae:	4798      	blx	r3
     cb0:	bd10      	pop	{r4, pc}
     cb2:	46c0      	nop			; (mov r8, r8)
     cb4:	00000c3d 	.word	0x00000c3d

00000cb8 <events_create_hook>:
extern struct _events_module _events_inst;

enum status_code events_create_hook(struct events_hook *hook, events_interrupt_hook func)
{
	/* Initialize the hook struct members */
	hook->next      = NULL;
     cb8:	2300      	movs	r3, #0
     cba:	6083      	str	r3, [r0, #8]
	hook->resource  = NULL;
     cbc:	6003      	str	r3, [r0, #0]
	hook->hook_func = func;
     cbe:	6041      	str	r1, [r0, #4]

	return STATUS_OK;
}
     cc0:	2000      	movs	r0, #0
     cc2:	4770      	bx	lr

00000cc4 <events_add_hook>:
enum status_code events_add_hook(struct events_resource *resource, struct events_hook *hook)
{
	struct events_hook *tmp_hook = NULL;

	/* Associate the hook with the resource */
	hook->resource = resource;
     cc4:	6008      	str	r0, [r1, #0]

	/* Check if this is the first hook in the list */
	if (_events_inst.hook_list == NULL) {
     cc6:	4b0a      	ldr	r3, [pc, #40]	; (cf0 <events_add_hook+0x2c>)
     cc8:	691a      	ldr	r2, [r3, #16]
     cca:	2a00      	cmp	r2, #0
     ccc:	d102      	bne.n	cd4 <events_add_hook+0x10>
		_events_inst.hook_list = hook;
     cce:	6119      	str	r1, [r3, #16]
     cd0:	e004      	b.n	cdc <events_add_hook+0x18>
	} else {
		tmp_hook = _events_inst.hook_list;

		/* Find the first free place in the list */
		while (tmp_hook->next != NULL) {
			tmp_hook = tmp_hook->next;
     cd2:	001a      	movs	r2, r3
		while (tmp_hook->next != NULL) {
     cd4:	6893      	ldr	r3, [r2, #8]
     cd6:	2b00      	cmp	r3, #0
     cd8:	d1fb      	bne.n	cd2 <events_add_hook+0xe>
		}

		/* Put the hook into the next free place in the list */
		tmp_hook->next = hook;
     cda:	6091      	str	r1, [r2, #8]
	return (bool)((NVIC->ISER[0] >> (uint32_t)vector) & 0x00000001);
     cdc:	4b05      	ldr	r3, [pc, #20]	; (cf4 <events_add_hook+0x30>)
     cde:	681b      	ldr	r3, [r3, #0]
	}

	/* Check if interrupts from the EVSYS module is enabled in the interrupt controller */
	if (!system_interrupt_is_enabled(SYSTEM_INTERRUPT_MODULE_EVSYS)) {
     ce0:	05db      	lsls	r3, r3, #23
     ce2:	d403      	bmi.n	cec <events_add_hook+0x28>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ce4:	2280      	movs	r2, #128	; 0x80
     ce6:	0052      	lsls	r2, r2, #1
     ce8:	4b02      	ldr	r3, [pc, #8]	; (cf4 <events_add_hook+0x30>)
     cea:	601a      	str	r2, [r3, #0]
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EVSYS);
	}

	return STATUS_OK;
}
     cec:	2000      	movs	r0, #0
     cee:	4770      	bx	lr
     cf0:	20000000 	.word	0x20000000
     cf4:	e000e100 	.word	0xe000e100

00000cf8 <events_enable_interrupt_source>:

	return STATUS_OK;
}

enum status_code events_enable_interrupt_source(struct events_resource *resource, enum events_interrupt_source source)
{
     cf8:	b510      	push	{r4, lr}
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	if (source == EVENTS_INTERRUPT_DETECT) {
     cfa:	2901      	cmp	r1, #1
     cfc:	d004      	beq.n	d08 <events_enable_interrupt_source+0x10>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
     cfe:	2317      	movs	r3, #23
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
     d00:	2900      	cmp	r1, #0
     d02:	d00a      	beq.n	d1a <events_enable_interrupt_source+0x22>
	}

	return STATUS_OK;
}
     d04:	0018      	movs	r0, r3
     d06:	bd10      	pop	{r4, pc}
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
     d08:	7800      	ldrb	r0, [r0, #0]
     d0a:	310f      	adds	r1, #15
     d0c:	4b07      	ldr	r3, [pc, #28]	; (d2c <events_enable_interrupt_source+0x34>)
     d0e:	4798      	blx	r3
     d10:	2384      	movs	r3, #132	; 0x84
     d12:	05db      	lsls	r3, r3, #23
     d14:	6158      	str	r0, [r3, #20]
	return STATUS_OK;
     d16:	2300      	movs	r3, #0
     d18:	e7f4      	b.n	d04 <events_enable_interrupt_source+0xc>
		EVSYS->INTENSET.reg = _events_find_bit_position(resource->channel,
     d1a:	7800      	ldrb	r0, [r0, #0]
     d1c:	4b03      	ldr	r3, [pc, #12]	; (d2c <events_enable_interrupt_source+0x34>)
     d1e:	4798      	blx	r3
     d20:	2384      	movs	r3, #132	; 0x84
     d22:	05db      	lsls	r3, r3, #23
     d24:	6158      	str	r0, [r3, #20]
	return STATUS_OK;
     d26:	2300      	movs	r3, #0
     d28:	e7ec      	b.n	d04 <events_enable_interrupt_source+0xc>
     d2a:	46c0      	nop			; (mov r8, r8)
     d2c:	00000ddd 	.word	0x00000ddd

00000d30 <events_is_interrupt_set>:
	return STATUS_OK;
}


bool events_is_interrupt_set(struct events_resource *resource, enum events_interrupt_source source)
{
     d30:	b510      	push	{r4, lr}
     d32:	0003      	movs	r3, r0
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
     d34:	2901      	cmp	r1, #1
     d36:	d003      	beq.n	d40 <events_is_interrupt_set+0x10>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return false;
     d38:	2000      	movs	r0, #0
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
     d3a:	2900      	cmp	r1, #0
     d3c:	d006      	beq.n	d4c <events_is_interrupt_set+0x1c>
	}

	return (bool)(_events_inst.interrupt_flag_buffer & bitpos);
}
     d3e:	bd10      	pop	{r4, pc}
		bitpos = _events_find_bit_position(resource->channel,
     d40:	7800      	ldrb	r0, [r0, #0]
     d42:	310f      	adds	r1, #15
     d44:	4b07      	ldr	r3, [pc, #28]	; (d64 <events_is_interrupt_set+0x34>)
     d46:	4798      	blx	r3
     d48:	0003      	movs	r3, r0
     d4a:	e003      	b.n	d54 <events_is_interrupt_set+0x24>
		bitpos = _events_find_bit_position(resource->channel,
     d4c:	7818      	ldrb	r0, [r3, #0]
     d4e:	4b05      	ldr	r3, [pc, #20]	; (d64 <events_is_interrupt_set+0x34>)
     d50:	4798      	blx	r3
     d52:	0003      	movs	r3, r0
	return (bool)(_events_inst.interrupt_flag_buffer & bitpos);
     d54:	4a04      	ldr	r2, [pc, #16]	; (d68 <events_is_interrupt_set+0x38>)
     d56:	6890      	ldr	r0, [r2, #8]
     d58:	4018      	ands	r0, r3
     d5a:	1e43      	subs	r3, r0, #1
     d5c:	4198      	sbcs	r0, r3
     d5e:	b2c0      	uxtb	r0, r0
     d60:	e7ed      	b.n	d3e <events_is_interrupt_set+0xe>
     d62:	46c0      	nop			; (mov r8, r8)
     d64:	00000ddd 	.word	0x00000ddd
     d68:	20000000 	.word	0x20000000

00000d6c <events_ack_interrupt>:

enum status_code events_ack_interrupt(struct events_resource *resource, enum events_interrupt_source source)
{
     d6c:	b510      	push	{r4, lr}
	Assert((source == EVENTS_INTERRUPT_DETECT) || (source == EVENTS_INTERRUPT_OVERRUN));

	uint32_t bitpos;

	if (source == EVENTS_INTERRUPT_DETECT) {
     d6e:	2901      	cmp	r1, #1
     d70:	d004      	beq.n	d7c <events_ack_interrupt+0x10>
				_EVENTS_START_OFFSET_DETECTION_BIT);
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
		bitpos = _events_find_bit_position(resource->channel,
				_EVENTS_START_OFFSET_OVERRUN_BIT);
	} else {
		return STATUS_ERR_INVALID_ARG;
     d72:	2317      	movs	r3, #23
	} else if (source == EVENTS_INTERRUPT_OVERRUN) {
     d74:	2900      	cmp	r1, #0
     d76:	d006      	beq.n	d86 <events_ack_interrupt+0x1a>
	}

	_events_inst.interrupt_flag_ack_buffer |= bitpos;

	return STATUS_OK;
}
     d78:	0018      	movs	r0, r3
     d7a:	bd10      	pop	{r4, pc}
		bitpos = _events_find_bit_position(resource->channel,
     d7c:	7800      	ldrb	r0, [r0, #0]
     d7e:	310f      	adds	r1, #15
     d80:	4b05      	ldr	r3, [pc, #20]	; (d98 <events_ack_interrupt+0x2c>)
     d82:	4798      	blx	r3
     d84:	e002      	b.n	d8c <events_ack_interrupt+0x20>
		bitpos = _events_find_bit_position(resource->channel,
     d86:	7800      	ldrb	r0, [r0, #0]
     d88:	4b03      	ldr	r3, [pc, #12]	; (d98 <events_ack_interrupt+0x2c>)
     d8a:	4798      	blx	r3
	_events_inst.interrupt_flag_ack_buffer |= bitpos;
     d8c:	4b03      	ldr	r3, [pc, #12]	; (d9c <events_ack_interrupt+0x30>)
     d8e:	68da      	ldr	r2, [r3, #12]
     d90:	4310      	orrs	r0, r2
     d92:	60d8      	str	r0, [r3, #12]
	return STATUS_OK;
     d94:	2300      	movs	r3, #0
     d96:	e7ef      	b.n	d78 <events_ack_interrupt+0xc>
     d98:	00000ddd 	.word	0x00000ddd
     d9c:	20000000 	.word	0x20000000

00000da0 <EVSYS_Handler>:

void EVSYS_Handler(void)
{
     da0:	b510      	push	{r4, lr}
	struct events_hook *current_hook = _events_inst.hook_list;
     da2:	4b0c      	ldr	r3, [pc, #48]	; (dd4 <EVSYS_Handler+0x34>)
     da4:	691c      	ldr	r4, [r3, #16]
	uint32_t flag;

	/* Synch the interrupt flag buffer with the hardware register */
	flag = EVSYS->INTFLAG.reg;
     da6:	2184      	movs	r1, #132	; 0x84
     da8:	05c9      	lsls	r1, r1, #23
     daa:	698a      	ldr	r2, [r1, #24]
	_events_inst.interrupt_flag_buffer |= flag;
     dac:	6898      	ldr	r0, [r3, #8]
     dae:	4302      	orrs	r2, r0
     db0:	609a      	str	r2, [r3, #8]
	/* Clear all hardware interrupt flags */
	EVSYS->INTFLAG.reg = _EVENTS_INTFLAGS_MASK;
     db2:	4b09      	ldr	r3, [pc, #36]	; (dd8 <EVSYS_Handler+0x38>)
     db4:	618b      	str	r3, [r1, #24]

	/* Traverse the linked list */
	while (current_hook != NULL) {
     db6:	2c00      	cmp	r4, #0
     db8:	d005      	beq.n	dc6 <EVSYS_Handler+0x26>
		current_hook->hook_func(current_hook->resource);
     dba:	6820      	ldr	r0, [r4, #0]
     dbc:	6863      	ldr	r3, [r4, #4]
     dbe:	4798      	blx	r3
		current_hook = current_hook->next;
     dc0:	68a4      	ldr	r4, [r4, #8]
	while (current_hook != NULL) {
     dc2:	2c00      	cmp	r4, #0
     dc4:	d1f9      	bne.n	dba <EVSYS_Handler+0x1a>
	}

	/* Clear acknowledged interrupt sources from the interrupt flag buffer */
	flag = _events_inst.interrupt_flag_ack_buffer;
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <EVSYS_Handler+0x34>)
     dc8:	68d9      	ldr	r1, [r3, #12]
	_events_inst.interrupt_flag_buffer &= ~flag;
     dca:	689a      	ldr	r2, [r3, #8]
     dcc:	438a      	bics	r2, r1
     dce:	609a      	str	r2, [r3, #8]
}
     dd0:	bd10      	pop	{r4, pc}
     dd2:	46c0      	nop			; (mov r8, r8)
     dd4:	20000000 	.word	0x20000000
     dd8:	0fff0fff 	.word	0x0fff0fff

00000ddc <_events_find_bit_position>:
 */
uint32_t _events_find_bit_position(uint8_t channel, uint8_t start_offset)
{
	uint32_t pos;

	pos = 0x01UL << (start_offset + channel);
     ddc:	1809      	adds	r1, r1, r0
     dde:	2001      	movs	r0, #1
     de0:	4088      	lsls	r0, r1

	return pos;
}
     de2:	4770      	bx	lr

00000de4 <_system_events_init>:
			MCLK->APBCMASK.reg |= mask;
     de4:	4906      	ldr	r1, [pc, #24]	; (e00 <_system_events_init+0x1c>)
     de6:	69cb      	ldr	r3, [r1, #28]
     de8:	2201      	movs	r2, #1
     dea:	4313      	orrs	r3, r2
     dec:	61cb      	str	r3, [r1, #28]
	/* Enable EVSYS register interface */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_EVSYS);
#endif

	/* Make sure the EVSYS module is properly reset */
	EVSYS->CTRLA.reg = EVSYS_CTRLA_SWRST;
     dee:	2384      	movs	r3, #132	; 0x84
     df0:	05db      	lsls	r3, r3, #23
     df2:	701a      	strb	r2, [r3, #0]

	while (EVSYS->CTRLA.reg & EVSYS_CTRLA_SWRST) {
     df4:	0019      	movs	r1, r3
     df6:	780b      	ldrb	r3, [r1, #0]
     df8:	4213      	tst	r3, r2
     dfa:	d1fc      	bne.n	df6 <_system_events_init+0x12>
	}
}
     dfc:	4770      	bx	lr
     dfe:	46c0      	nop			; (mov r8, r8)
     e00:	40000800 	.word	0x40000800

00000e04 <events_get_config_defaults>:
void events_get_config_defaults(struct events_config *config)
{
	/* Check that config is something other than NULL */
	Assert(config);

	config->edge_detect  = EVENTS_EDGE_DETECT_RISING;
     e04:	2301      	movs	r3, #1
     e06:	7003      	strb	r3, [r0, #0]
	config->path         = EVENTS_PATH_SYNCHRONOUS;
     e08:	2300      	movs	r3, #0
     e0a:	7043      	strb	r3, [r0, #1]
	config->generator    = EVSYS_ID_GEN_NONE;
     e0c:	7083      	strb	r3, [r0, #2]
	config->clock_source = GCLK_GENERATOR_0;
     e0e:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     e10:	7103      	strb	r3, [r0, #4]
	config->on_demand    = false;
     e12:	7143      	strb	r3, [r0, #5]
}
     e14:	4770      	bx	lr
	...

00000e18 <events_allocate>:

enum status_code events_allocate(
		struct events_resource *resource,
		struct events_config *config)
{
     e18:	b570      	push	{r4, r5, r6, lr}
     e1a:	b082      	sub	sp, #8
     e1c:	0005      	movs	r5, r0
     e1e:	000e      	movs	r6, r1
	cpu_irq_enter_critical();
     e20:	4b25      	ldr	r3, [pc, #148]	; (eb8 <events_allocate+0xa0>)
     e22:	4798      	blx	r3
	tmp = _events_inst.allocated_channels;
     e24:	4b25      	ldr	r3, [pc, #148]	; (ebc <events_allocate+0xa4>)
     e26:	681b      	ldr	r3, [r3, #0]
		if(!(tmp & 0x00000001)) {
     e28:	07da      	lsls	r2, r3, #31
     e2a:	d50e      	bpl.n	e4a <events_allocate+0x32>
		tmp = tmp >> 1;
     e2c:	085b      	lsrs	r3, r3, #1
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     e2e:	2401      	movs	r4, #1
		if(!(tmp & 0x00000001)) {
     e30:	2201      	movs	r2, #1
     e32:	421a      	tst	r2, r3
     e34:	d00a      	beq.n	e4c <events_allocate+0x34>
		tmp = tmp >> 1;
     e36:	085b      	lsrs	r3, r3, #1
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     e38:	3401      	adds	r4, #1
     e3a:	b2e4      	uxtb	r4, r4
     e3c:	2c0c      	cmp	r4, #12
     e3e:	d1f8      	bne.n	e32 <events_allocate+0x1a>
	cpu_irq_leave_critical();
     e40:	4b1f      	ldr	r3, [pc, #124]	; (ec0 <events_allocate+0xa8>)
     e42:	4798      	blx	r3
	Assert(resource);

	new_channel = _events_find_first_free_channel_and_allocate();

	if(new_channel == EVENTS_INVALID_CHANNEL) {
		return STATUS_ERR_NOT_FOUND;
     e44:	2014      	movs	r0, #20
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
			EVSYS_CHANNEL_EDGSEL(config->edge_detect);

	return STATUS_OK;
}
     e46:	b002      	add	sp, #8
     e48:	bd70      	pop	{r4, r5, r6, pc}
	for(count = 0; count < EVSYS_CHANNELS; ++count) {
     e4a:	2400      	movs	r4, #0
			_events_inst.allocated_channels |= 1 << count;
     e4c:	4a1b      	ldr	r2, [pc, #108]	; (ebc <events_allocate+0xa4>)
     e4e:	6811      	ldr	r1, [r2, #0]
     e50:	2301      	movs	r3, #1
     e52:	40a3      	lsls	r3, r4
     e54:	430b      	orrs	r3, r1
     e56:	6013      	str	r3, [r2, #0]
			_events_inst.free_channels--;
     e58:	7913      	ldrb	r3, [r2, #4]
     e5a:	3b01      	subs	r3, #1
     e5c:	7113      	strb	r3, [r2, #4]
     e5e:	4b18      	ldr	r3, [pc, #96]	; (ec0 <events_allocate+0xa8>)
     e60:	4798      	blx	r3
		return STATUS_ERR_NOT_FOUND;
     e62:	2014      	movs	r0, #20
	if(new_channel == EVENTS_INVALID_CHANNEL) {
     e64:	2cff      	cmp	r4, #255	; 0xff
     e66:	d0ee      	beq.n	e46 <events_allocate+0x2e>
	resource->channel = new_channel;
     e68:	702c      	strb	r4, [r5, #0]
	if (config->path != EVENTS_PATH_ASYNCHRONOUS) {
     e6a:	7873      	ldrb	r3, [r6, #1]
     e6c:	2b02      	cmp	r3, #2
     e6e:	d00a      	beq.n	e86 <events_allocate+0x6e>
		gclk_chan_conf.source_generator =
     e70:	a901      	add	r1, sp, #4
     e72:	78f3      	ldrb	r3, [r6, #3]
     e74:	700b      	strb	r3, [r1, #0]
		system_gclk_chan_set_config(EVSYS_GCLK_ID_0 + new_channel, &gclk_chan_conf);
     e76:	3406      	adds	r4, #6
     e78:	b2e4      	uxtb	r4, r4
     e7a:	0020      	movs	r0, r4
     e7c:	4b11      	ldr	r3, [pc, #68]	; (ec4 <events_allocate+0xac>)
     e7e:	4798      	blx	r3
		system_gclk_chan_enable(EVSYS_GCLK_ID_0 + new_channel);
     e80:	0020      	movs	r0, r4
     e82:	4b11      	ldr	r3, [pc, #68]	; (ec8 <events_allocate+0xb0>)
     e84:	4798      	blx	r3
	resource->channel_reg = EVSYS_CHANNEL_EVGEN(config->generator)           |
     e86:	78b2      	ldrb	r2, [r6, #2]
     e88:	237f      	movs	r3, #127	; 0x7f
     e8a:	4013      	ands	r3, r2
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     e8c:	7932      	ldrb	r2, [r6, #4]
     e8e:	0392      	lsls	r2, r2, #14
     e90:	4313      	orrs	r3, r2
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
     e92:	7972      	ldrb	r2, [r6, #5]
     e94:	03d2      	lsls	r2, r2, #15
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     e96:	4313      	orrs	r3, r2
			EVSYS_CHANNEL_PATH(config->path)                                 |
     e98:	7872      	ldrb	r2, [r6, #1]
     e9a:	0212      	lsls	r2, r2, #8
     e9c:	21c0      	movs	r1, #192	; 0xc0
     e9e:	0089      	lsls	r1, r1, #2
     ea0:	400a      	ands	r2, r1
			((uint32_t)config->run_in_standby << EVSYS_CHANNEL_RUNSTDBY_Pos) |
     ea2:	4313      	orrs	r3, r2
			EVSYS_CHANNEL_EDGSEL(config->edge_detect);
     ea4:	7832      	ldrb	r2, [r6, #0]
     ea6:	0292      	lsls	r2, r2, #10
     ea8:	21c0      	movs	r1, #192	; 0xc0
     eaa:	0109      	lsls	r1, r1, #4
     eac:	400a      	ands	r2, r1
			((uint32_t)config->on_demand << EVSYS_CHANNEL_ONDEMAND_Pos) |
     eae:	4313      	orrs	r3, r2
	resource->channel_reg = EVSYS_CHANNEL_EVGEN(config->generator)           |
     eb0:	606b      	str	r3, [r5, #4]
	return STATUS_OK;
     eb2:	2000      	movs	r0, #0
     eb4:	e7c7      	b.n	e46 <events_allocate+0x2e>
     eb6:	46c0      	nop			; (mov r8, r8)
     eb8:	00000f05 	.word	0x00000f05
     ebc:	20000000 	.word	0x20000000
     ec0:	00000f45 	.word	0x00000f45
     ec4:	000024cd 	.word	0x000024cd
     ec8:	0000245d 	.word	0x0000245d

00000ecc <events_is_busy>:

bool events_is_busy(struct events_resource *resource)
{
	Assert(resource);

	return EVSYS->CHSTATUS.reg & (_events_find_bit_position(resource->channel,
     ecc:	2384      	movs	r3, #132	; 0x84
     ece:	05db      	lsls	r3, r3, #23
     ed0:	68db      	ldr	r3, [r3, #12]
	pos = 0x01UL << (start_offset + channel);
     ed2:	7802      	ldrb	r2, [r0, #0]
     ed4:	3210      	adds	r2, #16
     ed6:	2001      	movs	r0, #1
     ed8:	4090      	lsls	r0, r2
	return EVSYS->CHSTATUS.reg & (_events_find_bit_position(resource->channel,
     eda:	4018      	ands	r0, r3
     edc:	1e43      	subs	r3, r0, #1
     ede:	4198      	sbcs	r0, r3
     ee0:	b2c0      	uxtb	r0, r0
			_EVENTS_START_OFFSET_BUSY_BITS));
}
     ee2:	4770      	bx	lr

00000ee4 <events_attach_user>:
enum status_code events_attach_user(struct events_resource *resource, uint8_t user_id)
{
	Assert(resource);

	/* First configure user multiplexer: channel number is n + 1 */
	EVSYS->USER[user_id].reg = EVSYS_USER_CHANNEL(resource->channel + 1);
     ee4:	7802      	ldrb	r2, [r0, #0]
     ee6:	3201      	adds	r2, #1
     ee8:	231f      	movs	r3, #31
     eea:	4013      	ands	r3, r2
     eec:	2284      	movs	r2, #132	; 0x84
     eee:	05d2      	lsls	r2, r2, #23
     ef0:	3120      	adds	r1, #32
     ef2:	0089      	lsls	r1, r1, #2
     ef4:	508b      	str	r3, [r1, r2]

	/* Then configure the channel */
	EVSYS->CHANNEL[resource->channel].reg = resource->channel_reg;
     ef6:	7803      	ldrb	r3, [r0, #0]
     ef8:	6841      	ldr	r1, [r0, #4]
     efa:	3308      	adds	r3, #8
     efc:	009b      	lsls	r3, r3, #2
     efe:	5099      	str	r1, [r3, r2]

	return STATUS_OK;
}
     f00:	2000      	movs	r0, #0
     f02:	4770      	bx	lr

00000f04 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     f04:	4b0c      	ldr	r3, [pc, #48]	; (f38 <cpu_irq_enter_critical+0x34>)
     f06:	681b      	ldr	r3, [r3, #0]
     f08:	2b00      	cmp	r3, #0
     f0a:	d106      	bne.n	f1a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     f0c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     f10:	2b00      	cmp	r3, #0
     f12:	d007      	beq.n	f24 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     f14:	2200      	movs	r2, #0
     f16:	4b09      	ldr	r3, [pc, #36]	; (f3c <cpu_irq_enter_critical+0x38>)
     f18:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     f1a:	4a07      	ldr	r2, [pc, #28]	; (f38 <cpu_irq_enter_critical+0x34>)
     f1c:	6813      	ldr	r3, [r2, #0]
     f1e:	3301      	adds	r3, #1
     f20:	6013      	str	r3, [r2, #0]
}
     f22:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     f24:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     f26:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     f2a:	2200      	movs	r2, #0
     f2c:	4b04      	ldr	r3, [pc, #16]	; (f40 <cpu_irq_enter_critical+0x3c>)
     f2e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     f30:	3201      	adds	r2, #1
     f32:	4b02      	ldr	r3, [pc, #8]	; (f3c <cpu_irq_enter_critical+0x38>)
     f34:	701a      	strb	r2, [r3, #0]
     f36:	e7f0      	b.n	f1a <cpu_irq_enter_critical+0x16>
     f38:	200000b4 	.word	0x200000b4
     f3c:	200000b8 	.word	0x200000b8
     f40:	20000014 	.word	0x20000014

00000f44 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     f44:	4b08      	ldr	r3, [pc, #32]	; (f68 <cpu_irq_leave_critical+0x24>)
     f46:	681a      	ldr	r2, [r3, #0]
     f48:	3a01      	subs	r2, #1
     f4a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     f4c:	681b      	ldr	r3, [r3, #0]
     f4e:	2b00      	cmp	r3, #0
     f50:	d109      	bne.n	f66 <cpu_irq_leave_critical+0x22>
     f52:	4b06      	ldr	r3, [pc, #24]	; (f6c <cpu_irq_leave_critical+0x28>)
     f54:	781b      	ldrb	r3, [r3, #0]
     f56:	2b00      	cmp	r3, #0
     f58:	d005      	beq.n	f66 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     f5a:	2201      	movs	r2, #1
     f5c:	4b04      	ldr	r3, [pc, #16]	; (f70 <cpu_irq_leave_critical+0x2c>)
     f5e:	701a      	strb	r2, [r3, #0]
     f60:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     f64:	b662      	cpsie	i
	}
}
     f66:	4770      	bx	lr
     f68:	200000b4 	.word	0x200000b4
     f6c:	200000b8 	.word	0x200000b8
     f70:	20000014 	.word	0x20000014

00000f74 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     f74:	b5f0      	push	{r4, r5, r6, r7, lr}
     f76:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     f78:	ac01      	add	r4, sp, #4
     f7a:	2501      	movs	r5, #1
     f7c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     f7e:	2700      	movs	r7, #0
     f80:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     f82:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     f84:	0021      	movs	r1, r4
     f86:	200f      	movs	r0, #15
     f88:	4e06      	ldr	r6, [pc, #24]	; (fa4 <system_board_init+0x30>)
     f8a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     f8c:	2280      	movs	r2, #128	; 0x80
     f8e:	0212      	lsls	r2, r2, #8
     f90:	2382      	movs	r3, #130	; 0x82
     f92:	05db      	lsls	r3, r3, #23
     f94:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     f96:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     f98:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     f9a:	0021      	movs	r1, r4
     f9c:	201c      	movs	r0, #28
     f9e:	47b0      	blx	r6
}
     fa0:	b003      	add	sp, #12
     fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fa4:	0000148d 	.word	0x0000148d

00000fa8 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
     fa8:	6803      	ldr	r3, [r0, #0]
     faa:	4a0a      	ldr	r2, [pc, #40]	; (fd4 <_can_enable_peripheral_clock+0x2c>)
     fac:	4293      	cmp	r3, r2
     fae:	d003      	beq.n	fb8 <_can_enable_peripheral_clock+0x10>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
     fb0:	4a09      	ldr	r2, [pc, #36]	; (fd8 <_can_enable_peripheral_clock+0x30>)
     fb2:	4293      	cmp	r3, r2
     fb4:	d007      	beq.n	fc6 <_can_enable_peripheral_clock+0x1e>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
     fb6:	4770      	bx	lr
	MCLK->AHBMASK.reg |= ahb_mask;
     fb8:	4a08      	ldr	r2, [pc, #32]	; (fdc <_can_enable_peripheral_clock+0x34>)
     fba:	6911      	ldr	r1, [r2, #16]
     fbc:	2380      	movs	r3, #128	; 0x80
     fbe:	005b      	lsls	r3, r3, #1
     fc0:	430b      	orrs	r3, r1
     fc2:	6113      	str	r3, [r2, #16]
     fc4:	e7f7      	b.n	fb6 <_can_enable_peripheral_clock+0xe>
     fc6:	4a05      	ldr	r2, [pc, #20]	; (fdc <_can_enable_peripheral_clock+0x34>)
     fc8:	6911      	ldr	r1, [r2, #16]
     fca:	2380      	movs	r3, #128	; 0x80
     fcc:	009b      	lsls	r3, r3, #2
     fce:	430b      	orrs	r3, r1
     fd0:	6113      	str	r3, [r2, #16]
     fd2:	e7f0      	b.n	fb6 <_can_enable_peripheral_clock+0xe>
     fd4:	42001c00 	.word	0x42001c00
     fd8:	42002000 	.word	0x42002000
     fdc:	40000800 	.word	0x40000800

00000fe0 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
     fe0:	b570      	push	{r4, r5, r6, lr}
     fe2:	000c      	movs	r4, r1
     fe4:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     fe6:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
     fe8:	4ba3      	ldr	r3, [pc, #652]	; (1278 <can_init+0x298>)
     fea:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     fec:	4ba3      	ldr	r3, [pc, #652]	; (127c <can_init+0x29c>)
     fee:	2200      	movs	r2, #0
     ff0:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     ff2:	782a      	ldrb	r2, [r5, #0]
     ff4:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
     ff6:	4ba2      	ldr	r3, [pc, #648]	; (1280 <can_init+0x2a0>)
     ff8:	429c      	cmp	r4, r3
     ffa:	d100      	bne.n	ffe <can_init+0x1e>
     ffc:	e0c6      	b.n	118c <can_init+0x1ac>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
     ffe:	4ba1      	ldr	r3, [pc, #644]	; (1284 <can_init+0x2a4>)
    1000:	429c      	cmp	r4, r3
    1002:	d100      	bne.n	1006 <can_init+0x26>
    1004:	e0fd      	b.n	1202 <can_init+0x222>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    1006:	69a3      	ldr	r3, [r4, #24]
    1008:	2202      	movs	r2, #2
    100a:	4313      	orrs	r3, r2
    100c:	61a3      	str	r3, [r4, #24]
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    100e:	2300      	movs	r3, #0
    1010:	22bc      	movs	r2, #188	; 0xbc
    1012:	50a3      	str	r3, [r4, r2]
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    1014:	320c      	adds	r2, #12
    1016:	50a3      	str	r3, [r4, r2]
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    1018:	4b9b      	ldr	r3, [pc, #620]	; (1288 <can_init+0x2a8>)
    101a:	61e3      	str	r3, [r4, #28]
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    101c:	4b9b      	ldr	r3, [pc, #620]	; (128c <can_init+0x2ac>)
    101e:	60e3      	str	r3, [r4, #12]
	if (config->tdc_enable) {
    1020:	7bab      	ldrb	r3, [r5, #14]
    1022:	2b00      	cmp	r3, #0
    1024:	d004      	beq.n	1030 <can_init+0x50>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    1026:	68e2      	ldr	r2, [r4, #12]
    1028:	2380      	movs	r3, #128	; 0x80
    102a:	041b      	lsls	r3, r3, #16
    102c:	4313      	orrs	r3, r2
    102e:	60e3      	str	r3, [r4, #12]
	if (config->run_in_standby) {
    1030:	786b      	ldrb	r3, [r5, #1]
    1032:	2b00      	cmp	r3, #0
    1034:	d003      	beq.n	103e <can_init+0x5e>
		hw->MRCFG.reg |= 0x01<<6;
    1036:	68a3      	ldr	r3, [r4, #8]
    1038:	2240      	movs	r2, #64	; 0x40
    103a:	4313      	orrs	r3, r2
    103c:	60a3      	str	r3, [r4, #8]
	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    103e:	6962      	ldr	r2, [r4, #20]
    1040:	78ab      	ldrb	r3, [r5, #2]
    1042:	4313      	orrs	r3, r2
    1044:	6163      	str	r3, [r4, #20]
	if (config->transmit_pause) {
    1046:	78eb      	ldrb	r3, [r5, #3]
    1048:	2b00      	cmp	r3, #0
    104a:	d004      	beq.n	1056 <can_init+0x76>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    104c:	69a2      	ldr	r2, [r4, #24]
    104e:	2380      	movs	r3, #128	; 0x80
    1050:	01db      	lsls	r3, r3, #7
    1052:	4313      	orrs	r3, r2
    1054:	61a3      	str	r3, [r4, #24]
	if (config->edge_filtering) {
    1056:	792b      	ldrb	r3, [r5, #4]
    1058:	2b00      	cmp	r3, #0
    105a:	d004      	beq.n	1066 <can_init+0x86>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    105c:	69a2      	ldr	r2, [r4, #24]
    105e:	2380      	movs	r3, #128	; 0x80
    1060:	019b      	lsls	r3, r3, #6
    1062:	4313      	orrs	r3, r2
    1064:	61a3      	str	r3, [r4, #24]
	if (config->protocol_exception_handling) {
    1066:	796b      	ldrb	r3, [r5, #5]
    1068:	2b00      	cmp	r3, #0
    106a:	d004      	beq.n	1076 <can_init+0x96>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    106c:	69a2      	ldr	r2, [r4, #24]
    106e:	2380      	movs	r3, #128	; 0x80
    1070:	015b      	lsls	r3, r3, #5
    1072:	4313      	orrs	r3, r2
    1074:	61a3      	str	r3, [r4, #24]
	if (!config->automatic_retransmission) {
    1076:	79ab      	ldrb	r3, [r5, #6]
    1078:	2b00      	cmp	r3, #0
    107a:	d103      	bne.n	1084 <can_init+0xa4>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    107c:	69a3      	ldr	r3, [r4, #24]
    107e:	2240      	movs	r2, #64	; 0x40
    1080:	4313      	orrs	r3, r2
    1082:	61a3      	str	r3, [r4, #24]
	if (config->clock_stop_request) {
    1084:	79eb      	ldrb	r3, [r5, #7]
    1086:	2b00      	cmp	r3, #0
    1088:	d003      	beq.n	1092 <can_init+0xb2>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    108a:	69a3      	ldr	r3, [r4, #24]
    108c:	2210      	movs	r2, #16
    108e:	4313      	orrs	r3, r2
    1090:	61a3      	str	r3, [r4, #24]
	if (config->clock_stop_acknowledge) {
    1092:	7a2b      	ldrb	r3, [r5, #8]
    1094:	2b00      	cmp	r3, #0
    1096:	d003      	beq.n	10a0 <can_init+0xc0>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    1098:	69a3      	ldr	r3, [r4, #24]
    109a:	2208      	movs	r2, #8
    109c:	4313      	orrs	r3, r2
    109e:	61a3      	str	r3, [r4, #24]
	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    10a0:	7a6b      	ldrb	r3, [r5, #9]
    10a2:	041b      	lsls	r3, r3, #16
    10a4:	22f0      	movs	r2, #240	; 0xf0
    10a6:	0312      	lsls	r2, r2, #12
    10a8:	4013      	ands	r3, r2
    10aa:	2201      	movs	r2, #1
    10ac:	4313      	orrs	r3, r2
    10ae:	6223      	str	r3, [r4, #32]
			config->timeout_mode | config->timeout_enable;
    10b0:	7b2b      	ldrb	r3, [r5, #12]
    10b2:	7b6a      	ldrb	r2, [r5, #13]
    10b4:	4313      	orrs	r3, r2
	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    10b6:	896a      	ldrh	r2, [r5, #10]
    10b8:	0412      	lsls	r2, r2, #16
			config->timeout_mode | config->timeout_enable;
    10ba:	4313      	orrs	r3, r2
	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    10bc:	62a3      	str	r3, [r4, #40]	; 0x28
	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    10be:	7beb      	ldrb	r3, [r5, #15]
    10c0:	021b      	lsls	r3, r3, #8
    10c2:	22fe      	movs	r2, #254	; 0xfe
    10c4:	01d2      	lsls	r2, r2, #7
    10c6:	4013      	ands	r3, r2
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);
    10c8:	7c29      	ldrb	r1, [r5, #16]
    10ca:	227f      	movs	r2, #127	; 0x7f
    10cc:	400a      	ands	r2, r1
	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    10ce:	4313      	orrs	r3, r2
    10d0:	64a3      	str	r3, [r4, #72]	; 0x48
	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    10d2:	7c6a      	ldrb	r2, [r5, #17]
    10d4:	0112      	lsls	r2, r2, #4
    10d6:	2330      	movs	r3, #48	; 0x30
    10d8:	4013      	ands	r3, r2
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
    10da:	7ca9      	ldrb	r1, [r5, #18]
    10dc:	0089      	lsls	r1, r1, #2
    10de:	220c      	movs	r2, #12
    10e0:	400a      	ands	r2, r1
	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    10e2:	4313      	orrs	r3, r2
    10e4:	2280      	movs	r2, #128	; 0x80
    10e6:	50a3      	str	r3, [r4, r2]
	if (config->remote_frames_standard_reject) {
    10e8:	7ceb      	ldrb	r3, [r5, #19]
    10ea:	2b00      	cmp	r3, #0
    10ec:	d003      	beq.n	10f6 <can_init+0x116>
		hw->GFC.reg |= CAN_GFC_RRFS;
    10ee:	58a3      	ldr	r3, [r4, r2]
    10f0:	2102      	movs	r1, #2
    10f2:	430b      	orrs	r3, r1
    10f4:	50a3      	str	r3, [r4, r2]
	if (config->remote_frames_extended_reject) {
    10f6:	7d2b      	ldrb	r3, [r5, #20]
    10f8:	2b00      	cmp	r3, #0
    10fa:	d004      	beq.n	1106 <can_init+0x126>
		hw->GFC.reg |= CAN_GFC_RRFE;
    10fc:	2280      	movs	r2, #128	; 0x80
    10fe:	58a3      	ldr	r3, [r4, r2]
    1100:	2101      	movs	r1, #1
    1102:	430b      	orrs	r3, r1
    1104:	50a3      	str	r3, [r4, r2]
	hw->XIDAM.reg = config->extended_id_mask;
    1106:	2390      	movs	r3, #144	; 0x90
    1108:	69aa      	ldr	r2, [r5, #24]
    110a:	50e2      	str	r2, [r4, r3]
	if (config->rx_fifo_0_overwrite) {
    110c:	7f2b      	ldrb	r3, [r5, #28]
    110e:	2b00      	cmp	r3, #0
    1110:	d005      	beq.n	111e <can_init+0x13e>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    1112:	22a0      	movs	r2, #160	; 0xa0
    1114:	58a1      	ldr	r1, [r4, r2]
    1116:	2380      	movs	r3, #128	; 0x80
    1118:	061b      	lsls	r3, r3, #24
    111a:	430b      	orrs	r3, r1
    111c:	50a3      	str	r3, [r4, r2]
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    111e:	22a0      	movs	r2, #160	; 0xa0
    1120:	58a1      	ldr	r1, [r4, r2]
    1122:	7f6b      	ldrb	r3, [r5, #29]
    1124:	061b      	lsls	r3, r3, #24
    1126:	20fe      	movs	r0, #254	; 0xfe
    1128:	05c0      	lsls	r0, r0, #23
    112a:	4003      	ands	r3, r0
    112c:	430b      	orrs	r3, r1
    112e:	50a3      	str	r3, [r4, r2]
	if (config->rx_fifo_1_overwrite) {
    1130:	7fab      	ldrb	r3, [r5, #30]
    1132:	2b00      	cmp	r3, #0
    1134:	d005      	beq.n	1142 <can_init+0x162>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    1136:	3210      	adds	r2, #16
    1138:	58a1      	ldr	r1, [r4, r2]
    113a:	2380      	movs	r3, #128	; 0x80
    113c:	061b      	lsls	r3, r3, #24
    113e:	430b      	orrs	r3, r1
    1140:	50a3      	str	r3, [r4, r2]
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    1142:	22b0      	movs	r2, #176	; 0xb0
    1144:	58a1      	ldr	r1, [r4, r2]
    1146:	7feb      	ldrb	r3, [r5, #31]
    1148:	061b      	lsls	r3, r3, #24
    114a:	20fe      	movs	r0, #254	; 0xfe
    114c:	05c0      	lsls	r0, r0, #23
    114e:	4003      	ands	r3, r0
    1150:	430b      	orrs	r3, r1
    1152:	50a3      	str	r3, [r4, r2]
	if (config->tx_queue_mode) {
    1154:	2320      	movs	r3, #32
    1156:	5ceb      	ldrb	r3, [r5, r3]
    1158:	2b00      	cmp	r3, #0
    115a:	d005      	beq.n	1168 <can_init+0x188>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    115c:	3210      	adds	r2, #16
    115e:	58a1      	ldr	r1, [r4, r2]
    1160:	2380      	movs	r3, #128	; 0x80
    1162:	05db      	lsls	r3, r3, #23
    1164:	430b      	orrs	r3, r1
    1166:	50a3      	str	r3, [r4, r2]
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    1168:	22f0      	movs	r2, #240	; 0xf0
    116a:	58a1      	ldr	r1, [r4, r2]
    116c:	2321      	movs	r3, #33	; 0x21
    116e:	5ceb      	ldrb	r3, [r5, r3]
    1170:	061b      	lsls	r3, r3, #24
    1172:	20fc      	movs	r0, #252	; 0xfc
    1174:	0580      	lsls	r0, r0, #22
    1176:	4003      	ands	r3, r0
    1178:	430b      	orrs	r3, r1
    117a:	50a3      	str	r3, [r4, r2]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    117c:	2303      	movs	r3, #3
    117e:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    1180:	3b04      	subs	r3, #4
    1182:	3a10      	subs	r2, #16
    1184:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    1186:	3204      	adds	r2, #4
    1188:	50a3      	str	r3, [r4, r2]
}
    118a:	bd70      	pop	{r4, r5, r6, pc}
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    118c:	493b      	ldr	r1, [pc, #236]	; (127c <can_init+0x29c>)
    118e:	201a      	movs	r0, #26
    1190:	4b3f      	ldr	r3, [pc, #252]	; (1290 <can_init+0x2b0>)
    1192:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    1194:	201a      	movs	r0, #26
    1196:	4b3f      	ldr	r3, [pc, #252]	; (1294 <can_init+0x2b4>)
    1198:	4798      	blx	r3
	hw->CCCR.reg |= CAN_CCCR_CCE;
    119a:	4b39      	ldr	r3, [pc, #228]	; (1280 <can_init+0x2a0>)
    119c:	699a      	ldr	r2, [r3, #24]
    119e:	2102      	movs	r1, #2
    11a0:	430a      	orrs	r2, r1
    11a2:	619a      	str	r2, [r3, #24]
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    11a4:	4a3c      	ldr	r2, [pc, #240]	; (1298 <can_init+0x2b8>)
    11a6:	0412      	lsls	r2, r2, #16
    11a8:	0c12      	lsrs	r2, r2, #16
    11aa:	2180      	movs	r1, #128	; 0x80
    11ac:	02c9      	lsls	r1, r1, #11
    11ae:	430a      	orrs	r2, r1
    11b0:	2084      	movs	r0, #132	; 0x84
    11b2:	501a      	str	r2, [r3, r0]
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    11b4:	4a39      	ldr	r2, [pc, #228]	; (129c <can_init+0x2bc>)
    11b6:	0412      	lsls	r2, r2, #16
    11b8:	0c12      	lsrs	r2, r2, #16
    11ba:	2080      	movs	r0, #128	; 0x80
    11bc:	0280      	lsls	r0, r0, #10
    11be:	4302      	orrs	r2, r0
    11c0:	2088      	movs	r0, #136	; 0x88
    11c2:	501a      	str	r2, [r3, r0]
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    11c4:	4a36      	ldr	r2, [pc, #216]	; (12a0 <can_init+0x2c0>)
    11c6:	0412      	lsls	r2, r2, #16
    11c8:	0c12      	lsrs	r2, r2, #16
    11ca:	430a      	orrs	r2, r1
    11cc:	3018      	adds	r0, #24
    11ce:	501a      	str	r2, [r3, r0]
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    11d0:	4a34      	ldr	r2, [pc, #208]	; (12a4 <can_init+0x2c4>)
    11d2:	0412      	lsls	r2, r2, #16
    11d4:	0c12      	lsrs	r2, r2, #16
    11d6:	430a      	orrs	r2, r1
    11d8:	3010      	adds	r0, #16
    11da:	501a      	str	r2, [r3, r0]
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    11dc:	4a32      	ldr	r2, [pc, #200]	; (12a8 <can_init+0x2c8>)
    11de:	0412      	lsls	r2, r2, #16
    11e0:	0c12      	lsrs	r2, r2, #16
    11e2:	3804      	subs	r0, #4
    11e4:	501a      	str	r2, [r3, r0]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    11e6:	4a31      	ldr	r2, [pc, #196]	; (12ac <can_init+0x2cc>)
    11e8:	0412      	lsls	r2, r2, #16
    11ea:	0c12      	lsrs	r2, r2, #16
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    11ec:	4830      	ldr	r0, [pc, #192]	; (12b0 <can_init+0x2d0>)
    11ee:	4302      	orrs	r2, r0
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    11f0:	20c0      	movs	r0, #192	; 0xc0
    11f2:	501a      	str	r2, [r3, r0]
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    11f4:	4a2f      	ldr	r2, [pc, #188]	; (12b4 <can_init+0x2d4>)
    11f6:	0412      	lsls	r2, r2, #16
    11f8:	0c12      	lsrs	r2, r2, #16
    11fa:	4311      	orrs	r1, r2
    11fc:	22f0      	movs	r2, #240	; 0xf0
    11fe:	5099      	str	r1, [r3, r2]
    1200:	e705      	b.n	100e <can_init+0x2e>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    1202:	491e      	ldr	r1, [pc, #120]	; (127c <can_init+0x29c>)
    1204:	201b      	movs	r0, #27
    1206:	4b22      	ldr	r3, [pc, #136]	; (1290 <can_init+0x2b0>)
    1208:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    120a:	201b      	movs	r0, #27
    120c:	4b21      	ldr	r3, [pc, #132]	; (1294 <can_init+0x2b4>)
    120e:	4798      	blx	r3
	hw->CCCR.reg |= CAN_CCCR_CCE;
    1210:	4b1c      	ldr	r3, [pc, #112]	; (1284 <can_init+0x2a4>)
    1212:	699a      	ldr	r2, [r3, #24]
    1214:	2102      	movs	r1, #2
    1216:	430a      	orrs	r2, r1
    1218:	619a      	str	r2, [r3, #24]
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    121a:	4a27      	ldr	r2, [pc, #156]	; (12b8 <can_init+0x2d8>)
    121c:	0412      	lsls	r2, r2, #16
    121e:	0c12      	lsrs	r2, r2, #16
    1220:	2180      	movs	r1, #128	; 0x80
    1222:	02c9      	lsls	r1, r1, #11
    1224:	430a      	orrs	r2, r1
    1226:	2084      	movs	r0, #132	; 0x84
    1228:	501a      	str	r2, [r3, r0]
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    122a:	4a24      	ldr	r2, [pc, #144]	; (12bc <can_init+0x2dc>)
    122c:	0412      	lsls	r2, r2, #16
    122e:	0c12      	lsrs	r2, r2, #16
    1230:	2080      	movs	r0, #128	; 0x80
    1232:	0280      	lsls	r0, r0, #10
    1234:	4302      	orrs	r2, r0
    1236:	2088      	movs	r0, #136	; 0x88
    1238:	501a      	str	r2, [r3, r0]
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    123a:	4a21      	ldr	r2, [pc, #132]	; (12c0 <can_init+0x2e0>)
    123c:	0412      	lsls	r2, r2, #16
    123e:	0c12      	lsrs	r2, r2, #16
    1240:	430a      	orrs	r2, r1
    1242:	3018      	adds	r0, #24
    1244:	501a      	str	r2, [r3, r0]
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    1246:	4a1f      	ldr	r2, [pc, #124]	; (12c4 <can_init+0x2e4>)
    1248:	0412      	lsls	r2, r2, #16
    124a:	0c12      	lsrs	r2, r2, #16
    124c:	430a      	orrs	r2, r1
    124e:	3010      	adds	r0, #16
    1250:	501a      	str	r2, [r3, r0]
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    1252:	4a1d      	ldr	r2, [pc, #116]	; (12c8 <can_init+0x2e8>)
    1254:	0412      	lsls	r2, r2, #16
    1256:	0c12      	lsrs	r2, r2, #16
    1258:	3804      	subs	r0, #4
    125a:	501a      	str	r2, [r3, r0]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    125c:	4a1b      	ldr	r2, [pc, #108]	; (12cc <can_init+0x2ec>)
    125e:	0412      	lsls	r2, r2, #16
    1260:	0c12      	lsrs	r2, r2, #16
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    1262:	4813      	ldr	r0, [pc, #76]	; (12b0 <can_init+0x2d0>)
    1264:	4302      	orrs	r2, r0
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    1266:	20c0      	movs	r0, #192	; 0xc0
    1268:	501a      	str	r2, [r3, r0]
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    126a:	4a19      	ldr	r2, [pc, #100]	; (12d0 <can_init+0x2f0>)
    126c:	0412      	lsls	r2, r2, #16
    126e:	0c12      	lsrs	r2, r2, #16
    1270:	4311      	orrs	r1, r2
    1272:	22f0      	movs	r2, #240	; 0xf0
    1274:	5099      	str	r1, [r3, r2]
    1276:	e6ca      	b.n	100e <can_init+0x2e>
    1278:	00000fa9 	.word	0x00000fa9
    127c:	20000484 	.word	0x20000484
    1280:	42001c00 	.word	0x42001c00
    1284:	42002000 	.word	0x42002000
    1288:	06050a03 	.word	0x06050a03
    128c:	00000a33 	.word	0x00000a33
    1290:	000024cd 	.word	0x000024cd
    1294:	0000245d 	.word	0x0000245d
    1298:	2000018c 	.word	0x2000018c
    129c:	200000fc 	.word	0x200000fc
    12a0:	2000010c 	.word	0x2000010c
    12a4:	2000014c 	.word	0x2000014c
    12a8:	200000bc 	.word	0x200000bc
    12ac:	2000019c 	.word	0x2000019c
    12b0:	02020000 	.word	0x02020000
    12b4:	200001dc 	.word	0x200001dc
    12b8:	200002cc 	.word	0x200002cc
    12bc:	2000023c 	.word	0x2000023c
    12c0:	2000024c 	.word	0x2000024c
    12c4:	2000028c 	.word	0x2000028c
    12c8:	200001fc 	.word	0x200001fc
    12cc:	200002dc 	.word	0x200002dc
    12d0:	2000031c 	.word	0x2000031c

000012d4 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    12d4:	6802      	ldr	r2, [r0, #0]
    12d6:	6993      	ldr	r3, [r2, #24]
    12d8:	2101      	movs	r1, #1
    12da:	438b      	bics	r3, r1
    12dc:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    12de:	6801      	ldr	r1, [r0, #0]
    12e0:	2201      	movs	r2, #1
    12e2:	698b      	ldr	r3, [r1, #24]
    12e4:	421a      	tst	r2, r3
    12e6:	d1fc      	bne.n	12e2 <can_start+0xe>
}
    12e8:	4770      	bx	lr
	...

000012ec <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    12ec:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    12ee:	6803      	ldr	r3, [r0, #0]
    12f0:	4809      	ldr	r0, [pc, #36]	; (1318 <can_set_rx_standard_filter+0x2c>)
    12f2:	4283      	cmp	r3, r0
    12f4:	d004      	beq.n	1300 <can_set_rx_standard_filter+0x14>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    12f6:	4c09      	ldr	r4, [pc, #36]	; (131c <can_set_rx_standard_filter+0x30>)
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    12f8:	2017      	movs	r0, #23
	} else if (module_inst->hw == CAN1) {
    12fa:	42a3      	cmp	r3, r4
    12fc:	d006      	beq.n	130c <can_set_rx_standard_filter+0x20>
}
    12fe:	bd10      	pop	{r4, pc}
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    1300:	6809      	ldr	r1, [r1, #0]
    1302:	0092      	lsls	r2, r2, #2
    1304:	4b06      	ldr	r3, [pc, #24]	; (1320 <can_set_rx_standard_filter+0x34>)
    1306:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    1308:	2000      	movs	r0, #0
    130a:	e7f8      	b.n	12fe <can_set_rx_standard_filter+0x12>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    130c:	6809      	ldr	r1, [r1, #0]
    130e:	0092      	lsls	r2, r2, #2
    1310:	4b04      	ldr	r3, [pc, #16]	; (1324 <can_set_rx_standard_filter+0x38>)
    1312:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    1314:	2000      	movs	r0, #0
    1316:	e7f2      	b.n	12fe <can_set_rx_standard_filter+0x12>
    1318:	42001c00 	.word	0x42001c00
    131c:	42002000 	.word	0x42002000
    1320:	2000018c 	.word	0x2000018c
    1324:	200002cc 	.word	0x200002cc

00001328 <can_get_rx_buffer_element>:
}

enum status_code can_get_rx_buffer_element(
		struct can_module *const module_inst,
		struct can_rx_element_buffer *rx_element, uint32_t index)
{
    1328:	b570      	push	{r4, r5, r6, lr}
    132a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    132c:	6803      	ldr	r3, [r0, #0]
    132e:	4c0d      	ldr	r4, [pc, #52]	; (1364 <can_get_rx_buffer_element+0x3c>)
    1330:	42a3      	cmp	r3, r4
    1332:	d004      	beq.n	133e <can_get_rx_buffer_element+0x16>
		memcpy(rx_element, &can0_rx_buffer[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    1334:	4c0c      	ldr	r4, [pc, #48]	; (1368 <can_get_rx_buffer_element+0x40>)
		memcpy(rx_element, &can1_rx_buffer[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    1336:	2017      	movs	r0, #23
	} else if (module_inst->hw == CAN1) {
    1338:	42a3      	cmp	r3, r4
    133a:	d009      	beq.n	1350 <can_get_rx_buffer_element+0x28>
}
    133c:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(rx_element, &can0_rx_buffer[index], sizeof(struct can_rx_element_buffer));
    133e:	0112      	lsls	r2, r2, #4
    1340:	490a      	ldr	r1, [pc, #40]	; (136c <can_get_rx_buffer_element+0x44>)
    1342:	1889      	adds	r1, r1, r2
    1344:	2210      	movs	r2, #16
    1346:	0028      	movs	r0, r5
    1348:	4b09      	ldr	r3, [pc, #36]	; (1370 <can_get_rx_buffer_element+0x48>)
    134a:	4798      	blx	r3
		return STATUS_OK;
    134c:	2000      	movs	r0, #0
    134e:	e7f5      	b.n	133c <can_get_rx_buffer_element+0x14>
		memcpy(rx_element, &can1_rx_buffer[index], sizeof(struct can_rx_element_buffer));
    1350:	0112      	lsls	r2, r2, #4
    1352:	4908      	ldr	r1, [pc, #32]	; (1374 <can_get_rx_buffer_element+0x4c>)
    1354:	1889      	adds	r1, r1, r2
    1356:	2210      	movs	r2, #16
    1358:	0028      	movs	r0, r5
    135a:	4b05      	ldr	r3, [pc, #20]	; (1370 <can_get_rx_buffer_element+0x48>)
    135c:	4798      	blx	r3
		return STATUS_OK;
    135e:	2000      	movs	r0, #0
    1360:	e7ec      	b.n	133c <can_get_rx_buffer_element+0x14>
    1362:	46c0      	nop			; (mov r8, r8)
    1364:	42001c00 	.word	0x42001c00
    1368:	42002000 	.word	0x42002000
    136c:	200000bc 	.word	0x200000bc
    1370:	00003ab9 	.word	0x00003ab9
    1374:	200001fc 	.word	0x200001fc

00001378 <can_get_rx_fifo_0_element>:

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    1378:	b570      	push	{r4, r5, r6, lr}
    137a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    137c:	6803      	ldr	r3, [r0, #0]
    137e:	4c0d      	ldr	r4, [pc, #52]	; (13b4 <can_get_rx_fifo_0_element+0x3c>)
    1380:	42a3      	cmp	r3, r4
    1382:	d004      	beq.n	138e <can_get_rx_fifo_0_element+0x16>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    1384:	4c0c      	ldr	r4, [pc, #48]	; (13b8 <can_get_rx_fifo_0_element+0x40>)
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    1386:	2017      	movs	r0, #23
	} else if (module_inst->hw == CAN1) {
    1388:	42a3      	cmp	r3, r4
    138a:	d009      	beq.n	13a0 <can_get_rx_fifo_0_element+0x28>
}
    138c:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    138e:	0112      	lsls	r2, r2, #4
    1390:	490a      	ldr	r1, [pc, #40]	; (13bc <can_get_rx_fifo_0_element+0x44>)
    1392:	1889      	adds	r1, r1, r2
    1394:	2210      	movs	r2, #16
    1396:	0028      	movs	r0, r5
    1398:	4b09      	ldr	r3, [pc, #36]	; (13c0 <can_get_rx_fifo_0_element+0x48>)
    139a:	4798      	blx	r3
		return STATUS_OK;
    139c:	2000      	movs	r0, #0
    139e:	e7f5      	b.n	138c <can_get_rx_fifo_0_element+0x14>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    13a0:	0112      	lsls	r2, r2, #4
    13a2:	4908      	ldr	r1, [pc, #32]	; (13c4 <can_get_rx_fifo_0_element+0x4c>)
    13a4:	1889      	adds	r1, r1, r2
    13a6:	2210      	movs	r2, #16
    13a8:	0028      	movs	r0, r5
    13aa:	4b05      	ldr	r3, [pc, #20]	; (13c0 <can_get_rx_fifo_0_element+0x48>)
    13ac:	4798      	blx	r3
		return STATUS_OK;
    13ae:	2000      	movs	r0, #0
    13b0:	e7ec      	b.n	138c <can_get_rx_fifo_0_element+0x14>
    13b2:	46c0      	nop			; (mov r8, r8)
    13b4:	42001c00 	.word	0x42001c00
    13b8:	42002000 	.word	0x42002000
    13bc:	2000010c 	.word	0x2000010c
    13c0:	00003ab9 	.word	0x00003ab9
    13c4:	2000024c 	.word	0x2000024c

000013c8 <can_get_rx_fifo_1_element>:

enum status_code can_get_rx_fifo_1_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_1 *rx_element, uint32_t index)
{
    13c8:	b570      	push	{r4, r5, r6, lr}
    13ca:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    13cc:	6803      	ldr	r3, [r0, #0]
    13ce:	4c0d      	ldr	r4, [pc, #52]	; (1404 <can_get_rx_fifo_1_element+0x3c>)
    13d0:	42a3      	cmp	r3, r4
    13d2:	d004      	beq.n	13de <can_get_rx_fifo_1_element+0x16>
		memcpy(rx_element, &can0_rx_fifo_1[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    13d4:	4c0c      	ldr	r4, [pc, #48]	; (1408 <can_get_rx_fifo_1_element+0x40>)
		memcpy(rx_element, &can1_rx_fifo_1[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    13d6:	2017      	movs	r0, #23
	} else if (module_inst->hw == CAN1) {
    13d8:	42a3      	cmp	r3, r4
    13da:	d009      	beq.n	13f0 <can_get_rx_fifo_1_element+0x28>
}
    13dc:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(rx_element, &can0_rx_fifo_1[index], sizeof(struct can_rx_element_buffer));
    13de:	0112      	lsls	r2, r2, #4
    13e0:	490a      	ldr	r1, [pc, #40]	; (140c <can_get_rx_fifo_1_element+0x44>)
    13e2:	1889      	adds	r1, r1, r2
    13e4:	2210      	movs	r2, #16
    13e6:	0028      	movs	r0, r5
    13e8:	4b09      	ldr	r3, [pc, #36]	; (1410 <can_get_rx_fifo_1_element+0x48>)
    13ea:	4798      	blx	r3
		return STATUS_OK;
    13ec:	2000      	movs	r0, #0
    13ee:	e7f5      	b.n	13dc <can_get_rx_fifo_1_element+0x14>
		memcpy(rx_element, &can1_rx_fifo_1[index], sizeof(struct can_rx_element_buffer));
    13f0:	0112      	lsls	r2, r2, #4
    13f2:	4908      	ldr	r1, [pc, #32]	; (1414 <can_get_rx_fifo_1_element+0x4c>)
    13f4:	1889      	adds	r1, r1, r2
    13f6:	2210      	movs	r2, #16
    13f8:	0028      	movs	r0, r5
    13fa:	4b05      	ldr	r3, [pc, #20]	; (1410 <can_get_rx_fifo_1_element+0x48>)
    13fc:	4798      	blx	r3
		return STATUS_OK;
    13fe:	2000      	movs	r0, #0
    1400:	e7ec      	b.n	13dc <can_get_rx_fifo_1_element+0x14>
    1402:	46c0      	nop			; (mov r8, r8)
    1404:	42001c00 	.word	0x42001c00
    1408:	42002000 	.word	0x42002000
    140c:	2000014c 	.word	0x2000014c
    1410:	00003ab9 	.word	0x00003ab9
    1414:	2000028c 	.word	0x2000028c

00001418 <can_set_tx_buffer_element>:

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    1418:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    141a:	6803      	ldr	r3, [r0, #0]
    141c:	4817      	ldr	r0, [pc, #92]	; (147c <can_set_tx_buffer_element+0x64>)
    141e:	4283      	cmp	r3, r0
    1420:	d004      	beq.n	142c <can_set_tx_buffer_element+0x14>
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    1422:	4c17      	ldr	r4, [pc, #92]	; (1480 <can_set_tx_buffer_element+0x68>)
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    1424:	2017      	movs	r0, #23
	} else if (module_inst->hw == CAN1) {
    1426:	42a3      	cmp	r3, r4
    1428:	d014      	beq.n	1454 <can_set_tx_buffer_element+0x3c>
}
    142a:	bd10      	pop	{r4, pc}
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    142c:	680b      	ldr	r3, [r1, #0]
    142e:	4815      	ldr	r0, [pc, #84]	; (1484 <can_set_tx_buffer_element+0x6c>)
    1430:	0112      	lsls	r2, r2, #4
    1432:	5013      	str	r3, [r2, r0]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    1434:	684c      	ldr	r4, [r1, #4]
    1436:	1883      	adds	r3, r0, r2
    1438:	605c      	str	r4, [r3, #4]
    143a:	000b      	movs	r3, r1
    143c:	3308      	adds	r3, #8
    143e:	3208      	adds	r2, #8
    1440:	1882      	adds	r2, r0, r2
    1442:	3110      	adds	r1, #16
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    1444:	7818      	ldrb	r0, [r3, #0]
    1446:	7010      	strb	r0, [r2, #0]
    1448:	3301      	adds	r3, #1
    144a:	3201      	adds	r2, #1
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    144c:	428b      	cmp	r3, r1
    144e:	d1f9      	bne.n	1444 <can_set_tx_buffer_element+0x2c>
		return STATUS_OK;
    1450:	2000      	movs	r0, #0
    1452:	e7ea      	b.n	142a <can_set_tx_buffer_element+0x12>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    1454:	680b      	ldr	r3, [r1, #0]
    1456:	480c      	ldr	r0, [pc, #48]	; (1488 <can_set_tx_buffer_element+0x70>)
    1458:	0112      	lsls	r2, r2, #4
    145a:	5013      	str	r3, [r2, r0]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    145c:	684c      	ldr	r4, [r1, #4]
    145e:	1883      	adds	r3, r0, r2
    1460:	605c      	str	r4, [r3, #4]
    1462:	000b      	movs	r3, r1
    1464:	3308      	adds	r3, #8
    1466:	3208      	adds	r2, #8
    1468:	1882      	adds	r2, r0, r2
    146a:	3110      	adds	r1, #16
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    146c:	7818      	ldrb	r0, [r3, #0]
    146e:	7010      	strb	r0, [r2, #0]
    1470:	3301      	adds	r3, #1
    1472:	3201      	adds	r2, #1
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    1474:	428b      	cmp	r3, r1
    1476:	d1f9      	bne.n	146c <can_set_tx_buffer_element+0x54>
		return STATUS_OK;
    1478:	2000      	movs	r0, #0
    147a:	e7d6      	b.n	142a <can_set_tx_buffer_element+0x12>
    147c:	42001c00 	.word	0x42001c00
    1480:	42002000 	.word	0x42002000
    1484:	2000019c 	.word	0x2000019c
    1488:	200002dc 	.word	0x200002dc

0000148c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    148c:	b500      	push	{lr}
    148e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1490:	ab01      	add	r3, sp, #4
    1492:	2280      	movs	r2, #128	; 0x80
    1494:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1496:	780a      	ldrb	r2, [r1, #0]
    1498:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    149a:	784a      	ldrb	r2, [r1, #1]
    149c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    149e:	788a      	ldrb	r2, [r1, #2]
    14a0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    14a2:	0019      	movs	r1, r3
    14a4:	4b01      	ldr	r3, [pc, #4]	; (14ac <port_pin_set_config+0x20>)
    14a6:	4798      	blx	r3
}
    14a8:	b003      	add	sp, #12
    14aa:	bd00      	pop	{pc}
    14ac:	000025c9 	.word	0x000025c9

000014b0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    14b0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    14b2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    14b4:	2340      	movs	r3, #64	; 0x40
    14b6:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    14b8:	4281      	cmp	r1, r0
    14ba:	d202      	bcs.n	14c2 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    14bc:	0018      	movs	r0, r3
    14be:	bd10      	pop	{r4, pc}
		baud_calculated++;
    14c0:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    14c2:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    14c4:	1c63      	adds	r3, r4, #1
    14c6:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    14c8:	4288      	cmp	r0, r1
    14ca:	d9f9      	bls.n	14c0 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    14cc:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    14ce:	2cff      	cmp	r4, #255	; 0xff
    14d0:	d8f4      	bhi.n	14bc <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    14d2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    14d4:	2300      	movs	r3, #0
    14d6:	e7f1      	b.n	14bc <_sercom_get_sync_baud_val+0xc>

000014d8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    14d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    14da:	46de      	mov	lr, fp
    14dc:	4657      	mov	r7, sl
    14de:	464e      	mov	r6, r9
    14e0:	4645      	mov	r5, r8
    14e2:	b5e0      	push	{r5, r6, r7, lr}
    14e4:	b089      	sub	sp, #36	; 0x24
    14e6:	000c      	movs	r4, r1
    14e8:	9205      	str	r2, [sp, #20]
    14ea:	aa12      	add	r2, sp, #72	; 0x48
    14ec:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    14ee:	0005      	movs	r5, r0
    14f0:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    14f2:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    14f4:	42a5      	cmp	r5, r4
    14f6:	d907      	bls.n	1508 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    14f8:	0010      	movs	r0, r2
    14fa:	b009      	add	sp, #36	; 0x24
    14fc:	bc3c      	pop	{r2, r3, r4, r5}
    14fe:	4690      	mov	r8, r2
    1500:	4699      	mov	r9, r3
    1502:	46a2      	mov	sl, r4
    1504:	46ab      	mov	fp, r5
    1506:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1508:	2b00      	cmp	r3, #0
    150a:	d155      	bne.n	15b8 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    150c:	0002      	movs	r2, r0
    150e:	0008      	movs	r0, r1
    1510:	2100      	movs	r1, #0
    1512:	4d63      	ldr	r5, [pc, #396]	; (16a0 <_sercom_get_async_baud_val+0x1c8>)
    1514:	47a8      	blx	r5
    1516:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1518:	0026      	movs	r6, r4
    151a:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    151c:	2300      	movs	r3, #0
    151e:	2400      	movs	r4, #0
    1520:	9300      	str	r3, [sp, #0]
    1522:	9401      	str	r4, [sp, #4]
    1524:	2200      	movs	r2, #0
    1526:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1528:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    152a:	2120      	movs	r1, #32
    152c:	468c      	mov	ip, r1
    152e:	391f      	subs	r1, #31
    1530:	9602      	str	r6, [sp, #8]
    1532:	9703      	str	r7, [sp, #12]
    1534:	e014      	b.n	1560 <_sercom_get_async_baud_val+0x88>
    1536:	4664      	mov	r4, ip
    1538:	1a24      	subs	r4, r4, r0
    153a:	000d      	movs	r5, r1
    153c:	40e5      	lsrs	r5, r4
    153e:	46a8      	mov	r8, r5
    1540:	e015      	b.n	156e <_sercom_get_async_baud_val+0x96>
			r = r - d;
    1542:	9c02      	ldr	r4, [sp, #8]
    1544:	9d03      	ldr	r5, [sp, #12]
    1546:	1b12      	subs	r2, r2, r4
    1548:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    154a:	464d      	mov	r5, r9
    154c:	9e00      	ldr	r6, [sp, #0]
    154e:	9f01      	ldr	r7, [sp, #4]
    1550:	4335      	orrs	r5, r6
    1552:	003c      	movs	r4, r7
    1554:	4646      	mov	r6, r8
    1556:	4334      	orrs	r4, r6
    1558:	9500      	str	r5, [sp, #0]
    155a:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    155c:	3801      	subs	r0, #1
    155e:	d31d      	bcc.n	159c <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    1560:	2420      	movs	r4, #32
    1562:	4264      	negs	r4, r4
    1564:	1904      	adds	r4, r0, r4
    1566:	d4e6      	bmi.n	1536 <_sercom_get_async_baud_val+0x5e>
    1568:	000d      	movs	r5, r1
    156a:	40a5      	lsls	r5, r4
    156c:	46a8      	mov	r8, r5
    156e:	000c      	movs	r4, r1
    1570:	4084      	lsls	r4, r0
    1572:	46a1      	mov	r9, r4
		r = r << 1;
    1574:	1892      	adds	r2, r2, r2
    1576:	415b      	adcs	r3, r3
    1578:	0014      	movs	r4, r2
    157a:	001d      	movs	r5, r3
		if (n & bit_shift) {
    157c:	4646      	mov	r6, r8
    157e:	465f      	mov	r7, fp
    1580:	423e      	tst	r6, r7
    1582:	d003      	beq.n	158c <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    1584:	000e      	movs	r6, r1
    1586:	4326      	orrs	r6, r4
    1588:	0032      	movs	r2, r6
    158a:	002b      	movs	r3, r5
		if (r >= d) {
    158c:	9c02      	ldr	r4, [sp, #8]
    158e:	9d03      	ldr	r5, [sp, #12]
    1590:	429d      	cmp	r5, r3
    1592:	d8e3      	bhi.n	155c <_sercom_get_async_baud_val+0x84>
    1594:	d1d5      	bne.n	1542 <_sercom_get_async_baud_val+0x6a>
    1596:	4294      	cmp	r4, r2
    1598:	d8e0      	bhi.n	155c <_sercom_get_async_baud_val+0x84>
    159a:	e7d2      	b.n	1542 <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    159c:	2200      	movs	r2, #0
    159e:	2301      	movs	r3, #1
    15a0:	9800      	ldr	r0, [sp, #0]
    15a2:	9901      	ldr	r1, [sp, #4]
    15a4:	1a12      	subs	r2, r2, r0
    15a6:	418b      	sbcs	r3, r1
    15a8:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    15aa:	0c13      	lsrs	r3, r2, #16
    15ac:	040a      	lsls	r2, r1, #16
    15ae:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    15b0:	9b05      	ldr	r3, [sp, #20]
    15b2:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    15b4:	2200      	movs	r2, #0
    15b6:	e79f      	b.n	14f8 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    15b8:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    15ba:	2b01      	cmp	r3, #1
    15bc:	d1f8      	bne.n	15b0 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    15be:	0f63      	lsrs	r3, r4, #29
    15c0:	9304      	str	r3, [sp, #16]
    15c2:	00e3      	lsls	r3, r4, #3
    15c4:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    15c6:	000a      	movs	r2, r1
    15c8:	2300      	movs	r3, #0
    15ca:	2100      	movs	r1, #0
    15cc:	4c34      	ldr	r4, [pc, #208]	; (16a0 <_sercom_get_async_baud_val+0x1c8>)
    15ce:	47a0      	blx	r4
    15d0:	0004      	movs	r4, r0
    15d2:	000d      	movs	r5, r1
    15d4:	2300      	movs	r3, #0
    15d6:	469c      	mov	ip, r3
    15d8:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    15da:	3320      	adds	r3, #32
    15dc:	469b      	mov	fp, r3
    15de:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    15e0:	4663      	mov	r3, ip
    15e2:	9307      	str	r3, [sp, #28]
    15e4:	e048      	b.n	1678 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    15e6:	4659      	mov	r1, fp
    15e8:	1bc9      	subs	r1, r1, r7
    15ea:	0030      	movs	r0, r6
    15ec:	40c8      	lsrs	r0, r1
    15ee:	4682      	mov	sl, r0
    15f0:	e010      	b.n	1614 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    15f2:	9800      	ldr	r0, [sp, #0]
    15f4:	9901      	ldr	r1, [sp, #4]
    15f6:	1a12      	subs	r2, r2, r0
    15f8:	418b      	sbcs	r3, r1
			q |= bit_shift;
    15fa:	9902      	ldr	r1, [sp, #8]
    15fc:	4648      	mov	r0, r9
    15fe:	4301      	orrs	r1, r0
    1600:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    1602:	3f01      	subs	r7, #1
    1604:	d325      	bcc.n	1652 <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    1606:	2120      	movs	r1, #32
    1608:	4249      	negs	r1, r1
    160a:	1879      	adds	r1, r7, r1
    160c:	d4eb      	bmi.n	15e6 <_sercom_get_async_baud_val+0x10e>
    160e:	0030      	movs	r0, r6
    1610:	4088      	lsls	r0, r1
    1612:	4682      	mov	sl, r0
    1614:	0031      	movs	r1, r6
    1616:	40b9      	lsls	r1, r7
    1618:	4689      	mov	r9, r1
		r = r << 1;
    161a:	1892      	adds	r2, r2, r2
    161c:	415b      	adcs	r3, r3
    161e:	0010      	movs	r0, r2
    1620:	0019      	movs	r1, r3
		if (n & bit_shift) {
    1622:	4644      	mov	r4, r8
    1624:	464d      	mov	r5, r9
    1626:	402c      	ands	r4, r5
    1628:	46a4      	mov	ip, r4
    162a:	4654      	mov	r4, sl
    162c:	9d04      	ldr	r5, [sp, #16]
    162e:	402c      	ands	r4, r5
    1630:	46a2      	mov	sl, r4
    1632:	4664      	mov	r4, ip
    1634:	4655      	mov	r5, sl
    1636:	432c      	orrs	r4, r5
    1638:	d003      	beq.n	1642 <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    163a:	0034      	movs	r4, r6
    163c:	4304      	orrs	r4, r0
    163e:	0022      	movs	r2, r4
    1640:	000b      	movs	r3, r1
		if (r >= d) {
    1642:	9800      	ldr	r0, [sp, #0]
    1644:	9901      	ldr	r1, [sp, #4]
    1646:	4299      	cmp	r1, r3
    1648:	d8db      	bhi.n	1602 <_sercom_get_async_baud_val+0x12a>
    164a:	d1d2      	bne.n	15f2 <_sercom_get_async_baud_val+0x11a>
    164c:	4290      	cmp	r0, r2
    164e:	d8d8      	bhi.n	1602 <_sercom_get_async_baud_val+0x12a>
    1650:	e7cf      	b.n	15f2 <_sercom_get_async_baud_val+0x11a>
    1652:	9c00      	ldr	r4, [sp, #0]
    1654:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1656:	9902      	ldr	r1, [sp, #8]
    1658:	9a07      	ldr	r2, [sp, #28]
    165a:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    165c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    165e:	4911      	ldr	r1, [pc, #68]	; (16a4 <_sercom_get_async_baud_val+0x1cc>)
    1660:	428b      	cmp	r3, r1
    1662:	d914      	bls.n	168e <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1664:	9b06      	ldr	r3, [sp, #24]
    1666:	3301      	adds	r3, #1
    1668:	b2db      	uxtb	r3, r3
    166a:	0019      	movs	r1, r3
    166c:	9306      	str	r3, [sp, #24]
    166e:	0013      	movs	r3, r2
    1670:	3301      	adds	r3, #1
    1672:	9307      	str	r3, [sp, #28]
    1674:	2908      	cmp	r1, #8
    1676:	d008      	beq.n	168a <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1678:	2300      	movs	r3, #0
    167a:	9302      	str	r3, [sp, #8]
    167c:	2200      	movs	r2, #0
    167e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1680:	213f      	movs	r1, #63	; 0x3f
    1682:	9400      	str	r4, [sp, #0]
    1684:	9501      	str	r5, [sp, #4]
    1686:	000f      	movs	r7, r1
    1688:	e7bd      	b.n	1606 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    168a:	2240      	movs	r2, #64	; 0x40
    168c:	e734      	b.n	14f8 <_sercom_get_async_baud_val+0x20>
    168e:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    1690:	9906      	ldr	r1, [sp, #24]
    1692:	2908      	cmp	r1, #8
    1694:	d100      	bne.n	1698 <_sercom_get_async_baud_val+0x1c0>
    1696:	e72f      	b.n	14f8 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    1698:	034a      	lsls	r2, r1, #13
    169a:	431a      	orrs	r2, r3
    169c:	e788      	b.n	15b0 <_sercom_get_async_baud_val+0xd8>
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	00003849 	.word	0x00003849
    16a4:	00001fff 	.word	0x00001fff

000016a8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    16a8:	b510      	push	{r4, lr}
    16aa:	b082      	sub	sp, #8
    16ac:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    16ae:	4b0e      	ldr	r3, [pc, #56]	; (16e8 <sercom_set_gclk_generator+0x40>)
    16b0:	781b      	ldrb	r3, [r3, #0]
    16b2:	2b00      	cmp	r3, #0
    16b4:	d007      	beq.n	16c6 <sercom_set_gclk_generator+0x1e>
    16b6:	2900      	cmp	r1, #0
    16b8:	d105      	bne.n	16c6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    16ba:	4b0b      	ldr	r3, [pc, #44]	; (16e8 <sercom_set_gclk_generator+0x40>)
    16bc:	785b      	ldrb	r3, [r3, #1]
    16be:	4283      	cmp	r3, r0
    16c0:	d010      	beq.n	16e4 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    16c2:	201d      	movs	r0, #29
    16c4:	e00c      	b.n	16e0 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    16c6:	a901      	add	r1, sp, #4
    16c8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    16ca:	2012      	movs	r0, #18
    16cc:	4b07      	ldr	r3, [pc, #28]	; (16ec <sercom_set_gclk_generator+0x44>)
    16ce:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    16d0:	2012      	movs	r0, #18
    16d2:	4b07      	ldr	r3, [pc, #28]	; (16f0 <sercom_set_gclk_generator+0x48>)
    16d4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    16d6:	4b04      	ldr	r3, [pc, #16]	; (16e8 <sercom_set_gclk_generator+0x40>)
    16d8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    16da:	2201      	movs	r2, #1
    16dc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    16de:	2000      	movs	r0, #0
}
    16e0:	b002      	add	sp, #8
    16e2:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    16e4:	2000      	movs	r0, #0
    16e6:	e7fb      	b.n	16e0 <sercom_set_gclk_generator+0x38>
    16e8:	2000033c 	.word	0x2000033c
    16ec:	000024cd 	.word	0x000024cd
    16f0:	0000245d 	.word	0x0000245d

000016f4 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    16f4:	4b40      	ldr	r3, [pc, #256]	; (17f8 <_sercom_get_default_pad+0x104>)
    16f6:	4298      	cmp	r0, r3
    16f8:	d031      	beq.n	175e <_sercom_get_default_pad+0x6a>
    16fa:	d90a      	bls.n	1712 <_sercom_get_default_pad+0x1e>
    16fc:	4b3f      	ldr	r3, [pc, #252]	; (17fc <_sercom_get_default_pad+0x108>)
    16fe:	4298      	cmp	r0, r3
    1700:	d04d      	beq.n	179e <_sercom_get_default_pad+0xaa>
    1702:	4b3f      	ldr	r3, [pc, #252]	; (1800 <_sercom_get_default_pad+0x10c>)
    1704:	4298      	cmp	r0, r3
    1706:	d05a      	beq.n	17be <_sercom_get_default_pad+0xca>
    1708:	4b3e      	ldr	r3, [pc, #248]	; (1804 <_sercom_get_default_pad+0x110>)
    170a:	4298      	cmp	r0, r3
    170c:	d037      	beq.n	177e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    170e:	2000      	movs	r0, #0
}
    1710:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1712:	4b3d      	ldr	r3, [pc, #244]	; (1808 <_sercom_get_default_pad+0x114>)
    1714:	4298      	cmp	r0, r3
    1716:	d00c      	beq.n	1732 <_sercom_get_default_pad+0x3e>
    1718:	4b3c      	ldr	r3, [pc, #240]	; (180c <_sercom_get_default_pad+0x118>)
    171a:	4298      	cmp	r0, r3
    171c:	d1f7      	bne.n	170e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    171e:	2901      	cmp	r1, #1
    1720:	d017      	beq.n	1752 <_sercom_get_default_pad+0x5e>
    1722:	2900      	cmp	r1, #0
    1724:	d05d      	beq.n	17e2 <_sercom_get_default_pad+0xee>
    1726:	2902      	cmp	r1, #2
    1728:	d015      	beq.n	1756 <_sercom_get_default_pad+0x62>
    172a:	2903      	cmp	r1, #3
    172c:	d015      	beq.n	175a <_sercom_get_default_pad+0x66>
	return 0;
    172e:	2000      	movs	r0, #0
    1730:	e7ee      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1732:	2901      	cmp	r1, #1
    1734:	d007      	beq.n	1746 <_sercom_get_default_pad+0x52>
    1736:	2900      	cmp	r1, #0
    1738:	d051      	beq.n	17de <_sercom_get_default_pad+0xea>
    173a:	2902      	cmp	r1, #2
    173c:	d005      	beq.n	174a <_sercom_get_default_pad+0x56>
    173e:	2903      	cmp	r1, #3
    1740:	d005      	beq.n	174e <_sercom_get_default_pad+0x5a>
	return 0;
    1742:	2000      	movs	r0, #0
    1744:	e7e4      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1746:	4832      	ldr	r0, [pc, #200]	; (1810 <_sercom_get_default_pad+0x11c>)
    1748:	e7e2      	b.n	1710 <_sercom_get_default_pad+0x1c>
    174a:	4832      	ldr	r0, [pc, #200]	; (1814 <_sercom_get_default_pad+0x120>)
    174c:	e7e0      	b.n	1710 <_sercom_get_default_pad+0x1c>
    174e:	4832      	ldr	r0, [pc, #200]	; (1818 <_sercom_get_default_pad+0x124>)
    1750:	e7de      	b.n	1710 <_sercom_get_default_pad+0x1c>
    1752:	4832      	ldr	r0, [pc, #200]	; (181c <_sercom_get_default_pad+0x128>)
    1754:	e7dc      	b.n	1710 <_sercom_get_default_pad+0x1c>
    1756:	4832      	ldr	r0, [pc, #200]	; (1820 <_sercom_get_default_pad+0x12c>)
    1758:	e7da      	b.n	1710 <_sercom_get_default_pad+0x1c>
    175a:	4832      	ldr	r0, [pc, #200]	; (1824 <_sercom_get_default_pad+0x130>)
    175c:	e7d8      	b.n	1710 <_sercom_get_default_pad+0x1c>
    175e:	2901      	cmp	r1, #1
    1760:	d007      	beq.n	1772 <_sercom_get_default_pad+0x7e>
    1762:	2900      	cmp	r1, #0
    1764:	d03f      	beq.n	17e6 <_sercom_get_default_pad+0xf2>
    1766:	2902      	cmp	r1, #2
    1768:	d005      	beq.n	1776 <_sercom_get_default_pad+0x82>
    176a:	2903      	cmp	r1, #3
    176c:	d005      	beq.n	177a <_sercom_get_default_pad+0x86>
	return 0;
    176e:	2000      	movs	r0, #0
    1770:	e7ce      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1772:	482d      	ldr	r0, [pc, #180]	; (1828 <_sercom_get_default_pad+0x134>)
    1774:	e7cc      	b.n	1710 <_sercom_get_default_pad+0x1c>
    1776:	482d      	ldr	r0, [pc, #180]	; (182c <_sercom_get_default_pad+0x138>)
    1778:	e7ca      	b.n	1710 <_sercom_get_default_pad+0x1c>
    177a:	482d      	ldr	r0, [pc, #180]	; (1830 <_sercom_get_default_pad+0x13c>)
    177c:	e7c8      	b.n	1710 <_sercom_get_default_pad+0x1c>
    177e:	2901      	cmp	r1, #1
    1780:	d007      	beq.n	1792 <_sercom_get_default_pad+0x9e>
    1782:	2900      	cmp	r1, #0
    1784:	d031      	beq.n	17ea <_sercom_get_default_pad+0xf6>
    1786:	2902      	cmp	r1, #2
    1788:	d005      	beq.n	1796 <_sercom_get_default_pad+0xa2>
    178a:	2903      	cmp	r1, #3
    178c:	d005      	beq.n	179a <_sercom_get_default_pad+0xa6>
	return 0;
    178e:	2000      	movs	r0, #0
    1790:	e7be      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1792:	4828      	ldr	r0, [pc, #160]	; (1834 <_sercom_get_default_pad+0x140>)
    1794:	e7bc      	b.n	1710 <_sercom_get_default_pad+0x1c>
    1796:	4828      	ldr	r0, [pc, #160]	; (1838 <_sercom_get_default_pad+0x144>)
    1798:	e7ba      	b.n	1710 <_sercom_get_default_pad+0x1c>
    179a:	4828      	ldr	r0, [pc, #160]	; (183c <_sercom_get_default_pad+0x148>)
    179c:	e7b8      	b.n	1710 <_sercom_get_default_pad+0x1c>
    179e:	2901      	cmp	r1, #1
    17a0:	d007      	beq.n	17b2 <_sercom_get_default_pad+0xbe>
    17a2:	2900      	cmp	r1, #0
    17a4:	d023      	beq.n	17ee <_sercom_get_default_pad+0xfa>
    17a6:	2902      	cmp	r1, #2
    17a8:	d005      	beq.n	17b6 <_sercom_get_default_pad+0xc2>
    17aa:	2903      	cmp	r1, #3
    17ac:	d005      	beq.n	17ba <_sercom_get_default_pad+0xc6>
	return 0;
    17ae:	2000      	movs	r0, #0
    17b0:	e7ae      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17b2:	4823      	ldr	r0, [pc, #140]	; (1840 <_sercom_get_default_pad+0x14c>)
    17b4:	e7ac      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17b6:	4823      	ldr	r0, [pc, #140]	; (1844 <_sercom_get_default_pad+0x150>)
    17b8:	e7aa      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17ba:	4823      	ldr	r0, [pc, #140]	; (1848 <_sercom_get_default_pad+0x154>)
    17bc:	e7a8      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17be:	2901      	cmp	r1, #1
    17c0:	d007      	beq.n	17d2 <_sercom_get_default_pad+0xde>
    17c2:	2900      	cmp	r1, #0
    17c4:	d015      	beq.n	17f2 <_sercom_get_default_pad+0xfe>
    17c6:	2902      	cmp	r1, #2
    17c8:	d005      	beq.n	17d6 <_sercom_get_default_pad+0xe2>
    17ca:	2903      	cmp	r1, #3
    17cc:	d005      	beq.n	17da <_sercom_get_default_pad+0xe6>
	return 0;
    17ce:	2000      	movs	r0, #0
    17d0:	e79e      	b.n	1710 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17d2:	481e      	ldr	r0, [pc, #120]	; (184c <_sercom_get_default_pad+0x158>)
    17d4:	e79c      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17d6:	481e      	ldr	r0, [pc, #120]	; (1850 <_sercom_get_default_pad+0x15c>)
    17d8:	e79a      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17da:	481e      	ldr	r0, [pc, #120]	; (1854 <_sercom_get_default_pad+0x160>)
    17dc:	e798      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17de:	481e      	ldr	r0, [pc, #120]	; (1858 <_sercom_get_default_pad+0x164>)
    17e0:	e796      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17e2:	481e      	ldr	r0, [pc, #120]	; (185c <_sercom_get_default_pad+0x168>)
    17e4:	e794      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17e6:	481e      	ldr	r0, [pc, #120]	; (1860 <_sercom_get_default_pad+0x16c>)
    17e8:	e792      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17ea:	481e      	ldr	r0, [pc, #120]	; (1864 <_sercom_get_default_pad+0x170>)
    17ec:	e790      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17ee:	481e      	ldr	r0, [pc, #120]	; (1868 <_sercom_get_default_pad+0x174>)
    17f0:	e78e      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17f2:	481e      	ldr	r0, [pc, #120]	; (186c <_sercom_get_default_pad+0x178>)
    17f4:	e78c      	b.n	1710 <_sercom_get_default_pad+0x1c>
    17f6:	46c0      	nop			; (mov r8, r8)
    17f8:	42000c00 	.word	0x42000c00
    17fc:	42001400 	.word	0x42001400
    1800:	42001800 	.word	0x42001800
    1804:	42001000 	.word	0x42001000
    1808:	42000400 	.word	0x42000400
    180c:	42000800 	.word	0x42000800
    1810:	00050003 	.word	0x00050003
    1814:	00060003 	.word	0x00060003
    1818:	00070003 	.word	0x00070003
    181c:	00110002 	.word	0x00110002
    1820:	00120002 	.word	0x00120002
    1824:	00130002 	.word	0x00130002
    1828:	000d0002 	.word	0x000d0002
    182c:	000e0002 	.word	0x000e0002
    1830:	000f0002 	.word	0x000f0002
    1834:	00170002 	.word	0x00170002
    1838:	00180002 	.word	0x00180002
    183c:	00190002 	.word	0x00190002
    1840:	00290003 	.word	0x00290003
    1844:	002a0003 	.word	0x002a0003
    1848:	002b0003 	.word	0x002b0003
    184c:	00230003 	.word	0x00230003
    1850:	00200003 	.word	0x00200003
    1854:	00210003 	.word	0x00210003
    1858:	00040003 	.word	0x00040003
    185c:	00100002 	.word	0x00100002
    1860:	000c0002 	.word	0x000c0002
    1864:	00160002 	.word	0x00160002
    1868:	00280003 	.word	0x00280003
    186c:	00220003 	.word	0x00220003

00001870 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1870:	b530      	push	{r4, r5, lr}
    1872:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1874:	4b0b      	ldr	r3, [pc, #44]	; (18a4 <_sercom_get_sercom_inst_index+0x34>)
    1876:	466a      	mov	r2, sp
    1878:	cb32      	ldmia	r3!, {r1, r4, r5}
    187a:	c232      	stmia	r2!, {r1, r4, r5}
    187c:	cb32      	ldmia	r3!, {r1, r4, r5}
    187e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1880:	9b00      	ldr	r3, [sp, #0]
    1882:	4283      	cmp	r3, r0
    1884:	d00b      	beq.n	189e <_sercom_get_sercom_inst_index+0x2e>
    1886:	2301      	movs	r3, #1
    1888:	009a      	lsls	r2, r3, #2
    188a:	4669      	mov	r1, sp
    188c:	5852      	ldr	r2, [r2, r1]
    188e:	4282      	cmp	r2, r0
    1890:	d006      	beq.n	18a0 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1892:	3301      	adds	r3, #1
    1894:	2b06      	cmp	r3, #6
    1896:	d1f7      	bne.n	1888 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1898:	2000      	movs	r0, #0
}
    189a:	b007      	add	sp, #28
    189c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    189e:	2300      	movs	r3, #0
			return i;
    18a0:	b2d8      	uxtb	r0, r3
    18a2:	e7fa      	b.n	189a <_sercom_get_sercom_inst_index+0x2a>
    18a4:	00004c44 	.word	0x00004c44

000018a8 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    18a8:	4770      	bx	lr
	...

000018ac <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    18ac:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    18ae:	4b0a      	ldr	r3, [pc, #40]	; (18d8 <_sercom_set_handler+0x2c>)
    18b0:	781b      	ldrb	r3, [r3, #0]
    18b2:	2b00      	cmp	r3, #0
    18b4:	d10c      	bne.n	18d0 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18b6:	4f09      	ldr	r7, [pc, #36]	; (18dc <_sercom_set_handler+0x30>)
    18b8:	4e09      	ldr	r6, [pc, #36]	; (18e0 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    18ba:	4d0a      	ldr	r5, [pc, #40]	; (18e4 <_sercom_set_handler+0x38>)
    18bc:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    18be:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    18c0:	195a      	adds	r2, r3, r5
    18c2:	6014      	str	r4, [r2, #0]
    18c4:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    18c6:	2b18      	cmp	r3, #24
    18c8:	d1f9      	bne.n	18be <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    18ca:	2201      	movs	r2, #1
    18cc:	4b02      	ldr	r3, [pc, #8]	; (18d8 <_sercom_set_handler+0x2c>)
    18ce:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    18d0:	0080      	lsls	r0, r0, #2
    18d2:	4b02      	ldr	r3, [pc, #8]	; (18dc <_sercom_set_handler+0x30>)
    18d4:	50c1      	str	r1, [r0, r3]
}
    18d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18d8:	2000033e 	.word	0x2000033e
    18dc:	20000340 	.word	0x20000340
    18e0:	000018a9 	.word	0x000018a9
    18e4:	20000488 	.word	0x20000488

000018e8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    18e8:	b500      	push	{lr}
    18ea:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    18ec:	2309      	movs	r3, #9
    18ee:	466a      	mov	r2, sp
    18f0:	7013      	strb	r3, [r2, #0]
    18f2:	3301      	adds	r3, #1
    18f4:	7053      	strb	r3, [r2, #1]
    18f6:	3301      	adds	r3, #1
    18f8:	7093      	strb	r3, [r2, #2]
    18fa:	3301      	adds	r3, #1
    18fc:	70d3      	strb	r3, [r2, #3]
    18fe:	3301      	adds	r3, #1
    1900:	7113      	strb	r3, [r2, #4]
    1902:	3301      	adds	r3, #1
    1904:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1906:	4b03      	ldr	r3, [pc, #12]	; (1914 <_sercom_get_interrupt_vector+0x2c>)
    1908:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    190a:	466b      	mov	r3, sp
    190c:	5618      	ldrsb	r0, [r3, r0]
}
    190e:	b003      	add	sp, #12
    1910:	bd00      	pop	{pc}
    1912:	46c0      	nop			; (mov r8, r8)
    1914:	00001871 	.word	0x00001871

00001918 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1918:	b510      	push	{r4, lr}
    191a:	4b02      	ldr	r3, [pc, #8]	; (1924 <SERCOM0_Handler+0xc>)
    191c:	681b      	ldr	r3, [r3, #0]
    191e:	2000      	movs	r0, #0
    1920:	4798      	blx	r3
    1922:	bd10      	pop	{r4, pc}
    1924:	20000340 	.word	0x20000340

00001928 <SERCOM1_Handler>:
    1928:	b510      	push	{r4, lr}
    192a:	4b02      	ldr	r3, [pc, #8]	; (1934 <SERCOM1_Handler+0xc>)
    192c:	685b      	ldr	r3, [r3, #4]
    192e:	2001      	movs	r0, #1
    1930:	4798      	blx	r3
    1932:	bd10      	pop	{r4, pc}
    1934:	20000340 	.word	0x20000340

00001938 <SERCOM2_Handler>:
    1938:	b510      	push	{r4, lr}
    193a:	4b02      	ldr	r3, [pc, #8]	; (1944 <SERCOM2_Handler+0xc>)
    193c:	689b      	ldr	r3, [r3, #8]
    193e:	2002      	movs	r0, #2
    1940:	4798      	blx	r3
    1942:	bd10      	pop	{r4, pc}
    1944:	20000340 	.word	0x20000340

00001948 <SERCOM3_Handler>:
    1948:	b510      	push	{r4, lr}
    194a:	4b02      	ldr	r3, [pc, #8]	; (1954 <SERCOM3_Handler+0xc>)
    194c:	68db      	ldr	r3, [r3, #12]
    194e:	2003      	movs	r0, #3
    1950:	4798      	blx	r3
    1952:	bd10      	pop	{r4, pc}
    1954:	20000340 	.word	0x20000340

00001958 <SERCOM4_Handler>:
    1958:	b510      	push	{r4, lr}
    195a:	4b02      	ldr	r3, [pc, #8]	; (1964 <SERCOM4_Handler+0xc>)
    195c:	691b      	ldr	r3, [r3, #16]
    195e:	2004      	movs	r0, #4
    1960:	4798      	blx	r3
    1962:	bd10      	pop	{r4, pc}
    1964:	20000340 	.word	0x20000340

00001968 <SERCOM5_Handler>:
    1968:	b510      	push	{r4, lr}
    196a:	4b02      	ldr	r3, [pc, #8]	; (1974 <SERCOM5_Handler+0xc>)
    196c:	695b      	ldr	r3, [r3, #20]
    196e:	2005      	movs	r0, #5
    1970:	4798      	blx	r3
    1972:	bd10      	pop	{r4, pc}
    1974:	20000340 	.word	0x20000340

00001978 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1978:	b5f0      	push	{r4, r5, r6, r7, lr}
    197a:	46de      	mov	lr, fp
    197c:	4657      	mov	r7, sl
    197e:	464e      	mov	r6, r9
    1980:	4645      	mov	r5, r8
    1982:	b5e0      	push	{r5, r6, r7, lr}
    1984:	b091      	sub	sp, #68	; 0x44
    1986:	0005      	movs	r5, r0
    1988:	000c      	movs	r4, r1
    198a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    198c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    198e:	0008      	movs	r0, r1
    1990:	4bd4      	ldr	r3, [pc, #848]	; (1ce4 <usart_init+0x36c>)
    1992:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    1994:	2805      	cmp	r0, #5
    1996:	d00d      	beq.n	19b4 <usart_init+0x3c>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    1998:	0007      	movs	r7, r0
    199a:	3713      	adds	r7, #19
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    199c:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    199e:	2305      	movs	r3, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    19a0:	07d2      	lsls	r2, r2, #31
    19a2:	d509      	bpl.n	19b8 <usart_init+0x40>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    19a4:	0018      	movs	r0, r3
    19a6:	b011      	add	sp, #68	; 0x44
    19a8:	bc3c      	pop	{r2, r3, r4, r5}
    19aa:	4690      	mov	r8, r2
    19ac:	4699      	mov	r9, r3
    19ae:	46a2      	mov	sl, r4
    19b0:	46ab      	mov	fp, r5
    19b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    19b4:	2719      	movs	r7, #25
    19b6:	e7f1      	b.n	199c <usart_init+0x24>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19b8:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    19ba:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19bc:	0792      	lsls	r2, r2, #30
    19be:	d4f1      	bmi.n	19a4 <usart_init+0x2c>
			MCLK->APBCMASK.reg |= mask;
    19c0:	4ac9      	ldr	r2, [pc, #804]	; (1ce8 <usart_init+0x370>)
    19c2:	69d1      	ldr	r1, [r2, #28]
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    19c4:	3001      	adds	r0, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    19c6:	3b1b      	subs	r3, #27
    19c8:	4083      	lsls	r3, r0
    19ca:	430b      	orrs	r3, r1
    19cc:	61d3      	str	r3, [r2, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    19ce:	a90f      	add	r1, sp, #60	; 0x3c
    19d0:	2335      	movs	r3, #53	; 0x35
    19d2:	4698      	mov	r8, r3
    19d4:	5cf3      	ldrb	r3, [r6, r3]
    19d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19d8:	b2ff      	uxtb	r7, r7
    19da:	0038      	movs	r0, r7
    19dc:	4bc3      	ldr	r3, [pc, #780]	; (1cec <usart_init+0x374>)
    19de:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    19e0:	0038      	movs	r0, r7
    19e2:	4bc3      	ldr	r3, [pc, #780]	; (1cf0 <usart_init+0x378>)
    19e4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    19e6:	4643      	mov	r3, r8
    19e8:	5cf0      	ldrb	r0, [r6, r3]
    19ea:	2100      	movs	r1, #0
    19ec:	4bc1      	ldr	r3, [pc, #772]	; (1cf4 <usart_init+0x37c>)
    19ee:	4798      	blx	r3
	module->character_size = config->character_size;
    19f0:	7af3      	ldrb	r3, [r6, #11]
    19f2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    19f4:	232c      	movs	r3, #44	; 0x2c
    19f6:	5cf3      	ldrb	r3, [r6, r3]
    19f8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    19fa:	232d      	movs	r3, #45	; 0x2d
    19fc:	5cf3      	ldrb	r3, [r6, r3]
    19fe:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1a00:	7ef3      	ldrb	r3, [r6, #27]
    1a02:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1a04:	2324      	movs	r3, #36	; 0x24
    1a06:	5cf3      	ldrb	r3, [r6, r3]
    1a08:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a0a:	682b      	ldr	r3, [r5, #0]
    1a0c:	9302      	str	r3, [sp, #8]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a0e:	0018      	movs	r0, r3
    1a10:	4bb4      	ldr	r3, [pc, #720]	; (1ce4 <usart_init+0x36c>)
    1a12:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a14:	3013      	adds	r0, #19
	uint16_t baud  = 0;
    1a16:	2200      	movs	r2, #0
    1a18:	230e      	movs	r3, #14
    1a1a:	a906      	add	r1, sp, #24
    1a1c:	468c      	mov	ip, r1
    1a1e:	4463      	add	r3, ip
    1a20:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1a22:	8a33      	ldrh	r3, [r6, #16]
    1a24:	4698      	mov	r8, r3
    1a26:	2380      	movs	r3, #128	; 0x80
    1a28:	01db      	lsls	r3, r3, #7
    1a2a:	4598      	cmp	r8, r3
    1a2c:	d100      	bne.n	1a30 <usart_init+0xb8>
    1a2e:	e0c3      	b.n	1bb8 <usart_init+0x240>
    1a30:	d90e      	bls.n	1a50 <usart_init+0xd8>
    1a32:	23c0      	movs	r3, #192	; 0xc0
    1a34:	01db      	lsls	r3, r3, #7
    1a36:	4598      	cmp	r8, r3
    1a38:	d100      	bne.n	1a3c <usart_init+0xc4>
    1a3a:	e0b8      	b.n	1bae <usart_init+0x236>
    1a3c:	2380      	movs	r3, #128	; 0x80
    1a3e:	021b      	lsls	r3, r3, #8
    1a40:	4598      	cmp	r8, r3
    1a42:	d000      	beq.n	1a46 <usart_init+0xce>
    1a44:	e148      	b.n	1cd8 <usart_init+0x360>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1a46:	2303      	movs	r3, #3
    1a48:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1a4a:	2300      	movs	r3, #0
    1a4c:	9307      	str	r3, [sp, #28]
    1a4e:	e008      	b.n	1a62 <usart_init+0xea>
	switch (config->sample_rate) {
    1a50:	2380      	movs	r3, #128	; 0x80
    1a52:	019b      	lsls	r3, r3, #6
    1a54:	4598      	cmp	r8, r3
    1a56:	d000      	beq.n	1a5a <usart_init+0xe2>
    1a58:	e13e      	b.n	1cd8 <usart_init+0x360>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1a5a:	2310      	movs	r3, #16
    1a5c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1a5e:	3b0f      	subs	r3, #15
    1a60:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1a62:	6833      	ldr	r3, [r6, #0]
    1a64:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1a66:	68f3      	ldr	r3, [r6, #12]
    1a68:	469b      	mov	fp, r3
		config->sample_adjustment |
    1a6a:	6973      	ldr	r3, [r6, #20]
    1a6c:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a6e:	7e33      	ldrb	r3, [r6, #24]
    1a70:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a72:	232e      	movs	r3, #46	; 0x2e
    1a74:	5cf3      	ldrb	r3, [r6, r3]
    1a76:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1a78:	6873      	ldr	r3, [r6, #4]
    1a7a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1a7c:	2b00      	cmp	r3, #0
    1a7e:	d100      	bne.n	1a82 <usart_init+0x10a>
    1a80:	e0c7      	b.n	1c12 <usart_init+0x29a>
    1a82:	2380      	movs	r3, #128	; 0x80
    1a84:	055b      	lsls	r3, r3, #21
    1a86:	4599      	cmp	r9, r3
    1a88:	d100      	bne.n	1a8c <usart_init+0x114>
    1a8a:	e0aa      	b.n	1be2 <usart_init+0x26a>
	if(config->encoding_format_enable) {
    1a8c:	7e73      	ldrb	r3, [r6, #25]
    1a8e:	2b00      	cmp	r3, #0
    1a90:	d002      	beq.n	1a98 <usart_init+0x120>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1a92:	7eb3      	ldrb	r3, [r6, #26]
    1a94:	9a02      	ldr	r2, [sp, #8]
    1a96:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1a98:	682a      	ldr	r2, [r5, #0]
    1a9a:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1a9c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1a9e:	2b00      	cmp	r3, #0
    1aa0:	d1fc      	bne.n	1a9c <usart_init+0x124>
    1aa2:	9702      	str	r7, [sp, #8]
	usart_hw->BAUD.reg = baud;
    1aa4:	330e      	adds	r3, #14
    1aa6:	a906      	add	r1, sp, #24
    1aa8:	468c      	mov	ip, r1
    1aaa:	4463      	add	r3, ip
    1aac:	881b      	ldrh	r3, [r3, #0]
    1aae:	81bb      	strh	r3, [r7, #12]
	ctrla |= transfer_mode;
    1ab0:	9a05      	ldr	r2, [sp, #20]
    1ab2:	465b      	mov	r3, fp
    1ab4:	431a      	orrs	r2, r3
    1ab6:	9b03      	ldr	r3, [sp, #12]
    1ab8:	431a      	orrs	r2, r3
    1aba:	464b      	mov	r3, r9
    1abc:	431a      	orrs	r2, r3
    1abe:	4643      	mov	r3, r8
    1ac0:	431a      	orrs	r2, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ac2:	9b04      	ldr	r3, [sp, #16]
    1ac4:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1ac6:	431a      	orrs	r2, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1ac8:	4653      	mov	r3, sl
    1aca:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1acc:	431a      	orrs	r2, r3
	if (config->use_external_clock == false) {
    1ace:	232f      	movs	r3, #47	; 0x2f
    1ad0:	5cf3      	ldrb	r3, [r6, r3]
    1ad2:	2b00      	cmp	r3, #0
    1ad4:	d101      	bne.n	1ada <usart_init+0x162>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1ad6:	3304      	adds	r3, #4
    1ad8:	431a      	orrs	r2, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ada:	7e73      	ldrb	r3, [r6, #25]
    1adc:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ade:	2124      	movs	r1, #36	; 0x24
    1ae0:	5c71      	ldrb	r1, [r6, r1]
    1ae2:	0249      	lsls	r1, r1, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ae4:	430b      	orrs	r3, r1
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ae6:	2126      	movs	r1, #38	; 0x26
    1ae8:	5c71      	ldrb	r1, [r6, r1]
    1aea:	0209      	lsls	r1, r1, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1aec:	430b      	orrs	r3, r1
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1aee:	212c      	movs	r1, #44	; 0x2c
    1af0:	5c71      	ldrb	r1, [r6, r1]
    1af2:	0449      	lsls	r1, r1, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1af4:	430b      	orrs	r3, r1
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1af6:	212d      	movs	r1, #45	; 0x2d
    1af8:	5c71      	ldrb	r1, [r6, r1]
    1afa:	0409      	lsls	r1, r1, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1afc:	430b      	orrs	r3, r1
	ctrlb |= (uint32_t)config->character_size;
    1afe:	7af1      	ldrb	r1, [r6, #11]
    1b00:	4319      	orrs	r1, r3
    1b02:	468c      	mov	ip, r1
	if (config->parity != USART_PARITY_NONE) {
    1b04:	8933      	ldrh	r3, [r6, #8]
    1b06:	2bff      	cmp	r3, #255	; 0xff
    1b08:	d100      	bne.n	1b0c <usart_init+0x194>
    1b0a:	e0a8      	b.n	1c5e <usart_init+0x2e6>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1b0c:	2180      	movs	r1, #128	; 0x80
    1b0e:	0449      	lsls	r1, r1, #17
    1b10:	430a      	orrs	r2, r1
		ctrlb |= config->parity;
    1b12:	4661      	mov	r1, ip
    1b14:	4319      	orrs	r1, r3
    1b16:	468c      	mov	ip, r1
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    1b18:	9f02      	ldr	r7, [sp, #8]
    1b1a:	68bb      	ldr	r3, [r7, #8]
						| config->lin_break_length;
    1b1c:	8c31      	ldrh	r1, [r6, #32]
    1b1e:	8c70      	ldrh	r0, [r6, #34]	; 0x22
    1b20:	4301      	orrs	r1, r0
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    1b22:	2007      	movs	r0, #7
    1b24:	4018      	ands	r0, r3
						| config->lin_break_length;
    1b26:	4301      	orrs	r1, r0
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    1b28:	60b9      	str	r1, [r7, #8]
	if (config->lin_node != LIN_INVALID_MODE) {
    1b2a:	69f3      	ldr	r3, [r6, #28]
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	d002      	beq.n	1b36 <usart_init+0x1be>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    1b30:	4971      	ldr	r1, [pc, #452]	; (1cf8 <usart_init+0x380>)
    1b32:	400a      	ands	r2, r1
		ctrla |= config->lin_node;
    1b34:	431a      	orrs	r2, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1b36:	2334      	movs	r3, #52	; 0x34
    1b38:	5cf3      	ldrb	r3, [r6, r3]
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d103      	bne.n	1b46 <usart_init+0x1ce>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1b3e:	4b6f      	ldr	r3, [pc, #444]	; (1cfc <usart_init+0x384>)
    1b40:	789b      	ldrb	r3, [r3, #2]
    1b42:	079b      	lsls	r3, r3, #30
    1b44:	d501      	bpl.n	1b4a <usart_init+0x1d2>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1b46:	2380      	movs	r3, #128	; 0x80
    1b48:	431a      	orrs	r2, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b4a:	6829      	ldr	r1, [r5, #0]
    1b4c:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    1b4e:	69cb      	ldr	r3, [r1, #28]
	while (usart_is_syncing(module)) {
    1b50:	2b00      	cmp	r3, #0
    1b52:	d1fc      	bne.n	1b4e <usart_init+0x1d6>
	usart_hw->CTRLB.reg = ctrlb;
    1b54:	4663      	mov	r3, ip
    1b56:	607b      	str	r3, [r7, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b58:	6829      	ldr	r1, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b5a:	69cb      	ldr	r3, [r1, #28]
	while (usart_is_syncing(module)) {
    1b5c:	2b00      	cmp	r3, #0
    1b5e:	d1fc      	bne.n	1b5a <usart_init+0x1e2>
	usart_hw->CTRLA.reg = ctrla;
    1b60:	603a      	str	r2, [r7, #0]
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    1b62:	683b      	ldr	r3, [r7, #0]
    1b64:	22f0      	movs	r2, #240	; 0xf0
    1b66:	0512      	lsls	r2, r2, #20
    1b68:	4013      	ands	r3, r2
    1b6a:	22e0      	movs	r2, #224	; 0xe0
    1b6c:	04d2      	lsls	r2, r2, #19
    1b6e:	4293      	cmp	r3, r2
    1b70:	d00a      	beq.n	1b88 <usart_init+0x210>
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    1b72:	68bb      	ldr	r3, [r7, #8]
    1b74:	2207      	movs	r2, #7
    1b76:	4393      	bics	r3, r2
    1b78:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    1b7a:	68ba      	ldr	r2, [r7, #8]
    1b7c:	2325      	movs	r3, #37	; 0x25
    1b7e:	5cf1      	ldrb	r1, [r6, r3]
    1b80:	3b1e      	subs	r3, #30
    1b82:	400b      	ands	r3, r1
    1b84:	4313      	orrs	r3, r2
    1b86:	60bb      	str	r3, [r7, #8]
    1b88:	ab0e      	add	r3, sp, #56	; 0x38
    1b8a:	2280      	movs	r2, #128	; 0x80
    1b8c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b8e:	2200      	movs	r2, #0
    1b90:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1b92:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1b94:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1b96:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1b98:	930a      	str	r3, [sp, #40]	; 0x28
    1b9a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1b9c:	930b      	str	r3, [sp, #44]	; 0x2c
    1b9e:	6c33      	ldr	r3, [r6, #64]	; 0x40
    1ba0:	930c      	str	r3, [sp, #48]	; 0x30
    1ba2:	6c73      	ldr	r3, [r6, #68]	; 0x44
    1ba4:	9302      	str	r3, [sp, #8]
    1ba6:	930d      	str	r3, [sp, #52]	; 0x34
    1ba8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1baa:	ae0a      	add	r6, sp, #40	; 0x28
    1bac:	e066      	b.n	1c7c <usart_init+0x304>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1bae:	2308      	movs	r3, #8
    1bb0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1bb2:	3b07      	subs	r3, #7
    1bb4:	9307      	str	r3, [sp, #28]
    1bb6:	e754      	b.n	1a62 <usart_init+0xea>
	ctrla = (uint32_t)config->data_order |
    1bb8:	6833      	ldr	r3, [r6, #0]
    1bba:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1bbc:	68f3      	ldr	r3, [r6, #12]
    1bbe:	469b      	mov	fp, r3
		config->sample_adjustment |
    1bc0:	6973      	ldr	r3, [r6, #20]
    1bc2:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1bc4:	7e33      	ldrb	r3, [r6, #24]
    1bc6:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1bc8:	232e      	movs	r3, #46	; 0x2e
    1bca:	5cf3      	ldrb	r3, [r6, r3]
    1bcc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1bce:	6873      	ldr	r3, [r6, #4]
    1bd0:	4699      	mov	r9, r3
	switch (transfer_mode)
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	d019      	beq.n	1c0a <usart_init+0x292>
    1bd6:	2380      	movs	r3, #128	; 0x80
    1bd8:	055b      	lsls	r3, r3, #21
    1bda:	4599      	cmp	r9, r3
    1bdc:	d001      	beq.n	1be2 <usart_init+0x26a>
	enum status_code status_code = STATUS_OK;
    1bde:	2300      	movs	r3, #0
    1be0:	e027      	b.n	1c32 <usart_init+0x2ba>
			if (!config->use_external_clock) {
    1be2:	232f      	movs	r3, #47	; 0x2f
    1be4:	5cf3      	ldrb	r3, [r6, r3]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d000      	beq.n	1bec <usart_init+0x274>
    1bea:	e74f      	b.n	1a8c <usart_init+0x114>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1bec:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1bee:	001f      	movs	r7, r3
    1bf0:	b2c0      	uxtb	r0, r0
    1bf2:	4b43      	ldr	r3, [pc, #268]	; (1d00 <usart_init+0x388>)
    1bf4:	4798      	blx	r3
    1bf6:	0001      	movs	r1, r0
    1bf8:	220e      	movs	r2, #14
    1bfa:	ab06      	add	r3, sp, #24
    1bfc:	469c      	mov	ip, r3
    1bfe:	4462      	add	r2, ip
    1c00:	0038      	movs	r0, r7
    1c02:	4b40      	ldr	r3, [pc, #256]	; (1d04 <usart_init+0x38c>)
    1c04:	4798      	blx	r3
    1c06:	0003      	movs	r3, r0
    1c08:	e013      	b.n	1c32 <usart_init+0x2ba>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c0a:	2308      	movs	r3, #8
    1c0c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c0e:	2300      	movs	r3, #0
    1c10:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1c12:	232f      	movs	r3, #47	; 0x2f
    1c14:	5cf3      	ldrb	r3, [r6, r3]
    1c16:	2b00      	cmp	r3, #0
    1c18:	d00f      	beq.n	1c3a <usart_init+0x2c2>
				status_code =
    1c1a:	9b06      	ldr	r3, [sp, #24]
    1c1c:	9300      	str	r3, [sp, #0]
    1c1e:	9b07      	ldr	r3, [sp, #28]
    1c20:	220e      	movs	r2, #14
    1c22:	a906      	add	r1, sp, #24
    1c24:	468c      	mov	ip, r1
    1c26:	4462      	add	r2, ip
    1c28:	6b31      	ldr	r1, [r6, #48]	; 0x30
    1c2a:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    1c2c:	4f36      	ldr	r7, [pc, #216]	; (1d08 <usart_init+0x390>)
    1c2e:	47b8      	blx	r7
    1c30:	0003      	movs	r3, r0
	if (status_code != STATUS_OK) {
    1c32:	2b00      	cmp	r3, #0
    1c34:	d000      	beq.n	1c38 <usart_init+0x2c0>
    1c36:	e6b5      	b.n	19a4 <usart_init+0x2c>
    1c38:	e728      	b.n	1a8c <usart_init+0x114>
						_sercom_get_async_baud_val(config->baudrate,
    1c3a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1c3c:	001f      	movs	r7, r3
    1c3e:	b2c0      	uxtb	r0, r0
    1c40:	4b2f      	ldr	r3, [pc, #188]	; (1d00 <usart_init+0x388>)
    1c42:	4798      	blx	r3
    1c44:	0001      	movs	r1, r0
				status_code =
    1c46:	9b06      	ldr	r3, [sp, #24]
    1c48:	9300      	str	r3, [sp, #0]
    1c4a:	9b07      	ldr	r3, [sp, #28]
    1c4c:	220e      	movs	r2, #14
    1c4e:	a806      	add	r0, sp, #24
    1c50:	4684      	mov	ip, r0
    1c52:	4462      	add	r2, ip
    1c54:	0038      	movs	r0, r7
    1c56:	4f2c      	ldr	r7, [pc, #176]	; (1d08 <usart_init+0x390>)
    1c58:	47b8      	blx	r7
    1c5a:	0003      	movs	r3, r0
    1c5c:	e7e9      	b.n	1c32 <usart_init+0x2ba>
		if(config->lin_slave_enable) {
    1c5e:	7ef3      	ldrb	r3, [r6, #27]
    1c60:	2b00      	cmp	r3, #0
    1c62:	d100      	bne.n	1c66 <usart_init+0x2ee>
    1c64:	e758      	b.n	1b18 <usart_init+0x1a0>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1c66:	2380      	movs	r3, #128	; 0x80
    1c68:	04db      	lsls	r3, r3, #19
    1c6a:	431a      	orrs	r2, r3
    1c6c:	e754      	b.n	1b18 <usart_init+0x1a0>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1c6e:	0020      	movs	r0, r4
    1c70:	4b26      	ldr	r3, [pc, #152]	; (1d0c <usart_init+0x394>)
    1c72:	4798      	blx	r3
    1c74:	e007      	b.n	1c86 <usart_init+0x30e>
    1c76:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1c78:	2f04      	cmp	r7, #4
    1c7a:	d00d      	beq.n	1c98 <usart_init+0x320>
    1c7c:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c7e:	00bb      	lsls	r3, r7, #2
    1c80:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1c82:	2800      	cmp	r0, #0
    1c84:	d0f3      	beq.n	1c6e <usart_init+0x2f6>
		if (current_pinmux != PINMUX_UNUSED) {
    1c86:	1c43      	adds	r3, r0, #1
    1c88:	d0f5      	beq.n	1c76 <usart_init+0x2fe>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1c8a:	a90e      	add	r1, sp, #56	; 0x38
    1c8c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1c8e:	0c00      	lsrs	r0, r0, #16
    1c90:	b2c0      	uxtb	r0, r0
    1c92:	4b1f      	ldr	r3, [pc, #124]	; (1d10 <usart_init+0x398>)
    1c94:	4798      	blx	r3
    1c96:	e7ee      	b.n	1c76 <usart_init+0x2fe>
		module->callback[i]            = NULL;
    1c98:	2300      	movs	r3, #0
    1c9a:	60eb      	str	r3, [r5, #12]
    1c9c:	612b      	str	r3, [r5, #16]
    1c9e:	616b      	str	r3, [r5, #20]
    1ca0:	61ab      	str	r3, [r5, #24]
    1ca2:	61eb      	str	r3, [r5, #28]
    1ca4:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1ca6:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1ca8:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1caa:	2200      	movs	r2, #0
    1cac:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1cae:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1cb0:	3330      	adds	r3, #48	; 0x30
    1cb2:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1cb4:	3301      	adds	r3, #1
    1cb6:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1cb8:	3301      	adds	r3, #1
    1cba:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1cbc:	3301      	adds	r3, #1
    1cbe:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1cc0:	6828      	ldr	r0, [r5, #0]
    1cc2:	4b08      	ldr	r3, [pc, #32]	; (1ce4 <usart_init+0x36c>)
    1cc4:	4798      	blx	r3
    1cc6:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1cc8:	4912      	ldr	r1, [pc, #72]	; (1d14 <usart_init+0x39c>)
    1cca:	4b13      	ldr	r3, [pc, #76]	; (1d18 <usart_init+0x3a0>)
    1ccc:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1cce:	00a4      	lsls	r4, r4, #2
    1cd0:	4b12      	ldr	r3, [pc, #72]	; (1d1c <usart_init+0x3a4>)
    1cd2:	50e5      	str	r5, [r4, r3]
	return status_code;
    1cd4:	2300      	movs	r3, #0
    1cd6:	e665      	b.n	19a4 <usart_init+0x2c>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1cd8:	2310      	movs	r3, #16
    1cda:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1cdc:	2300      	movs	r3, #0
    1cde:	9307      	str	r3, [sp, #28]
    1ce0:	e6bf      	b.n	1a62 <usart_init+0xea>
    1ce2:	46c0      	nop			; (mov r8, r8)
    1ce4:	00001871 	.word	0x00001871
    1ce8:	40000800 	.word	0x40000800
    1cec:	000024cd 	.word	0x000024cd
    1cf0:	0000245d 	.word	0x0000245d
    1cf4:	000016a9 	.word	0x000016a9
    1cf8:	f0ffffff 	.word	0xf0ffffff
    1cfc:	41002000 	.word	0x41002000
    1d00:	000024f1 	.word	0x000024f1
    1d04:	000014b1 	.word	0x000014b1
    1d08:	000014d9 	.word	0x000014d9
    1d0c:	000016f5 	.word	0x000016f5
    1d10:	000025c9 	.word	0x000025c9
    1d14:	00001dbd 	.word	0x00001dbd
    1d18:	000018ad 	.word	0x000018ad
    1d1c:	20000488 	.word	0x20000488

00001d20 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1d20:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1d22:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1d24:	2a00      	cmp	r2, #0
    1d26:	d101      	bne.n	1d2c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1d28:	0018      	movs	r0, r3
    1d2a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1d2c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1d2e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d30:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1d32:	2a00      	cmp	r2, #0
    1d34:	d1f8      	bne.n	1d28 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d36:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1d38:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1d3a:	2a00      	cmp	r2, #0
    1d3c:	d1fc      	bne.n	1d38 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1d3e:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1d40:	2102      	movs	r1, #2
    1d42:	7e1a      	ldrb	r2, [r3, #24]
    1d44:	420a      	tst	r2, r1
    1d46:	d0fc      	beq.n	1d42 <usart_write_wait+0x22>
	return STATUS_OK;
    1d48:	2300      	movs	r3, #0
    1d4a:	e7ed      	b.n	1d28 <usart_write_wait+0x8>

00001d4c <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1d4c:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1d4e:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1d50:	2a00      	cmp	r2, #0
    1d52:	d101      	bne.n	1d58 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1d54:	0018      	movs	r0, r3
    1d56:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1d58:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1d5a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1d5c:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1d5e:	2a00      	cmp	r2, #0
    1d60:	d1f8      	bne.n	1d54 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d62:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1d64:	7e10      	ldrb	r0, [r2, #24]
    1d66:	0740      	lsls	r0, r0, #29
    1d68:	d5f4      	bpl.n	1d54 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1d6a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	d1fc      	bne.n	1d6a <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1d70:	8b53      	ldrh	r3, [r2, #26]
    1d72:	b2db      	uxtb	r3, r3
	if (error_code) {
    1d74:	0658      	lsls	r0, r3, #25
    1d76:	d01d      	beq.n	1db4 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1d78:	0798      	lsls	r0, r3, #30
    1d7a:	d503      	bpl.n	1d84 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1d7c:	2302      	movs	r3, #2
    1d7e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1d80:	3318      	adds	r3, #24
    1d82:	e7e7      	b.n	1d54 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1d84:	0758      	lsls	r0, r3, #29
    1d86:	d503      	bpl.n	1d90 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1d88:	2304      	movs	r3, #4
    1d8a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1d8c:	331a      	adds	r3, #26
    1d8e:	e7e1      	b.n	1d54 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1d90:	07d8      	lsls	r0, r3, #31
    1d92:	d503      	bpl.n	1d9c <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1d94:	2301      	movs	r3, #1
    1d96:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1d98:	3312      	adds	r3, #18
    1d9a:	e7db      	b.n	1d54 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1d9c:	06d8      	lsls	r0, r3, #27
    1d9e:	d503      	bpl.n	1da8 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1da0:	2310      	movs	r3, #16
    1da2:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1da4:	3332      	adds	r3, #50	; 0x32
    1da6:	e7d5      	b.n	1d54 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1da8:	069b      	lsls	r3, r3, #26
    1daa:	d503      	bpl.n	1db4 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1dac:	2320      	movs	r3, #32
    1dae:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1db0:	3321      	adds	r3, #33	; 0x21
    1db2:	e7cf      	b.n	1d54 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1db4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1db6:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1db8:	2300      	movs	r3, #0
    1dba:	e7cb      	b.n	1d54 <usart_read_wait+0x8>

00001dbc <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1dbe:	0080      	lsls	r0, r0, #2
    1dc0:	4b64      	ldr	r3, [pc, #400]	; (1f54 <_usart_interrupt_handler+0x198>)
    1dc2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1dc4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1dc6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1dc8:	2b00      	cmp	r3, #0
    1dca:	d1fc      	bne.n	1dc6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1dcc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1dce:	7da6      	ldrb	r6, [r4, #22]
    1dd0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1dd2:	2330      	movs	r3, #48	; 0x30
    1dd4:	5ceb      	ldrb	r3, [r5, r3]
    1dd6:	2231      	movs	r2, #49	; 0x31
    1dd8:	5caf      	ldrb	r7, [r5, r2]
    1dda:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1ddc:	07f3      	lsls	r3, r6, #31
    1dde:	d522      	bpl.n	1e26 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1de0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1de2:	b29b      	uxth	r3, r3
    1de4:	2b00      	cmp	r3, #0
    1de6:	d01c      	beq.n	1e22 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1de8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1dea:	7813      	ldrb	r3, [r2, #0]
    1dec:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1dee:	1c51      	adds	r1, r2, #1
    1df0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1df2:	7969      	ldrb	r1, [r5, #5]
    1df4:	2901      	cmp	r1, #1
    1df6:	d00e      	beq.n	1e16 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1df8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1dfa:	05db      	lsls	r3, r3, #23
    1dfc:	0ddb      	lsrs	r3, r3, #23
    1dfe:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1e00:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1e02:	3b01      	subs	r3, #1
    1e04:	b29b      	uxth	r3, r3
    1e06:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1e08:	2b00      	cmp	r3, #0
    1e0a:	d10c      	bne.n	1e26 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e0c:	3301      	adds	r3, #1
    1e0e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1e10:	3301      	adds	r3, #1
    1e12:	75a3      	strb	r3, [r4, #22]
    1e14:	e007      	b.n	1e26 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1e16:	7851      	ldrb	r1, [r2, #1]
    1e18:	0209      	lsls	r1, r1, #8
    1e1a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1e1c:	3202      	adds	r2, #2
    1e1e:	62aa      	str	r2, [r5, #40]	; 0x28
    1e20:	e7eb      	b.n	1dfa <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e22:	2301      	movs	r3, #1
    1e24:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1e26:	07b3      	lsls	r3, r6, #30
    1e28:	d506      	bpl.n	1e38 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1e2a:	2302      	movs	r3, #2
    1e2c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1e2e:	2200      	movs	r2, #0
    1e30:	3331      	adds	r3, #49	; 0x31
    1e32:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1e34:	07fb      	lsls	r3, r7, #31
    1e36:	d41e      	bmi.n	1e76 <_usart_interrupt_handler+0xba>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1e38:	0773      	lsls	r3, r6, #29
    1e3a:	d568      	bpl.n	1f0e <_usart_interrupt_handler+0x152>

		if (module->remaining_rx_buffer_length) {
    1e3c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1e3e:	b29b      	uxth	r3, r3
    1e40:	2b00      	cmp	r3, #0
    1e42:	d062      	beq.n	1f0a <_usart_interrupt_handler+0x14e>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e44:	8b63      	ldrh	r3, [r4, #26]
    1e46:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1e48:	071a      	lsls	r2, r3, #28
    1e4a:	d418      	bmi.n	1e7e <_usart_interrupt_handler+0xc2>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e4c:	227f      	movs	r2, #127	; 0x7f
    1e4e:	4013      	ands	r3, r2
				error_code &= ~SERCOM_USART_STATUS_CTS;
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    1e50:	065a      	lsls	r2, r3, #25
    1e52:	d501      	bpl.n	1e58 <_usart_interrupt_handler+0x9c>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    1e54:	2240      	movs	r2, #64	; 0x40
    1e56:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1e58:	2b00      	cmp	r3, #0
    1e5a:	d033      	beq.n	1ec4 <_usart_interrupt_handler+0x108>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1e5c:	079a      	lsls	r2, r3, #30
    1e5e:	d511      	bpl.n	1e84 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1e60:	221a      	movs	r2, #26
    1e62:	2332      	movs	r3, #50	; 0x32
    1e64:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1e66:	3b30      	subs	r3, #48	; 0x30
    1e68:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1e6a:	077b      	lsls	r3, r7, #29
    1e6c:	d54f      	bpl.n	1f0e <_usart_interrupt_handler+0x152>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1e6e:	0028      	movs	r0, r5
    1e70:	696b      	ldr	r3, [r5, #20]
    1e72:	4798      	blx	r3
    1e74:	e04b      	b.n	1f0e <_usart_interrupt_handler+0x152>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1e76:	0028      	movs	r0, r5
    1e78:	68eb      	ldr	r3, [r5, #12]
    1e7a:	4798      	blx	r3
    1e7c:	e7dc      	b.n	1e38 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1e7e:	2277      	movs	r2, #119	; 0x77
    1e80:	4013      	ands	r3, r2
    1e82:	e7e5      	b.n	1e50 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1e84:	075a      	lsls	r2, r3, #29
    1e86:	d505      	bpl.n	1e94 <_usart_interrupt_handler+0xd8>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1e88:	221e      	movs	r2, #30
    1e8a:	2332      	movs	r3, #50	; 0x32
    1e8c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e8e:	3b2e      	subs	r3, #46	; 0x2e
    1e90:	8363      	strh	r3, [r4, #26]
    1e92:	e7ea      	b.n	1e6a <_usart_interrupt_handler+0xae>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e94:	07da      	lsls	r2, r3, #31
    1e96:	d505      	bpl.n	1ea4 <_usart_interrupt_handler+0xe8>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1e98:	2213      	movs	r2, #19
    1e9a:	2332      	movs	r3, #50	; 0x32
    1e9c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e9e:	3b31      	subs	r3, #49	; 0x31
    1ea0:	8363      	strh	r3, [r4, #26]
    1ea2:	e7e2      	b.n	1e6a <_usart_interrupt_handler+0xae>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1ea4:	06da      	lsls	r2, r3, #27
    1ea6:	d505      	bpl.n	1eb4 <_usart_interrupt_handler+0xf8>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1ea8:	2242      	movs	r2, #66	; 0x42
    1eaa:	2332      	movs	r3, #50	; 0x32
    1eac:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1eae:	3b22      	subs	r3, #34	; 0x22
    1eb0:	8363      	strh	r3, [r4, #26]
    1eb2:	e7da      	b.n	1e6a <_usart_interrupt_handler+0xae>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1eb4:	069b      	lsls	r3, r3, #26
    1eb6:	d5d8      	bpl.n	1e6a <_usart_interrupt_handler+0xae>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1eb8:	2241      	movs	r2, #65	; 0x41
    1eba:	2332      	movs	r3, #50	; 0x32
    1ebc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1ebe:	3b12      	subs	r3, #18
    1ec0:	8363      	strh	r3, [r4, #26]
    1ec2:	e7d2      	b.n	1e6a <_usart_interrupt_handler+0xae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1ec4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1ec6:	05db      	lsls	r3, r3, #23
    1ec8:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1eca:	b2da      	uxtb	r2, r3
    1ecc:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1ece:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1ed0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1ed2:	1c51      	adds	r1, r2, #1
    1ed4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1ed6:	7969      	ldrb	r1, [r5, #5]
    1ed8:	2901      	cmp	r1, #1
    1eda:	d010      	beq.n	1efe <_usart_interrupt_handler+0x142>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1edc:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1ede:	3b01      	subs	r3, #1
    1ee0:	b29b      	uxth	r3, r3
    1ee2:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d112      	bne.n	1f0e <_usart_interrupt_handler+0x152>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ee8:	3304      	adds	r3, #4
    1eea:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1eec:	2200      	movs	r2, #0
    1eee:	332e      	adds	r3, #46	; 0x2e
    1ef0:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1ef2:	07bb      	lsls	r3, r7, #30
    1ef4:	d50b      	bpl.n	1f0e <_usart_interrupt_handler+0x152>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1ef6:	0028      	movs	r0, r5
    1ef8:	692b      	ldr	r3, [r5, #16]
    1efa:	4798      	blx	r3
    1efc:	e007      	b.n	1f0e <_usart_interrupt_handler+0x152>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1efe:	0a1b      	lsrs	r3, r3, #8
    1f00:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1f02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1f04:	3301      	adds	r3, #1
    1f06:	626b      	str	r3, [r5, #36]	; 0x24
    1f08:	e7e8      	b.n	1edc <_usart_interrupt_handler+0x120>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1f0a:	2304      	movs	r3, #4
    1f0c:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1f0e:	06f3      	lsls	r3, r6, #27
    1f10:	d504      	bpl.n	1f1c <_usart_interrupt_handler+0x160>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1f12:	2310      	movs	r3, #16
    1f14:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1f16:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1f18:	06fb      	lsls	r3, r7, #27
    1f1a:	d40e      	bmi.n	1f3a <_usart_interrupt_handler+0x17e>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1f1c:	06b3      	lsls	r3, r6, #26
    1f1e:	d504      	bpl.n	1f2a <_usart_interrupt_handler+0x16e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1f20:	2320      	movs	r3, #32
    1f22:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1f24:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1f26:	073b      	lsls	r3, r7, #28
    1f28:	d40b      	bmi.n	1f42 <_usart_interrupt_handler+0x186>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1f2a:	0733      	lsls	r3, r6, #28
    1f2c:	d504      	bpl.n	1f38 <_usart_interrupt_handler+0x17c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1f2e:	2308      	movs	r3, #8
    1f30:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1f32:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1f34:	06bb      	lsls	r3, r7, #26
    1f36:	d408      	bmi.n	1f4a <_usart_interrupt_handler+0x18e>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1f3a:	0028      	movs	r0, r5
    1f3c:	69eb      	ldr	r3, [r5, #28]
    1f3e:	4798      	blx	r3
    1f40:	e7ec      	b.n	1f1c <_usart_interrupt_handler+0x160>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1f42:	0028      	movs	r0, r5
    1f44:	69ab      	ldr	r3, [r5, #24]
    1f46:	4798      	blx	r3
    1f48:	e7ef      	b.n	1f2a <_usart_interrupt_handler+0x16e>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1f4a:	6a2b      	ldr	r3, [r5, #32]
    1f4c:	0028      	movs	r0, r5
    1f4e:	4798      	blx	r3
}
    1f50:	e7f2      	b.n	1f38 <_usart_interrupt_handler+0x17c>
    1f52:	46c0      	nop			; (mov r8, r8)
    1f54:	20000488 	.word	0x20000488

00001f58 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1f58:	b510      	push	{r4, lr}
	switch (clock_source) {
    1f5a:	2807      	cmp	r0, #7
    1f5c:	d803      	bhi.n	1f66 <system_clock_source_get_hz+0xe>
    1f5e:	0080      	lsls	r0, r0, #2
    1f60:	4b0f      	ldr	r3, [pc, #60]	; (1fa0 <system_clock_source_get_hz+0x48>)
    1f62:	581b      	ldr	r3, [r3, r0]
    1f64:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    1f66:	2000      	movs	r0, #0
    1f68:	e018      	b.n	1f9c <system_clock_source_get_hz+0x44>
		return _system_clock_inst.xosc.frequency;
    1f6a:	4b0e      	ldr	r3, [pc, #56]	; (1fa4 <system_clock_source_get_hz+0x4c>)
    1f6c:	6858      	ldr	r0, [r3, #4]
    1f6e:	e015      	b.n	1f9c <system_clock_source_get_hz+0x44>
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    1f70:	4b0d      	ldr	r3, [pc, #52]	; (1fa8 <system_clock_source_get_hz+0x50>)
    1f72:	7d59      	ldrb	r1, [r3, #21]
    1f74:	0709      	lsls	r1, r1, #28
    1f76:	0f09      	lsrs	r1, r1, #28
    1f78:	3101      	adds	r1, #1
    1f7a:	480c      	ldr	r0, [pc, #48]	; (1fac <system_clock_source_get_hz+0x54>)
    1f7c:	4b0c      	ldr	r3, [pc, #48]	; (1fb0 <system_clock_source_get_hz+0x58>)
    1f7e:	4798      	blx	r3
    1f80:	e00c      	b.n	1f9c <system_clock_source_get_hz+0x44>
		return _system_clock_inst.xosc32k.frequency;
    1f82:	4b08      	ldr	r3, [pc, #32]	; (1fa4 <system_clock_source_get_hz+0x4c>)
    1f84:	6898      	ldr	r0, [r3, #8]
    1f86:	e009      	b.n	1f9c <system_clock_source_get_hz+0x44>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1f88:	4b07      	ldr	r3, [pc, #28]	; (1fa8 <system_clock_source_get_hz+0x50>)
    1f8a:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    1f8c:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1f8e:	079b      	lsls	r3, r3, #30
    1f90:	d504      	bpl.n	1f9c <system_clock_source_get_hz+0x44>
		return _system_clock_inst.dpll.frequency;
    1f92:	4b04      	ldr	r3, [pc, #16]	; (1fa4 <system_clock_source_get_hz+0x4c>)
    1f94:	6818      	ldr	r0, [r3, #0]
    1f96:	e001      	b.n	1f9c <system_clock_source_get_hz+0x44>
		return 32768UL;
    1f98:	2080      	movs	r0, #128	; 0x80
    1f9a:	0200      	lsls	r0, r0, #8
	}
}
    1f9c:	bd10      	pop	{r4, pc}
    1f9e:	46c0      	nop			; (mov r8, r8)
    1fa0:	00004c5c 	.word	0x00004c5c
    1fa4:	20000358 	.word	0x20000358
    1fa8:	40001000 	.word	0x40001000
    1fac:	02dc6c00 	.word	0x02dc6c00
    1fb0:	0000351d 	.word	0x0000351d

00001fb4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fb6:	46de      	mov	lr, fp
    1fb8:	4657      	mov	r7, sl
    1fba:	464e      	mov	r6, r9
    1fbc:	4645      	mov	r5, r8
    1fbe:	b5e0      	push	{r5, r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    1fc0:	4a25      	ldr	r2, [pc, #148]	; (2058 <STACK_SIZE+0x58>)
    1fc2:	8a93      	ldrh	r3, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    1fc4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1fc6:	7801      	ldrb	r1, [r0, #0]
    1fc8:	424c      	negs	r4, r1
    1fca:	414c      	adcs	r4, r1
    1fcc:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    1fce:	7881      	ldrb	r1, [r0, #2]
    1fd0:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    1fd2:	78c1      	ldrb	r1, [r0, #3]
    1fd4:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    1fd6:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1fd8:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    1fda:	7a81      	ldrb	r1, [r0, #10]
    1fdc:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1fde:	491f      	ldr	r1, [pc, #124]	; (205c <STACK_SIZE+0x5c>)
    1fe0:	6844      	ldr	r4, [r0, #4]
    1fe2:	608c      	str	r4, [r1, #8]

	OSC32KCTRL->CFDCTRL.reg =
		(config->clock_failure_detector_prescaler << OSC32KCTRL_CFDCTRL_CFDPRESC_Pos) |
    1fe4:	7ac1      	ldrb	r1, [r0, #11]
    1fe6:	0089      	lsls	r1, r1, #2
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
		(config->enable_clock_switch_back << OSC32KCTRL_CFDCTRL_SWBACK_Pos);
    1fe8:	7b84      	ldrb	r4, [r0, #14]
    1fea:	0064      	lsls	r4, r4, #1
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
    1fec:	4321      	orrs	r1, r4
    1fee:	7b44      	ldrb	r4, [r0, #13]
    1ff0:	4321      	orrs	r1, r4
    1ff2:	b2c9      	uxtb	r1, r1
	OSC32KCTRL->CFDCTRL.reg =
    1ff4:	7591      	strb	r1, [r2, #22]

	OSC32KCTRL->EVCTRL.reg =
			(config->enable_clock_failure_detector_event_outut << OSC32KCTRL_EVCTRL_CFDEO_Pos);
    1ff6:	7b01      	ldrb	r1, [r0, #12]
	OSC32KCTRL->EVCTRL.reg =
    1ff8:	75d1      	strb	r1, [r2, #23]

	OSC32KCTRL->XOSC32K = temp;
    1ffa:	2101      	movs	r1, #1
    1ffc:	4648      	mov	r0, r9
    1ffe:	0080      	lsls	r0, r0, #2
    2000:	2404      	movs	r4, #4
    2002:	43a3      	bics	r3, r4
    2004:	4303      	orrs	r3, r0
    2006:	4640      	mov	r0, r8
    2008:	4008      	ands	r0, r1
    200a:	00c0      	lsls	r0, r0, #3
    200c:	3404      	adds	r4, #4
    200e:	43a3      	bics	r3, r4
    2010:	4303      	orrs	r3, r0
    2012:	4660      	mov	r0, ip
    2014:	4008      	ands	r0, r1
    2016:	0100      	lsls	r0, r0, #4
    2018:	3408      	adds	r4, #8
    201a:	43a3      	bics	r3, r4
    201c:	4303      	orrs	r3, r0
    201e:	400f      	ands	r7, r1
    2020:	01bf      	lsls	r7, r7, #6
    2022:	2040      	movs	r0, #64	; 0x40
    2024:	4383      	bics	r3, r0
    2026:	433b      	orrs	r3, r7
    2028:	400e      	ands	r6, r1
    202a:	01f6      	lsls	r6, r6, #7
    202c:	3040      	adds	r0, #64	; 0x40
    202e:	4383      	bics	r3, r0
    2030:	4333      	orrs	r3, r6
    2032:	3879      	subs	r0, #121	; 0x79
    2034:	4005      	ands	r5, r0
    2036:	022d      	lsls	r5, r5, #8
    2038:	4809      	ldr	r0, [pc, #36]	; (2060 <STACK_SIZE+0x60>)
    203a:	4003      	ands	r3, r0
    203c:	432b      	orrs	r3, r5
    203e:	4658      	mov	r0, fp
    2040:	4001      	ands	r1, r0
    2042:	0309      	lsls	r1, r1, #12
    2044:	4807      	ldr	r0, [pc, #28]	; (2064 <STACK_SIZE+0x64>)
    2046:	4003      	ands	r3, r0
    2048:	430b      	orrs	r3, r1
    204a:	8293      	strh	r3, [r2, #20]
}
    204c:	bc3c      	pop	{r2, r3, r4, r5}
    204e:	4690      	mov	r8, r2
    2050:	4699      	mov	r9, r3
    2052:	46a2      	mov	sl, r4
    2054:	46ab      	mov	fp, r5
    2056:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2058:	40001400 	.word	0x40001400
    205c:	20000358 	.word	0x20000358
    2060:	fffff8ff 	.word	0xfffff8ff
    2064:	ffffefff 	.word	0xffffefff

00002068 <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    2068:	b570      	push	{r4, r5, r6, lr}
    206a:	0004      	movs	r4, r0

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    206c:	68c3      	ldr	r3, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    206e:	7d02      	ldrb	r2, [r0, #20]
    2070:	2a01      	cmp	r2, #1
    2072:	d04e      	beq.n	2112 <system_clock_source_dpll_set_config+0xaa>
		refclk = refclk / config->reference_divider;
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    2074:	68a2      	ldr	r2, [r4, #8]
    2076:	0110      	lsls	r0, r2, #4
    2078:	0019      	movs	r1, r3
    207a:	4b29      	ldr	r3, [pc, #164]	; (2120 <system_clock_source_dpll_set_config+0xb8>)
    207c:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
    207e:	220f      	movs	r2, #15
    2080:	4002      	ands	r2, r0
	tmpldr = (tmpldr >> 4) - 1;
    2082:	0903      	lsrs	r3, r0, #4

	OSCCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << OSCCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    2084:	7821      	ldrb	r1, [r4, #0]
    2086:	01c9      	lsls	r1, r1, #7
			((uint32_t)config->run_in_standby << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos);
    2088:	7865      	ldrb	r5, [r4, #1]
    208a:	01ad      	lsls	r5, r5, #6
			((uint32_t)config->on_demand << OSCCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    208c:	4329      	orrs	r1, r5
    208e:	b2c9      	uxtb	r1, r1
	OSCCTRL->DPLLCTRLA.reg =
    2090:	4d24      	ldr	r5, [pc, #144]	; (2124 <system_clock_source_dpll_set_config+0xbc>)
    2092:	7729      	strb	r1, [r5, #28]

	OSCCTRL->DPLLRATIO.reg =
			OSCCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    2094:	0411      	lsls	r1, r2, #16
	tmpldr = (tmpldr >> 4) - 1;
    2096:	3b01      	subs	r3, #1
			OSCCTRL_DPLLRATIO_LDR(tmpldr);
    2098:	051b      	lsls	r3, r3, #20
    209a:	0d1b      	lsrs	r3, r3, #20
			OSCCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    209c:	430b      	orrs	r3, r1
	OSCCTRL->DPLLRATIO.reg =
    209e:	622b      	str	r3, [r5, #32]

	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLRATIO){
    20a0:	002e      	movs	r6, r5
    20a2:	252c      	movs	r5, #44	; 0x2c
    20a4:	2104      	movs	r1, #4
    20a6:	5d73      	ldrb	r3, [r6, r5]
    20a8:	420b      	tst	r3, r1
    20aa:	d1fc      	bne.n	20a6 <system_clock_source_dpll_set_config+0x3e>
		}

	OSCCTRL->DPLLCTRLB.reg =
			OSCCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << OSCCTRL_DPLLCTRLB_LBYPASS_Pos) |
    20ac:	78a3      	ldrb	r3, [r4, #2]
    20ae:	031b      	lsls	r3, r3, #12
			OSCCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			OSCCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << OSCCTRL_DPLLCTRLB_WUF_Pos) |
    20b0:	78e1      	ldrb	r1, [r4, #3]
    20b2:	00c9      	lsls	r1, r1, #3
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
    20b4:	430b      	orrs	r3, r1
    20b6:	7921      	ldrb	r1, [r4, #4]
    20b8:	0089      	lsls	r1, r1, #2
    20ba:	430b      	orrs	r3, r1
			OSCCTRL_DPLLCTRLB_FILTER(config->filter);
    20bc:	7ca1      	ldrb	r1, [r4, #18]
    20be:	2503      	movs	r5, #3
    20c0:	4029      	ands	r1, r5
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
    20c2:	430b      	orrs	r3, r1
			OSCCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    20c4:	8a21      	ldrh	r1, [r4, #16]
    20c6:	0409      	lsls	r1, r1, #16
    20c8:	4e17      	ldr	r6, [pc, #92]	; (2128 <system_clock_source_dpll_set_config+0xc0>)
    20ca:	4031      	ands	r1, r6
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
    20cc:	430b      	orrs	r3, r1
			OSCCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    20ce:	7ce1      	ldrb	r1, [r4, #19]
    20d0:	0209      	lsls	r1, r1, #8
    20d2:	26e0      	movs	r6, #224	; 0xe0
    20d4:	00f6      	lsls	r6, r6, #3
    20d6:	4031      	ands	r1, r6
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
    20d8:	430b      	orrs	r3, r1
			OSCCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    20da:	7d26      	ldrb	r6, [r4, #20]
    20dc:	0136      	lsls	r6, r6, #4
    20de:	2130      	movs	r1, #48	; 0x30
    20e0:	4031      	ands	r1, r6
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
    20e2:	430b      	orrs	r3, r1
	OSCCTRL->DPLLCTRLB.reg =
    20e4:	490f      	ldr	r1, [pc, #60]	; (2124 <system_clock_source_dpll_set_config+0xbc>)
    20e6:	624b      	str	r3, [r1, #36]	; 0x24

	OSCCTRL->DPLLPRESC.reg  = OSCCTRL_DPLLPRESC_PRESC(config->prescaler);
    20e8:	7d63      	ldrb	r3, [r4, #21]
    20ea:	401d      	ands	r5, r3
    20ec:	2328      	movs	r3, #40	; 0x28
    20ee:	54cd      	strb	r5, [r1, r3]
	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLPRESC){
    20f0:	000e      	movs	r6, r1
    20f2:	252c      	movs	r5, #44	; 0x2c
    20f4:	2108      	movs	r1, #8
    20f6:	5d73      	ldrb	r3, [r6, r5]
    20f8:	420b      	tst	r3, r1
    20fa:	d1fc      	bne.n	20f6 <system_clock_source_dpll_set_config+0x8e>
	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16) / (2^PRESC)
	 */
	_system_clock_inst.dpll.frequency =
			(config->reference_frequency *
			 (((tmpldr + 1) << 4) + tmpldrfrac)
    20fc:	230f      	movs	r3, #15
    20fe:	4398      	bics	r0, r3
    2100:	1882      	adds	r2, r0, r2
			(config->reference_frequency *
    2102:	68e3      	ldr	r3, [r4, #12]
    2104:	435a      	muls	r2, r3
			) >> (4 + config->prescaler);
    2106:	7d63      	ldrb	r3, [r4, #21]
    2108:	3304      	adds	r3, #4
    210a:	40da      	lsrs	r2, r3
	_system_clock_inst.dpll.frequency =
    210c:	4b07      	ldr	r3, [pc, #28]	; (212c <system_clock_source_dpll_set_config+0xc4>)
    210e:	601a      	str	r2, [r3, #0]
}
    2110:	bd70      	pop	{r4, r5, r6, pc}
		refclk = refclk / config->reference_divider;
    2112:	8a01      	ldrh	r1, [r0, #16]
    2114:	0018      	movs	r0, r3
    2116:	4b02      	ldr	r3, [pc, #8]	; (2120 <system_clock_source_dpll_set_config+0xb8>)
    2118:	4798      	blx	r3
    211a:	0003      	movs	r3, r0
    211c:	e7aa      	b.n	2074 <system_clock_source_dpll_set_config+0xc>
    211e:	46c0      	nop			; (mov r8, r8)
    2120:	0000351d 	.word	0x0000351d
    2124:	40001000 	.word	0x40001000
    2128:	07ff0000 	.word	0x07ff0000
    212c:	20000358 	.word	0x20000358

00002130 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2130:	2807      	cmp	r0, #7
    2132:	d803      	bhi.n	213c <system_clock_source_enable+0xc>
    2134:	0080      	lsls	r0, r0, #2
    2136:	4b18      	ldr	r3, [pc, #96]	; (2198 <system_clock_source_enable+0x68>)
    2138:	581b      	ldr	r3, [r3, r0]
    213a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    213c:	2017      	movs	r0, #23
    213e:	e029      	b.n	2194 <system_clock_source_enable+0x64>
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
    2140:	4a16      	ldr	r2, [pc, #88]	; (219c <system_clock_source_enable+0x6c>)
    2142:	7d13      	ldrb	r3, [r2, #20]
    2144:	2102      	movs	r1, #2
    2146:	430b      	orrs	r3, r1
    2148:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    214a:	2000      	movs	r0, #0
    214c:	e022      	b.n	2194 <system_clock_source_enable+0x64>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    214e:	4a14      	ldr	r2, [pc, #80]	; (21a0 <system_clock_source_enable+0x70>)
    2150:	6993      	ldr	r3, [r2, #24]
    2152:	2102      	movs	r1, #2
    2154:	430b      	orrs	r3, r1
    2156:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2158:	2000      	movs	r0, #0
		break;
    215a:	e01b      	b.n	2194 <system_clock_source_enable+0x64>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    215c:	4a0f      	ldr	r2, [pc, #60]	; (219c <system_clock_source_enable+0x6c>)
    215e:	8a13      	ldrh	r3, [r2, #16]
    2160:	2102      	movs	r1, #2
    2162:	430b      	orrs	r3, r1
    2164:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2166:	2000      	movs	r0, #0
		break;
    2168:	e014      	b.n	2194 <system_clock_source_enable+0x64>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    216a:	4a0d      	ldr	r2, [pc, #52]	; (21a0 <system_clock_source_enable+0x70>)
    216c:	8a93      	ldrh	r3, [r2, #20]
    216e:	2102      	movs	r1, #2
    2170:	430b      	orrs	r3, r1
    2172:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2174:	2000      	movs	r0, #0
		break;
    2176:	e00d      	b.n	2194 <system_clock_source_enable+0x64>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    2178:	4a08      	ldr	r2, [pc, #32]	; (219c <system_clock_source_enable+0x6c>)
    217a:	7f13      	ldrb	r3, [r2, #28]
    217c:	2102      	movs	r1, #2
    217e:	430b      	orrs	r3, r1
    2180:	7713      	strb	r3, [r2, #28]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    2182:	0010      	movs	r0, r2
    2184:	312a      	adds	r1, #42	; 0x2a
    2186:	2202      	movs	r2, #2
    2188:	5c43      	ldrb	r3, [r0, r1]
    218a:	4213      	tst	r3, r2
    218c:	d1fc      	bne.n	2188 <system_clock_source_enable+0x58>
	return STATUS_OK;
    218e:	2000      	movs	r0, #0
    2190:	e000      	b.n	2194 <system_clock_source_enable+0x64>
		return STATUS_OK;
    2192:	2000      	movs	r0, #0
}
    2194:	4770      	bx	lr
    2196:	46c0      	nop			; (mov r8, r8)
    2198:	00004c7c 	.word	0x00004c7c
    219c:	40001000 	.word	0x40001000
    21a0:	40001400 	.word	0x40001400

000021a4 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    21a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    21a6:	46c6      	mov	lr, r8
    21a8:	b500      	push	{lr}
    21aa:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    21ac:	2203      	movs	r2, #3
    21ae:	4b3f      	ldr	r3, [pc, #252]	; (22ac <system_clock_init+0x108>)
    21b0:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    21b2:	4a3f      	ldr	r2, [pc, #252]	; (22b0 <system_clock_init+0x10c>)
    21b4:	6853      	ldr	r3, [r2, #4]
    21b6:	211e      	movs	r1, #30
    21b8:	438b      	bics	r3, r1
    21ba:	3918      	subs	r1, #24
    21bc:	430b      	orrs	r3, r1
    21be:	6053      	str	r3, [r2, #4]
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    21c0:	a80a      	add	r0, sp, #40	; 0x28
    21c2:	2300      	movs	r3, #0
    21c4:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    21c6:	2280      	movs	r2, #128	; 0x80
    21c8:	0212      	lsls	r2, r2, #8
    21ca:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    21cc:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    21ce:	2201      	movs	r2, #1
    21d0:	70c2      	strb	r2, [r0, #3]
	config->write_once          = false;
    21d2:	7283      	strb	r3, [r0, #10]
	config->clock_failure_detector_prescaler = SYSTEM_CLOCK_XOSC32K_FAILURE_DETECTOR_PRESCALER_1;
    21d4:	72c3      	strb	r3, [r0, #11]
	config->enable_clock_failure_detector_event_outut = false;
    21d6:	7303      	strb	r3, [r0, #12]
	config->enable_clock_failure_detector = false;
    21d8:	7343      	strb	r3, [r0, #13]
	config->enable_clock_switch_back = false;
    21da:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    21dc:	3902      	subs	r1, #2
    21de:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    21e0:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    21e2:	7202      	strb	r2, [r0, #8]
	xosc32k_conf.enable_clock_failure_detector    = CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_ENABLE;
	xosc32k_conf.enable_clock_failure_detector_event_outut =
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    21e4:	4b33      	ldr	r3, [pc, #204]	; (22b4 <system_clock_init+0x110>)
    21e6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    21e8:	2005      	movs	r0, #5
    21ea:	4b33      	ldr	r3, [pc, #204]	; (22b8 <system_clock_init+0x114>)
    21ec:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    21ee:	4933      	ldr	r1, [pc, #204]	; (22bc <system_clock_init+0x118>)
    21f0:	2201      	movs	r2, #1
    21f2:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    21f4:	421a      	tst	r2, r3
    21f6:	d0fc      	beq.n	21f2 <system_clock_init+0x4e>
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    21f8:	4b31      	ldr	r3, [pc, #196]	; (22c0 <system_clock_init+0x11c>)
    21fa:	7d1a      	ldrb	r2, [r3, #20]
    21fc:	2180      	movs	r1, #128	; 0x80
    21fe:	430a      	orrs	r2, r1
    2200:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    2202:	2202      	movs	r2, #2
    2204:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    2206:	001a      	movs	r2, r3
    2208:	6993      	ldr	r3, [r2, #24]
    220a:	2b00      	cmp	r3, #0
    220c:	d1fc      	bne.n	2208 <system_clock_init+0x64>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    220e:	4b2d      	ldr	r3, [pc, #180]	; (22c4 <system_clock_init+0x120>)
    2210:	4798      	blx	r3
	config->division_factor    = 1;
    2212:	ad01      	add	r5, sp, #4
    2214:	2601      	movs	r6, #1
    2216:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2218:	2400      	movs	r4, #0
    221a:	706c      	strb	r4, [r5, #1]
	config->output_enable      = false;
    221c:	726c      	strb	r4, [r5, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    221e:	2305      	movs	r3, #5
    2220:	702b      	strb	r3, [r5, #0]
    2222:	722e      	strb	r6, [r5, #8]
    2224:	0029      	movs	r1, r5
    2226:	2001      	movs	r0, #1
    2228:	4b27      	ldr	r3, [pc, #156]	; (22c8 <system_clock_init+0x124>)
    222a:	4698      	mov	r8, r3
    222c:	4798      	blx	r3
    222e:	2001      	movs	r0, #1
    2230:	4f26      	ldr	r7, [pc, #152]	; (22cc <system_clock_init+0x128>)
    2232:	47b8      	blx	r7
	config->division_factor    = 1;
    2234:	606e      	str	r6, [r5, #4]
	config->high_when_disabled = false;
    2236:	706c      	strb	r4, [r5, #1]
	config->run_in_standby     = false;
    2238:	722c      	strb	r4, [r5, #8]
	config->output_enable      = false;
    223a:	726c      	strb	r4, [r5, #9]
    223c:	2307      	movs	r3, #7
    223e:	702b      	strb	r3, [r5, #0]
    2240:	0029      	movs	r1, r5
    2242:	2008      	movs	r0, #8
    2244:	47c0      	blx	r8
    2246:	2008      	movs	r0, #8
    2248:	47b8      	blx	r7
	config->lock_bypass         = false;
    224a:	a804      	add	r0, sp, #16
    224c:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
    224e:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
    2250:	7104      	strb	r4, [r0, #4]
	config->output_frequency    = 48000000;
    2252:	4b1f      	ldr	r3, [pc, #124]	; (22d0 <system_clock_init+0x12c>)
    2254:	6083      	str	r3, [r0, #8]
	config->reference_divider   = 1;
    2256:	8206      	strh	r6, [r0, #16]
	config->prescaler           = SYSTEM_CLOCK_SOURCE_DPLL_DIV_1;
    2258:	7544      	strb	r4, [r0, #21]
	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    225a:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    225c:	7484      	strb	r4, [r0, #18]
		Assert(false);
	}
	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
    225e:	7004      	strb	r4, [r0, #0]
	dpll_config.run_in_standby   = CONF_CLOCK_DPLL_RUN_IN_STANDBY;
    2260:	2301      	movs	r3, #1
    2262:	7043      	strb	r3, [r0, #1]
	dpll_config.wake_up_fast     = CONF_CLOCK_DPLL_WAKE_UP_FAST;
	dpll_config.low_power_enable = CONF_CLOCK_DPLL_LOW_POWER_ENABLE;

	dpll_config.filter           = CONF_CLOCK_DPLL_FILTER;

	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
    2264:	7504      	strb	r4, [r0, #20]
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
    2266:	4b1b      	ldr	r3, [pc, #108]	; (22d4 <system_clock_init+0x130>)
    2268:	60c3      	str	r3, [r0, #12]
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
	dpll_config.prescaler           = CONF_CLOCK_DPLL_PRESCALER;

	system_clock_source_dpll_set_config(&dpll_config);
    226a:	4b1b      	ldr	r3, [pc, #108]	; (22d8 <system_clock_init+0x134>)
    226c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    226e:	2007      	movs	r0, #7
    2270:	4b11      	ldr	r3, [pc, #68]	; (22b8 <system_clock_init+0x114>)
    2272:	4798      	blx	r3
		return ((OSCCTRL->DPLLSTATUS.reg &
    2274:	4812      	ldr	r0, [pc, #72]	; (22c0 <system_clock_init+0x11c>)
    2276:	2130      	movs	r1, #48	; 0x30
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    2278:	2203      	movs	r2, #3
		return ((OSCCTRL->DPLLSTATUS.reg &
    227a:	5c43      	ldrb	r3, [r0, r1]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    227c:	4013      	ands	r3, r2
    227e:	2b03      	cmp	r3, #3
    2280:	d1fb      	bne.n	227a <system_clock_init+0xd6>
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    2282:	3b02      	subs	r3, #2
    2284:	4a15      	ldr	r2, [pc, #84]	; (22dc <system_clock_init+0x138>)
    2286:	7113      	strb	r3, [r2, #4]
	config->division_factor    = 1;
    2288:	a901      	add	r1, sp, #4
    228a:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    228c:	2200      	movs	r2, #0
    228e:	704a      	strb	r2, [r1, #1]
	config->output_enable      = false;
    2290:	724a      	strb	r2, [r1, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2292:	3207      	adds	r2, #7
    2294:	700a      	strb	r2, [r1, #0]
    2296:	720b      	strb	r3, [r1, #8]
    2298:	2000      	movs	r0, #0
    229a:	4b0b      	ldr	r3, [pc, #44]	; (22c8 <system_clock_init+0x124>)
    229c:	4798      	blx	r3
    229e:	2000      	movs	r0, #0
    22a0:	4b0a      	ldr	r3, [pc, #40]	; (22cc <system_clock_init+0x128>)
    22a2:	4798      	blx	r3
#endif

}
    22a4:	b00e      	add	sp, #56	; 0x38
    22a6:	bc04      	pop	{r2}
    22a8:	4690      	mov	r8, r2
    22aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22ac:	40001800 	.word	0x40001800
    22b0:	41004000 	.word	0x41004000
    22b4:	00001fb5 	.word	0x00001fb5
    22b8:	00002131 	.word	0x00002131
    22bc:	40001400 	.word	0x40001400
    22c0:	40001000 	.word	0x40001000
    22c4:	000022e1 	.word	0x000022e1
    22c8:	00002305 	.word	0x00002305
    22cc:	000023b1 	.word	0x000023b1
    22d0:	02dc6c00 	.word	0x02dc6c00
    22d4:	00007fff 	.word	0x00007fff
    22d8:	00002069 	.word	0x00002069
    22dc:	40000800 	.word	0x40000800

000022e0 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    22e0:	4a06      	ldr	r2, [pc, #24]	; (22fc <system_gclk_init+0x1c>)
    22e2:	6953      	ldr	r3, [r2, #20]
    22e4:	2180      	movs	r1, #128	; 0x80
    22e6:	430b      	orrs	r3, r1
    22e8:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    22ea:	2201      	movs	r2, #1
    22ec:	4b04      	ldr	r3, [pc, #16]	; (2300 <system_gclk_init+0x20>)
    22ee:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    22f0:	0019      	movs	r1, r3
    22f2:	780b      	ldrb	r3, [r1, #0]
    22f4:	4213      	tst	r3, r2
    22f6:	d1fc      	bne.n	22f2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    22f8:	4770      	bx	lr
    22fa:	46c0      	nop			; (mov r8, r8)
    22fc:	40000800 	.word	0x40000800
    2300:	40001c00 	.word	0x40001c00

00002304 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2304:	b570      	push	{r4, r5, r6, lr}
    2306:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2308:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    230a:	784b      	ldrb	r3, [r1, #1]
    230c:	2b00      	cmp	r3, #0
    230e:	d002      	beq.n	2316 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2310:	2380      	movs	r3, #128	; 0x80
    2312:	00db      	lsls	r3, r3, #3
    2314:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2316:	7a4b      	ldrb	r3, [r1, #9]
    2318:	2b00      	cmp	r3, #0
    231a:	d002      	beq.n	2322 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    231c:	2380      	movs	r3, #128	; 0x80
    231e:	011b      	lsls	r3, r3, #4
    2320:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2322:	6848      	ldr	r0, [r1, #4]
    2324:	2801      	cmp	r0, #1
    2326:	d90f      	bls.n	2348 <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2328:	1e43      	subs	r3, r0, #1
    232a:	4218      	tst	r0, r3
    232c:	d131      	bne.n	2392 <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    232e:	2802      	cmp	r0, #2
    2330:	d92d      	bls.n	238e <system_gclk_gen_set_config+0x8a>
    2332:	2302      	movs	r3, #2
    2334:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2336:	3201      	adds	r2, #1
						mask <<= 1) {
    2338:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    233a:	4298      	cmp	r0, r3
    233c:	d8fb      	bhi.n	2336 <system_gclk_gen_set_config+0x32>
    233e:	2380      	movs	r3, #128	; 0x80
    2340:	015b      	lsls	r3, r3, #5
    2342:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    2344:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2346:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2348:	7a0b      	ldrb	r3, [r1, #8]
    234a:	2b00      	cmp	r3, #0
    234c:	d002      	beq.n	2354 <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    234e:	2380      	movs	r3, #128	; 0x80
    2350:	019b      	lsls	r3, r3, #6
    2352:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2354:	2604      	movs	r6, #4
    2356:	40a6      	lsls	r6, r4
    2358:	4911      	ldr	r1, [pc, #68]	; (23a0 <system_gclk_gen_set_config+0x9c>)
    235a:	4a12      	ldr	r2, [pc, #72]	; (23a4 <system_gclk_gen_set_config+0xa0>)
    235c:	684b      	ldr	r3, [r1, #4]
    235e:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2360:	421e      	tst	r6, r3
    2362:	d1fb      	bne.n	235c <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    2364:	4b10      	ldr	r3, [pc, #64]	; (23a8 <system_gclk_gen_set_config+0xa4>)
    2366:	4798      	blx	r3
    2368:	00a4      	lsls	r4, r4, #2
    236a:	4b0d      	ldr	r3, [pc, #52]	; (23a0 <system_gclk_gen_set_config+0x9c>)
    236c:	469c      	mov	ip, r3
    236e:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2370:	6a22      	ldr	r2, [r4, #32]
    2372:	2380      	movs	r3, #128	; 0x80
    2374:	005b      	lsls	r3, r3, #1
    2376:	401a      	ands	r2, r3
    2378:	432a      	orrs	r2, r5
    237a:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    237c:	4661      	mov	r1, ip
    237e:	4a09      	ldr	r2, [pc, #36]	; (23a4 <system_gclk_gen_set_config+0xa0>)
    2380:	684b      	ldr	r3, [r1, #4]
    2382:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    2384:	421e      	tst	r6, r3
    2386:	d1fb      	bne.n	2380 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    2388:	4b08      	ldr	r3, [pc, #32]	; (23ac <system_gclk_gen_set_config+0xa8>)
    238a:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    238c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    238e:	2200      	movs	r2, #0
    2390:	e7d5      	b.n	233e <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    2392:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2394:	2380      	movs	r3, #128	; 0x80
    2396:	009b      	lsls	r3, r3, #2
    2398:	4318      	orrs	r0, r3
    239a:	4305      	orrs	r5, r0
    239c:	e7d4      	b.n	2348 <system_gclk_gen_set_config+0x44>
    239e:	46c0      	nop			; (mov r8, r8)
    23a0:	40001c00 	.word	0x40001c00
    23a4:	000007fc 	.word	0x000007fc
    23a8:	00000f05 	.word	0x00000f05
    23ac:	00000f45 	.word	0x00000f45

000023b0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    23b0:	b510      	push	{r4, lr}
    23b2:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    23b4:	2204      	movs	r2, #4
    23b6:	4082      	lsls	r2, r0
    23b8:	4809      	ldr	r0, [pc, #36]	; (23e0 <system_gclk_gen_enable+0x30>)
    23ba:	490a      	ldr	r1, [pc, #40]	; (23e4 <system_gclk_gen_enable+0x34>)
    23bc:	6843      	ldr	r3, [r0, #4]
    23be:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    23c0:	421a      	tst	r2, r3
    23c2:	d1fb      	bne.n	23bc <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    23c4:	4b08      	ldr	r3, [pc, #32]	; (23e8 <system_gclk_gen_enable+0x38>)
    23c6:	4798      	blx	r3
    23c8:	00a4      	lsls	r4, r4, #2
    23ca:	4b05      	ldr	r3, [pc, #20]	; (23e0 <system_gclk_gen_enable+0x30>)
    23cc:	469c      	mov	ip, r3
    23ce:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    23d0:	6a22      	ldr	r2, [r4, #32]
    23d2:	2380      	movs	r3, #128	; 0x80
    23d4:	005b      	lsls	r3, r3, #1
    23d6:	4313      	orrs	r3, r2
    23d8:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    23da:	4b04      	ldr	r3, [pc, #16]	; (23ec <system_gclk_gen_enable+0x3c>)
    23dc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    23de:	bd10      	pop	{r4, pc}
    23e0:	40001c00 	.word	0x40001c00
    23e4:	000007fc 	.word	0x000007fc
    23e8:	00000f05 	.word	0x00000f05
    23ec:	00000f45 	.word	0x00000f45

000023f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    23f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23f2:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    23f4:	2204      	movs	r2, #4
    23f6:	4082      	lsls	r2, r0
    23f8:	4812      	ldr	r0, [pc, #72]	; (2444 <system_gclk_gen_get_hz+0x54>)
    23fa:	4913      	ldr	r1, [pc, #76]	; (2448 <system_gclk_gen_get_hz+0x58>)
    23fc:	6843      	ldr	r3, [r0, #4]
    23fe:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    2400:	421a      	tst	r2, r3
    2402:	d1fb      	bne.n	23fc <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    2404:	4b11      	ldr	r3, [pc, #68]	; (244c <system_gclk_gen_get_hz+0x5c>)
    2406:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    2408:	4f0e      	ldr	r7, [pc, #56]	; (2444 <system_gclk_gen_get_hz+0x54>)
    240a:	3408      	adds	r4, #8
    240c:	00a4      	lsls	r4, r4, #2
    240e:	59e0      	ldr	r0, [r4, r7]
    2410:	0740      	lsls	r0, r0, #29
    2412:	0f40      	lsrs	r0, r0, #29
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2414:	4b0e      	ldr	r3, [pc, #56]	; (2450 <system_gclk_gen_get_hz+0x60>)
    2416:	4798      	blx	r3
    2418:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    241a:	59e5      	ldr	r5, [r4, r7]
    241c:	04ed      	lsls	r5, r5, #19
    241e:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    2420:	59e4      	ldr	r4, [r4, r7]
    2422:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2424:	4b0b      	ldr	r3, [pc, #44]	; (2454 <system_gclk_gen_get_hz+0x64>)
    2426:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2428:	2d00      	cmp	r5, #0
    242a:	d107      	bne.n	243c <system_gclk_gen_get_hz+0x4c>
    242c:	2c01      	cmp	r4, #1
    242e:	d907      	bls.n	2440 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    2430:	0021      	movs	r1, r4
    2432:	0030      	movs	r0, r6
    2434:	4b08      	ldr	r3, [pc, #32]	; (2458 <system_gclk_gen_get_hz+0x68>)
    2436:	4798      	blx	r3
    2438:	0006      	movs	r6, r0
    243a:	e001      	b.n	2440 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    243c:	3401      	adds	r4, #1
    243e:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    2440:	0030      	movs	r0, r6
    2442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2444:	40001c00 	.word	0x40001c00
    2448:	000007fc 	.word	0x000007fc
    244c:	00000f05 	.word	0x00000f05
    2450:	00001f59 	.word	0x00001f59
    2454:	00000f45 	.word	0x00000f45
    2458:	0000351d 	.word	0x0000351d

0000245c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    245c:	b510      	push	{r4, lr}
    245e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2460:	4b09      	ldr	r3, [pc, #36]	; (2488 <system_gclk_chan_enable+0x2c>)
    2462:	4798      	blx	r3
    2464:	00a0      	lsls	r0, r4, #2
    2466:	4b09      	ldr	r3, [pc, #36]	; (248c <system_gclk_chan_enable+0x30>)
    2468:	469c      	mov	ip, r3
    246a:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    246c:	2280      	movs	r2, #128	; 0x80
    246e:	5883      	ldr	r3, [r0, r2]
    2470:	2140      	movs	r1, #64	; 0x40
    2472:	430b      	orrs	r3, r1
    2474:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    2476:	3140      	adds	r1, #64	; 0x40
    2478:	3a40      	subs	r2, #64	; 0x40
    247a:	5843      	ldr	r3, [r0, r1]
    247c:	421a      	tst	r2, r3
    247e:	d0fc      	beq.n	247a <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    2480:	4b03      	ldr	r3, [pc, #12]	; (2490 <system_gclk_chan_enable+0x34>)
    2482:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    2484:	bd10      	pop	{r4, pc}
    2486:	46c0      	nop			; (mov r8, r8)
    2488:	00000f05 	.word	0x00000f05
    248c:	40001c00 	.word	0x40001c00
    2490:	00000f45 	.word	0x00000f45

00002494 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2494:	b510      	push	{r4, lr}
    2496:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2498:	4b09      	ldr	r3, [pc, #36]	; (24c0 <system_gclk_chan_disable+0x2c>)
    249a:	4798      	blx	r3
    249c:	00a0      	lsls	r0, r4, #2
    249e:	4b09      	ldr	r3, [pc, #36]	; (24c4 <system_gclk_chan_disable+0x30>)
    24a0:	469c      	mov	ip, r3
    24a2:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    24a4:	2280      	movs	r2, #128	; 0x80
    24a6:	5883      	ldr	r3, [r0, r2]
    24a8:	2140      	movs	r1, #64	; 0x40
    24aa:	438b      	bics	r3, r1
    24ac:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    24ae:	3140      	adds	r1, #64	; 0x40
    24b0:	3a40      	subs	r2, #64	; 0x40
    24b2:	5843      	ldr	r3, [r0, r1]
    24b4:	421a      	tst	r2, r3
    24b6:	d1fc      	bne.n	24b2 <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    24b8:	4b03      	ldr	r3, [pc, #12]	; (24c8 <system_gclk_chan_disable+0x34>)
    24ba:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    24bc:	bd10      	pop	{r4, pc}
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	00000f05 	.word	0x00000f05
    24c4:	40001c00 	.word	0x40001c00
    24c8:	00000f45 	.word	0x00000f45

000024cc <system_gclk_chan_set_config>:
{
    24cc:	b570      	push	{r4, r5, r6, lr}
    24ce:	0004      	movs	r4, r0
    24d0:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    24d2:	4b05      	ldr	r3, [pc, #20]	; (24e8 <system_gclk_chan_set_config+0x1c>)
    24d4:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    24d6:	782a      	ldrb	r2, [r5, #0]
    24d8:	230f      	movs	r3, #15
    24da:	4013      	ands	r3, r2
    24dc:	3420      	adds	r4, #32
    24de:	00a4      	lsls	r4, r4, #2
    24e0:	4a02      	ldr	r2, [pc, #8]	; (24ec <system_gclk_chan_set_config+0x20>)
    24e2:	50a3      	str	r3, [r4, r2]
}
    24e4:	bd70      	pop	{r4, r5, r6, pc}
    24e6:	46c0      	nop			; (mov r8, r8)
    24e8:	00002495 	.word	0x00002495
    24ec:	40001c00 	.word	0x40001c00

000024f0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    24f0:	b510      	push	{r4, lr}
    24f2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    24f4:	4b06      	ldr	r3, [pc, #24]	; (2510 <system_gclk_chan_get_hz+0x20>)
    24f6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    24f8:	3420      	adds	r4, #32
    24fa:	00a4      	lsls	r4, r4, #2
    24fc:	4b05      	ldr	r3, [pc, #20]	; (2514 <system_gclk_chan_get_hz+0x24>)
    24fe:	58e4      	ldr	r4, [r4, r3]
    2500:	0724      	lsls	r4, r4, #28
    2502:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2504:	4b04      	ldr	r3, [pc, #16]	; (2518 <system_gclk_chan_get_hz+0x28>)
    2506:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2508:	0020      	movs	r0, r4
    250a:	4b04      	ldr	r3, [pc, #16]	; (251c <system_gclk_chan_get_hz+0x2c>)
    250c:	4798      	blx	r3
}
    250e:	bd10      	pop	{r4, pc}
    2510:	00000f05 	.word	0x00000f05
    2514:	40001c00 	.word	0x40001c00
    2518:	00000f45 	.word	0x00000f45
    251c:	000023f1 	.word	0x000023f1

00002520 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2520:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2522:	78d3      	ldrb	r3, [r2, #3]
    2524:	2b00      	cmp	r3, #0
    2526:	d135      	bne.n	2594 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2528:	7813      	ldrb	r3, [r2, #0]
    252a:	2b80      	cmp	r3, #128	; 0x80
    252c:	d029      	beq.n	2582 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    252e:	061b      	lsls	r3, r3, #24
    2530:	2480      	movs	r4, #128	; 0x80
    2532:	0264      	lsls	r4, r4, #9
    2534:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2536:	7854      	ldrb	r4, [r2, #1]
    2538:	2502      	movs	r5, #2
    253a:	43ac      	bics	r4, r5
    253c:	d106      	bne.n	254c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    253e:	7894      	ldrb	r4, [r2, #2]
    2540:	2c00      	cmp	r4, #0
    2542:	d120      	bne.n	2586 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2544:	2480      	movs	r4, #128	; 0x80
    2546:	02a4      	lsls	r4, r4, #10
    2548:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    254a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    254c:	7854      	ldrb	r4, [r2, #1]
    254e:	3c01      	subs	r4, #1
    2550:	2c01      	cmp	r4, #1
    2552:	d91c      	bls.n	258e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2554:	040d      	lsls	r5, r1, #16
    2556:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2558:	24a0      	movs	r4, #160	; 0xa0
    255a:	05e4      	lsls	r4, r4, #23
    255c:	432c      	orrs	r4, r5
    255e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2560:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2562:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2564:	24d0      	movs	r4, #208	; 0xd0
    2566:	0624      	lsls	r4, r4, #24
    2568:	432c      	orrs	r4, r5
    256a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    256c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    256e:	78d4      	ldrb	r4, [r2, #3]
    2570:	2c00      	cmp	r4, #0
    2572:	d122      	bne.n	25ba <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2574:	035b      	lsls	r3, r3, #13
    2576:	d51c      	bpl.n	25b2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2578:	7893      	ldrb	r3, [r2, #2]
    257a:	2b01      	cmp	r3, #1
    257c:	d01e      	beq.n	25bc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    257e:	6141      	str	r1, [r0, #20]
    2580:	e017      	b.n	25b2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2582:	2300      	movs	r3, #0
    2584:	e7d7      	b.n	2536 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2586:	24c0      	movs	r4, #192	; 0xc0
    2588:	02e4      	lsls	r4, r4, #11
    258a:	4323      	orrs	r3, r4
    258c:	e7dd      	b.n	254a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    258e:	4c0d      	ldr	r4, [pc, #52]	; (25c4 <_system_pinmux_config+0xa4>)
    2590:	4023      	ands	r3, r4
    2592:	e7df      	b.n	2554 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2594:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2596:	040c      	lsls	r4, r1, #16
    2598:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    259a:	23a0      	movs	r3, #160	; 0xa0
    259c:	05db      	lsls	r3, r3, #23
    259e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    25a0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    25a2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    25a4:	23d0      	movs	r3, #208	; 0xd0
    25a6:	061b      	lsls	r3, r3, #24
    25a8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    25aa:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    25ac:	78d3      	ldrb	r3, [r2, #3]
    25ae:	2b00      	cmp	r3, #0
    25b0:	d103      	bne.n	25ba <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    25b2:	7853      	ldrb	r3, [r2, #1]
    25b4:	3b01      	subs	r3, #1
    25b6:	2b01      	cmp	r3, #1
    25b8:	d902      	bls.n	25c0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    25ba:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    25bc:	6181      	str	r1, [r0, #24]
    25be:	e7f8      	b.n	25b2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    25c0:	6081      	str	r1, [r0, #8]
}
    25c2:	e7fa      	b.n	25ba <_system_pinmux_config+0x9a>
    25c4:	fffbffff 	.word	0xfffbffff

000025c8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    25c8:	b510      	push	{r4, lr}
    25ca:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    25cc:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    25ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    25d0:	2900      	cmp	r1, #0
    25d2:	d105      	bne.n	25e0 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    25d4:	0943      	lsrs	r3, r0, #5
    25d6:	01db      	lsls	r3, r3, #7
    25d8:	2182      	movs	r1, #130	; 0x82
    25da:	05c9      	lsls	r1, r1, #23
    25dc:	468c      	mov	ip, r1
    25de:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    25e0:	241f      	movs	r4, #31
    25e2:	4020      	ands	r0, r4
    25e4:	2101      	movs	r1, #1
    25e6:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    25e8:	0018      	movs	r0, r3
    25ea:	4b01      	ldr	r3, [pc, #4]	; (25f0 <system_pinmux_pin_set_config+0x28>)
    25ec:	4798      	blx	r3
}
    25ee:	bd10      	pop	{r4, pc}
    25f0:	00002521 	.word	0x00002521

000025f4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    25f4:	4770      	bx	lr
	...

000025f8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    25f8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    25fa:	4b05      	ldr	r3, [pc, #20]	; (2610 <system_init+0x18>)
    25fc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    25fe:	4b05      	ldr	r3, [pc, #20]	; (2614 <system_init+0x1c>)
    2600:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2602:	4b05      	ldr	r3, [pc, #20]	; (2618 <system_init+0x20>)
    2604:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2606:	4b05      	ldr	r3, [pc, #20]	; (261c <system_init+0x24>)
    2608:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    260a:	4b05      	ldr	r3, [pc, #20]	; (2620 <system_init+0x28>)
    260c:	4798      	blx	r3
}
    260e:	bd10      	pop	{r4, pc}
    2610:	000021a5 	.word	0x000021a5
    2614:	00000f75 	.word	0x00000f75
    2618:	00000de5 	.word	0x00000de5
    261c:	000025f5 	.word	0x000025f5
    2620:	000025f5 	.word	0x000025f5

00002624 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2624:	e7fe      	b.n	2624 <Dummy_Handler>
	...

00002628 <Reset_Handler>:
{
    2628:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    262a:	4a17      	ldr	r2, [pc, #92]	; (2688 <Reset_Handler+0x60>)
    262c:	4b17      	ldr	r3, [pc, #92]	; (268c <Reset_Handler+0x64>)
    262e:	429a      	cmp	r2, r3
    2630:	d011      	beq.n	2656 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2632:	001a      	movs	r2, r3
    2634:	4b16      	ldr	r3, [pc, #88]	; (2690 <Reset_Handler+0x68>)
    2636:	429a      	cmp	r2, r3
    2638:	d20d      	bcs.n	2656 <Reset_Handler+0x2e>
    263a:	4a16      	ldr	r2, [pc, #88]	; (2694 <Reset_Handler+0x6c>)
    263c:	3303      	adds	r3, #3
    263e:	1a9b      	subs	r3, r3, r2
    2640:	089b      	lsrs	r3, r3, #2
    2642:	3301      	adds	r3, #1
    2644:	009b      	lsls	r3, r3, #2
    2646:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2648:	4810      	ldr	r0, [pc, #64]	; (268c <Reset_Handler+0x64>)
    264a:	490f      	ldr	r1, [pc, #60]	; (2688 <Reset_Handler+0x60>)
    264c:	588c      	ldr	r4, [r1, r2]
    264e:	5084      	str	r4, [r0, r2]
    2650:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2652:	429a      	cmp	r2, r3
    2654:	d1fa      	bne.n	264c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2656:	4a10      	ldr	r2, [pc, #64]	; (2698 <Reset_Handler+0x70>)
    2658:	4b10      	ldr	r3, [pc, #64]	; (269c <Reset_Handler+0x74>)
    265a:	429a      	cmp	r2, r3
    265c:	d20a      	bcs.n	2674 <Reset_Handler+0x4c>
    265e:	43d3      	mvns	r3, r2
    2660:	490e      	ldr	r1, [pc, #56]	; (269c <Reset_Handler+0x74>)
    2662:	185b      	adds	r3, r3, r1
    2664:	2103      	movs	r1, #3
    2666:	438b      	bics	r3, r1
    2668:	3304      	adds	r3, #4
    266a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    266c:	2100      	movs	r1, #0
    266e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2670:	4293      	cmp	r3, r2
    2672:	d1fc      	bne.n	266e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2674:	4a0a      	ldr	r2, [pc, #40]	; (26a0 <Reset_Handler+0x78>)
    2676:	21ff      	movs	r1, #255	; 0xff
    2678:	4b0a      	ldr	r3, [pc, #40]	; (26a4 <Reset_Handler+0x7c>)
    267a:	438b      	bics	r3, r1
    267c:	6093      	str	r3, [r2, #8]
        __libc_init_array();
    267e:	4b0a      	ldr	r3, [pc, #40]	; (26a8 <Reset_Handler+0x80>)
    2680:	4798      	blx	r3
        main();
    2682:	4b0a      	ldr	r3, [pc, #40]	; (26ac <Reset_Handler+0x84>)
    2684:	4798      	blx	r3
    2686:	e7fe      	b.n	2686 <Reset_Handler+0x5e>
    2688:	00004d88 	.word	0x00004d88
    268c:	20000000 	.word	0x20000000
    2690:	20000094 	.word	0x20000094
    2694:	20000004 	.word	0x20000004
    2698:	20000098 	.word	0x20000098
    269c:	2000052c 	.word	0x2000052c
    26a0:	e000ed00 	.word	0xe000ed00
    26a4:	00000000 	.word	0x00000000
    26a8:	00003a71 	.word	0x00003a71
    26ac:	0000323d 	.word	0x0000323d

000026b0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    26b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    26b2:	46c6      	mov	lr, r8
    26b4:	b500      	push	{lr}
    26b6:	000c      	movs	r4, r1
    26b8:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    26ba:	2800      	cmp	r0, #0
    26bc:	d10f      	bne.n	26de <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    26be:	2a00      	cmp	r2, #0
    26c0:	dd11      	ble.n	26e6 <_read+0x36>
    26c2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    26c4:	4e09      	ldr	r6, [pc, #36]	; (26ec <_read+0x3c>)
    26c6:	4d0a      	ldr	r5, [pc, #40]	; (26f0 <_read+0x40>)
    26c8:	6830      	ldr	r0, [r6, #0]
    26ca:	0021      	movs	r1, r4
    26cc:	682b      	ldr	r3, [r5, #0]
    26ce:	4798      	blx	r3
		ptr++;
    26d0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    26d2:	42bc      	cmp	r4, r7
    26d4:	d1f8      	bne.n	26c8 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    26d6:	4640      	mov	r0, r8
    26d8:	bc04      	pop	{r2}
    26da:	4690      	mov	r8, r2
    26dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    26de:	2301      	movs	r3, #1
    26e0:	425b      	negs	r3, r3
    26e2:	4698      	mov	r8, r3
    26e4:	e7f7      	b.n	26d6 <_read+0x26>
	for (; len > 0; --len) {
    26e6:	4680      	mov	r8, r0
    26e8:	e7f5      	b.n	26d6 <_read+0x26>
    26ea:	46c0      	nop			; (mov r8, r8)
    26ec:	200004a8 	.word	0x200004a8
    26f0:	200004a0 	.word	0x200004a0

000026f4 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    26f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    26f6:	46c6      	mov	lr, r8
    26f8:	b500      	push	{lr}
    26fa:	000e      	movs	r6, r1
    26fc:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    26fe:	3801      	subs	r0, #1
    2700:	2802      	cmp	r0, #2
    2702:	d810      	bhi.n	2726 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2704:	2a00      	cmp	r2, #0
    2706:	d011      	beq.n	272c <_write+0x38>
    2708:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    270a:	4b0c      	ldr	r3, [pc, #48]	; (273c <_write+0x48>)
    270c:	4698      	mov	r8, r3
    270e:	4f0c      	ldr	r7, [pc, #48]	; (2740 <_write+0x4c>)
    2710:	4643      	mov	r3, r8
    2712:	6818      	ldr	r0, [r3, #0]
    2714:	5d31      	ldrb	r1, [r6, r4]
    2716:	683b      	ldr	r3, [r7, #0]
    2718:	4798      	blx	r3
    271a:	2800      	cmp	r0, #0
    271c:	db08      	blt.n	2730 <_write+0x3c>
			return -1;
		}
		++nChars;
    271e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2720:	42a5      	cmp	r5, r4
    2722:	d1f5      	bne.n	2710 <_write+0x1c>
    2724:	e006      	b.n	2734 <_write+0x40>
		return -1;
    2726:	2401      	movs	r4, #1
    2728:	4264      	negs	r4, r4
    272a:	e003      	b.n	2734 <_write+0x40>
	for (; len != 0; --len) {
    272c:	0014      	movs	r4, r2
    272e:	e001      	b.n	2734 <_write+0x40>
			return -1;
    2730:	2401      	movs	r4, #1
    2732:	4264      	negs	r4, r4
	}
	return nChars;
}
    2734:	0020      	movs	r0, r4
    2736:	bc04      	pop	{r2}
    2738:	4690      	mov	r8, r2
    273a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    273c:	200004a8 	.word	0x200004a8
    2740:	200004a4 	.word	0x200004a4

00002744 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2744:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2746:	4a06      	ldr	r2, [pc, #24]	; (2760 <_sbrk+0x1c>)
    2748:	6812      	ldr	r2, [r2, #0]
    274a:	2a00      	cmp	r2, #0
    274c:	d004      	beq.n	2758 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    274e:	4a04      	ldr	r2, [pc, #16]	; (2760 <_sbrk+0x1c>)
    2750:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2752:	18c3      	adds	r3, r0, r3
    2754:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2756:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2758:	4902      	ldr	r1, [pc, #8]	; (2764 <_sbrk+0x20>)
    275a:	4a01      	ldr	r2, [pc, #4]	; (2760 <_sbrk+0x1c>)
    275c:	6011      	str	r1, [r2, #0]
    275e:	e7f6      	b.n	274e <_sbrk+0xa>
    2760:	20000364 	.word	0x20000364
    2764:	20002530 	.word	0x20002530

00002768 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2768:	2001      	movs	r0, #1
    276a:	4240      	negs	r0, r0
    276c:	4770      	bx	lr

0000276e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    276e:	2380      	movs	r3, #128	; 0x80
    2770:	019b      	lsls	r3, r3, #6
    2772:	604b      	str	r3, [r1, #4]

	return 0;
}
    2774:	2000      	movs	r0, #0
    2776:	4770      	bx	lr

00002778 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2778:	2001      	movs	r0, #1
    277a:	4770      	bx	lr

0000277c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    277c:	2000      	movs	r0, #0
    277e:	4770      	bx	lr

00002780 <setParameter>:
}

void setParameter(void)
{
	//to be done..
}
    2780:	4770      	bx	lr
	...

00002784 <can_send_standard_message>:
}


static void can_send_standard_message(uint32_t id_value, uint8_t *data,
uint32_t data_length)
{
    2784:	b510      	push	{r4, lr}
    2786:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    2788:	2300      	movs	r3, #0
    278a:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    278c:	2388      	movs	r3, #136	; 0x88
    278e:	041b      	lsls	r3, r3, #16
    2790:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    2792:	9b00      	ldr	r3, [sp, #0]
    2794:	0480      	lsls	r0, r0, #18
    2796:	4c12      	ldr	r4, [pc, #72]	; (27e0 <can_send_standard_message+0x5c>)
    2798:	4020      	ands	r0, r4
    279a:	4318      	orrs	r0, r3
    279c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    279e:	9b01      	ldr	r3, [sp, #4]
    27a0:	200f      	movs	r0, #15
    27a2:	4010      	ands	r0, r2
    27a4:	0400      	lsls	r0, r0, #16
    27a6:	4c0f      	ldr	r4, [pc, #60]	; (27e4 <can_send_standard_message+0x60>)
    27a8:	4023      	ands	r3, r4
    27aa:	4303      	orrs	r3, r0
    27ac:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    27ae:	2a00      	cmp	r2, #0
    27b0:	d007      	beq.n	27c2 <can_send_standard_message+0x3e>
    27b2:	2300      	movs	r3, #0
		tx_element.data[i] = *data;
    27b4:	0018      	movs	r0, r3
    27b6:	4468      	add	r0, sp
    27b8:	5ccc      	ldrb	r4, [r1, r3]
    27ba:	7204      	strb	r4, [r0, #8]
	for (i = 0; i < data_length; i++) {
    27bc:	3301      	adds	r3, #1
    27be:	429a      	cmp	r2, r3
    27c0:	d1f8      	bne.n	27b4 <can_send_standard_message+0x30>
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    27c2:	4c09      	ldr	r4, [pc, #36]	; (27e8 <can_send_standard_message+0x64>)
    27c4:	2200      	movs	r2, #0
    27c6:	4669      	mov	r1, sp
    27c8:	0020      	movs	r0, r4
    27ca:	4b08      	ldr	r3, [pc, #32]	; (27ec <can_send_standard_message+0x68>)
    27cc:	4798      	blx	r3
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    27ce:	6823      	ldr	r3, [r4, #0]
    27d0:	699a      	ldr	r2, [r3, #24]
    27d2:	0792      	lsls	r2, r2, #30
    27d4:	d402      	bmi.n	27dc <can_send_standard_message+0x58>
	module_inst->hw->TXBAR.reg = trig_mask;
    27d6:	2101      	movs	r1, #1
    27d8:	22d0      	movs	r2, #208	; 0xd0
    27da:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    27dc:	b004      	add	sp, #16
    27de:	bd10      	pop	{r4, pc}
    27e0:	1ffc0000 	.word	0x1ffc0000
    27e4:	fff0ffff 	.word	0xfff0ffff
    27e8:	20000384 	.word	0x20000384
    27ec:	00001419 	.word	0x00001419

000027f0 <send_battery_data>:
{	
    27f0:	b530      	push	{r4, r5, lr}
    27f2:	b089      	sub	sp, #36	; 0x24
	rtc_calendar_get_time(&rtc_instance, &current_time);
    27f4:	a906      	add	r1, sp, #24
    27f6:	481b      	ldr	r0, [pc, #108]	; (2864 <send_battery_data+0x74>)
    27f8:	4b1b      	ldr	r3, [pc, #108]	; (2868 <send_battery_data+0x78>)
    27fa:	4798      	blx	r3
	battery_data[0] = (uint8_t)(0x01);
    27fc:	4b1b      	ldr	r3, [pc, #108]	; (286c <send_battery_data+0x7c>)
    27fe:	2201      	movs	r2, #1
    2800:	701a      	strb	r2, [r3, #0]
	battery_data[1] = (uint8_t)((avg_charge_current_reading >> 4) & 0xff );
    2802:	481b      	ldr	r0, [pc, #108]	; (2870 <send_battery_data+0x80>)
    2804:	8802      	ldrh	r2, [r0, #0]
    2806:	0912      	lsrs	r2, r2, #4
    2808:	705a      	strb	r2, [r3, #1]
 	battery_data[2] = (uint8_t)((avg_discharge_current_reading >> 4) & 0xff);
    280a:	4c1a      	ldr	r4, [pc, #104]	; (2874 <send_battery_data+0x84>)
    280c:	8822      	ldrh	r2, [r4, #0]
    280e:	0912      	lsrs	r2, r2, #4
    2810:	709a      	strb	r2, [r3, #2]
	battery_data[3] = (uint8_t)((temprerature_value >> 8) & 0xff);
    2812:	4a19      	ldr	r2, [pc, #100]	; (2878 <send_battery_data+0x88>)
    2814:	8812      	ldrh	r2, [r2, #0]
    2816:	0a12      	lsrs	r2, r2, #8
    2818:	70da      	strb	r2, [r3, #3]
	battery_data[4] = (uint8_t)(charge_remain_percentage);
    281a:	4a18      	ldr	r2, [pc, #96]	; (287c <send_battery_data+0x8c>)
    281c:	7812      	ldrb	r2, [r2, #0]
    281e:	711a      	strb	r2, [r3, #4]
	battery_data[5] = (uint8_t)((battery_status << 1) | (charger_status & 1));
    2820:	4a17      	ldr	r2, [pc, #92]	; (2880 <send_battery_data+0x90>)
    2822:	7812      	ldrb	r2, [r2, #0]
    2824:	0052      	lsls	r2, r2, #1
    2826:	4917      	ldr	r1, [pc, #92]	; (2884 <send_battery_data+0x94>)
    2828:	780d      	ldrb	r5, [r1, #0]
    282a:	2101      	movs	r1, #1
    282c:	4029      	ands	r1, r5
    282e:	430a      	orrs	r2, r1
    2830:	715a      	strb	r2, [r3, #5]
	avg_charge_current_reading = 0;
    2832:	2300      	movs	r3, #0
    2834:	8003      	strh	r3, [r0, #0]
	avg_discharge_current_reading = 0;
    2836:	8023      	strh	r3, [r4, #0]
	tx_data[0] = commandType_report;
    2838:	ab01      	add	r3, sp, #4
    283a:	2204      	movs	r2, #4
    283c:	701a      	strb	r2, [r3, #0]
	tx_data[1] = commandAction_data;
    283e:	3a02      	subs	r2, #2
    2840:	705a      	strb	r2, [r3, #1]
    2842:	2300      	movs	r3, #0
		tx_data[i+2] = battery_data[i];
    2844:	4809      	ldr	r0, [pc, #36]	; (286c <send_battery_data+0x7c>)
    2846:	aa01      	add	r2, sp, #4
    2848:	18d2      	adds	r2, r2, r3
    284a:	5c19      	ldrb	r1, [r3, r0]
    284c:	7091      	strb	r1, [r2, #2]
    284e:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<6; i++)
    2850:	2b06      	cmp	r3, #6
    2852:	d1f8      	bne.n	2846 <send_battery_data+0x56>
	can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,tx_data,CONF_CAN_ELEMENT_DATA_SIZE);
    2854:	2208      	movs	r2, #8
    2856:	a901      	add	r1, sp, #4
    2858:	480b      	ldr	r0, [pc, #44]	; (2888 <send_battery_data+0x98>)
    285a:	4b0c      	ldr	r3, [pc, #48]	; (288c <send_battery_data+0x9c>)
    285c:	4798      	blx	r3
}
    285e:	b009      	add	sp, #36	; 0x24
    2860:	bd30      	pop	{r4, r5, pc}
    2862:	46c0      	nop			; (mov r8, r8)
    2864:	200004ac 	.word	0x200004ac
    2868:	00000885 	.word	0x00000885
    286c:	20000370 	.word	0x20000370
    2870:	20000368 	.word	0x20000368
    2874:	2000036c 	.word	0x2000036c
    2878:	20000506 	.word	0x20000506
    287c:	200003bd 	.word	0x200003bd
    2880:	20000380 	.word	0x20000380
    2884:	200003c4 	.word	0x200003c4
    2888:	00000469 	.word	0x00000469
    288c:	00002785 	.word	0x00002785

00002890 <send_board_time_data>:
{
    2890:	b510      	push	{r4, lr}
    2892:	b088      	sub	sp, #32
	rtc_calendar_get_time(&rtc_instance, &current_time);
    2894:	ac06      	add	r4, sp, #24
    2896:	0021      	movs	r1, r4
    2898:	4813      	ldr	r0, [pc, #76]	; (28e8 <send_board_time_data+0x58>)
    289a:	4b14      	ldr	r3, [pc, #80]	; (28ec <send_board_time_data+0x5c>)
    289c:	4798      	blx	r3
	time_data[0] = (uint8_t)((current_time.year >> 8) & 0xff);
    289e:	88e2      	ldrh	r2, [r4, #6]
    28a0:	4b13      	ldr	r3, [pc, #76]	; (28f0 <send_board_time_data+0x60>)
    28a2:	0a11      	lsrs	r1, r2, #8
    28a4:	7019      	strb	r1, [r3, #0]
	time_data[1] = (uint8_t)(current_time.year & 0xff);
    28a6:	705a      	strb	r2, [r3, #1]
	time_data[2] = current_time.month;
    28a8:	7962      	ldrb	r2, [r4, #5]
    28aa:	709a      	strb	r2, [r3, #2]
	time_data[3] = current_time.day;
    28ac:	7922      	ldrb	r2, [r4, #4]
    28ae:	70da      	strb	r2, [r3, #3]
	time_data[4] = current_time.hour;
    28b0:	78a2      	ldrb	r2, [r4, #2]
    28b2:	711a      	strb	r2, [r3, #4]
	time_data[5] = current_time.minute;
    28b4:	7862      	ldrb	r2, [r4, #1]
    28b6:	715a      	strb	r2, [r3, #5]
	time_data[6] = current_time.second;
    28b8:	7822      	ldrb	r2, [r4, #0]
    28ba:	719a      	strb	r2, [r3, #6]
	tx_data[0] = TX_TYPE_TIME_DATA;
    28bc:	ab01      	add	r3, sp, #4
    28be:	2211      	movs	r2, #17
    28c0:	701a      	strb	r2, [r3, #0]
	tx_data[1] = TIME_DATA_LENGTH;
    28c2:	3a0a      	subs	r2, #10
    28c4:	705a      	strb	r2, [r3, #1]
    28c6:	2300      	movs	r3, #0
		tx_data[i+2] = time_data[i];
    28c8:	4809      	ldr	r0, [pc, #36]	; (28f0 <send_board_time_data+0x60>)
    28ca:	aa01      	add	r2, sp, #4
    28cc:	18d2      	adds	r2, r2, r3
    28ce:	5c19      	ldrb	r1, [r3, r0]
    28d0:	7091      	strb	r1, [r2, #2]
    28d2:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<sizeof(battery_data); i++)
    28d4:	2b10      	cmp	r3, #16
    28d6:	d1f8      	bne.n	28ca <send_board_time_data+0x3a>
	can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,tx_data,CONF_CAN_ELEMENT_DATA_SIZE);
    28d8:	2208      	movs	r2, #8
    28da:	a901      	add	r1, sp, #4
    28dc:	4805      	ldr	r0, [pc, #20]	; (28f4 <send_board_time_data+0x64>)
    28de:	4b06      	ldr	r3, [pc, #24]	; (28f8 <send_board_time_data+0x68>)
    28e0:	4798      	blx	r3
}
    28e2:	b008      	add	sp, #32
    28e4:	bd10      	pop	{r4, pc}
    28e6:	46c0      	nop			; (mov r8, r8)
    28e8:	200004ac 	.word	0x200004ac
    28ec:	00000885 	.word	0x00000885
    28f0:	20000440 	.word	0x20000440
    28f4:	00000469 	.word	0x00000469
    28f8:	00002785 	.word	0x00002785

000028fc <setTime>:
{
    28fc:	b500      	push	{lr}
    28fe:	b083      	sub	sp, #12
		struct rtc_calendar_time *const time)
{
	time->second = 0;
	time->minute = 0;
	time->hour   = 0;
	time->pm     = 0;
    2900:	2300      	movs	r3, #0
    2902:	466a      	mov	r2, sp
    2904:	70d3      	strb	r3, [r2, #3]
	time.year   = (uint16_t)((commandData[0] << 8) + commandData[1]);
    2906:	4b0b      	ldr	r3, [pc, #44]	; (2934 <setTime+0x38>)
    2908:	7819      	ldrb	r1, [r3, #0]
    290a:	0209      	lsls	r1, r1, #8
    290c:	785a      	ldrb	r2, [r3, #1]
    290e:	1852      	adds	r2, r2, r1
    2910:	4669      	mov	r1, sp
    2912:	80ca      	strh	r2, [r1, #6]
	time.month  = commandData[2];
    2914:	789a      	ldrb	r2, [r3, #2]
    2916:	714a      	strb	r2, [r1, #5]
	time.day    = commandData[3];
    2918:	78da      	ldrb	r2, [r3, #3]
    291a:	710a      	strb	r2, [r1, #4]
	time.hour   = commandData[4];
    291c:	791a      	ldrb	r2, [r3, #4]
    291e:	708a      	strb	r2, [r1, #2]
	time.minute = commandData[5];
    2920:	795a      	ldrb	r2, [r3, #5]
    2922:	704a      	strb	r2, [r1, #1]
	time.second = commandData[6];
    2924:	799b      	ldrb	r3, [r3, #6]
    2926:	700b      	strb	r3, [r1, #0]
	rtc_calendar_set_time(&rtc_instance, &time);
    2928:	4803      	ldr	r0, [pc, #12]	; (2938 <setTime+0x3c>)
    292a:	4b04      	ldr	r3, [pc, #16]	; (293c <setTime+0x40>)
    292c:	4798      	blx	r3
}
    292e:	b003      	add	sp, #12
    2930:	bd00      	pop	{pc}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	200003c8 	.word	0x200003c8
    2938:	200004ac 	.word	0x200004ac
    293c:	00000865 	.word	0x00000865

00002940 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2940:	b570      	push	{r4, r5, r6, lr}
    2942:	b082      	sub	sp, #8
    2944:	0005      	movs	r5, r0
    2946:	000e      	movs	r6, r1
	uint16_t temp = 0;
    2948:	2200      	movs	r2, #0
    294a:	466b      	mov	r3, sp
    294c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    294e:	4c06      	ldr	r4, [pc, #24]	; (2968 <usart_serial_getchar+0x28>)
    2950:	466b      	mov	r3, sp
    2952:	1d99      	adds	r1, r3, #6
    2954:	0028      	movs	r0, r5
    2956:	47a0      	blx	r4
    2958:	2800      	cmp	r0, #0
    295a:	d1f9      	bne.n	2950 <usart_serial_getchar+0x10>

	*c = temp;
    295c:	466b      	mov	r3, sp
    295e:	3306      	adds	r3, #6
    2960:	881b      	ldrh	r3, [r3, #0]
    2962:	7033      	strb	r3, [r6, #0]
}
    2964:	b002      	add	sp, #8
    2966:	bd70      	pop	{r4, r5, r6, pc}
    2968:	00001d4d 	.word	0x00001d4d

0000296c <usart_serial_putchar>:
{
    296c:	b570      	push	{r4, r5, r6, lr}
    296e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    2970:	b28c      	uxth	r4, r1
    2972:	4e03      	ldr	r6, [pc, #12]	; (2980 <usart_serial_putchar+0x14>)
    2974:	0021      	movs	r1, r4
    2976:	0028      	movs	r0, r5
    2978:	47b0      	blx	r6
    297a:	2800      	cmp	r0, #0
    297c:	d1fa      	bne.n	2974 <usart_serial_putchar+0x8>
}
    297e:	bd70      	pop	{r4, r5, r6, pc}
    2980:	00001d21 	.word	0x00001d21

00002984 <configure_port_pins>:
{
    2984:	b570      	push	{r4, r5, r6, lr}
	config->direction  = PORT_PIN_DIR_INPUT;
    2986:	4c07      	ldr	r4, [pc, #28]	; (29a4 <configure_port_pins+0x20>)
    2988:	2300      	movs	r3, #0
    298a:	7023      	strb	r3, [r4, #0]
	config->powersave  = false;
    298c:	70a3      	strb	r3, [r4, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
    298e:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(EXT1_PIN_5, &config_port_pin);
    2990:	0021      	movs	r1, r4
    2992:	2014      	movs	r0, #20
    2994:	4d04      	ldr	r5, [pc, #16]	; (29a8 <configure_port_pins+0x24>)
    2996:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    2998:	2301      	movs	r3, #1
    299a:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(EXT1_PIN_6, &config_port_pin);
    299c:	0021      	movs	r1, r4
    299e:	2015      	movs	r0, #21
    29a0:	47a8      	blx	r5
}
    29a2:	bd70      	pop	{r4, r5, r6, pc}
    29a4:	200004ec 	.word	0x200004ec
    29a8:	0000148d 	.word	0x0000148d

000029ac <configure_adc>:
{
    29ac:	b530      	push	{r4, r5, lr}
    29ae:	b08d      	sub	sp, #52	; 0x34
	adc_get_config_defaults(&config_adc);
    29b0:	ac01      	add	r4, sp, #4
    29b2:	0020      	movs	r0, r4
    29b4:	4b19      	ldr	r3, [pc, #100]	; (2a1c <configure_adc+0x70>)
    29b6:	4798      	blx	r3
	config_adc.clock_source = GCLK_GENERATOR_0;
    29b8:	2300      	movs	r3, #0
    29ba:	7023      	strb	r3, [r4, #0]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV16;
    29bc:	3303      	adds	r3, #3
    29be:	70a3      	strb	r3, [r4, #2]
	config_adc.reference =  ADC_REFERENCE_AREFA;
    29c0:	7063      	strb	r3, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN8;
    29c2:	3305      	adds	r3, #5
    29c4:	7123      	strb	r3, [r4, #4]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    29c6:	23c0      	movs	r3, #192	; 0xc0
    29c8:	015b      	lsls	r3, r3, #5
    29ca:	80e3      	strh	r3, [r4, #6]
	config_adc.sample_length = ADC_TEMP_SAMPLE_LENGTH;
    29cc:	2304      	movs	r3, #4
    29ce:	7563      	strb	r3, [r4, #21]
	adc_init(&adc_instance, ADC1, &config_adc);
    29d0:	4d13      	ldr	r5, [pc, #76]	; (2a20 <configure_adc+0x74>)
    29d2:	0022      	movs	r2, r4
    29d4:	4913      	ldr	r1, [pc, #76]	; (2a24 <configure_adc+0x78>)
    29d6:	0028      	movs	r0, r5
    29d8:	4b13      	ldr	r3, [pc, #76]	; (2a28 <configure_adc+0x7c>)
    29da:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    29dc:	682c      	ldr	r4, [r5, #0]
    29de:	8c23      	ldrh	r3, [r4, #32]
    29e0:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    29e2:	2b00      	cmp	r3, #0
    29e4:	d1fb      	bne.n	29de <configure_adc+0x32>
			_adc_get_inst_index(adc_module)));
    29e6:	0020      	movs	r0, r4
    29e8:	4b10      	ldr	r3, [pc, #64]	; (2a2c <configure_adc+0x80>)
    29ea:	4798      	blx	r3
	return (enum system_interrupt_vector)adc_interrupt_vectors[inst_num];
    29ec:	4b10      	ldr	r3, [pc, #64]	; (2a30 <configure_adc+0x84>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    29ee:	5c1b      	ldrb	r3, [r3, r0]
    29f0:	221f      	movs	r2, #31
    29f2:	401a      	ands	r2, r3
    29f4:	2301      	movs	r3, #1
    29f6:	4093      	lsls	r3, r2
    29f8:	4a0e      	ldr	r2, [pc, #56]	; (2a34 <configure_adc+0x88>)
    29fa:	6013      	str	r3, [r2, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    29fc:	2307      	movs	r3, #7
    29fe:	7123      	strb	r3, [r4, #4]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    2a00:	71a3      	strb	r3, [r4, #6]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2a02:	7823      	ldrb	r3, [r4, #0]
    2a04:	2202      	movs	r2, #2
    2a06:	4313      	orrs	r3, r2
    2a08:	7023      	strb	r3, [r4, #0]
	Adc *const adc_module = module_inst->hw;
    2a0a:	4b05      	ldr	r3, [pc, #20]	; (2a20 <configure_adc+0x74>)
    2a0c:	681a      	ldr	r2, [r3, #0]
	if (adc_module->SYNCBUSY.reg) {
    2a0e:	8c13      	ldrh	r3, [r2, #32]
    2a10:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2a12:	2b00      	cmp	r3, #0
    2a14:	d1fb      	bne.n	2a0e <configure_adc+0x62>
}
    2a16:	b00d      	add	sp, #52	; 0x34
    2a18:	bd30      	pop	{r4, r5, pc}
    2a1a:	46c0      	nop			; (mov r8, r8)
    2a1c:	00000141 	.word	0x00000141
    2a20:	20000508 	.word	0x20000508
    2a24:	42004800 	.word	0x42004800
    2a28:	00000185 	.word	0x00000185
    2a2c:	0000011d 	.word	0x0000011d
    2a30:	00004c9c 	.word	0x00004c9c
    2a34:	e000e100 	.word	0xe000e100

00002a38 <adc_sampling>:
{
    2a38:	b570      	push	{r4, r5, r6, lr}
	Adc *const adc_module = module_inst->hw;
    2a3a:	4b4a      	ldr	r3, [pc, #296]	; (2b64 <adc_sampling+0x12c>)
    2a3c:	6819      	ldr	r1, [r3, #0]
    2a3e:	8c0b      	ldrh	r3, [r1, #32]
    2a40:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2a42:	2b00      	cmp	r3, #0
    2a44:	d1fb      	bne.n	2a3e <adc_sampling+0x6>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    2a46:	890b      	ldrh	r3, [r1, #8]
    2a48:	221f      	movs	r2, #31
    2a4a:	4393      	bics	r3, r2
    2a4c:	3a1b      	subs	r2, #27
    2a4e:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    2a50:	810b      	strh	r3, [r1, #8]
    2a52:	8c0b      	ldrh	r3, [r1, #32]
    2a54:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2a56:	2b00      	cmp	r3, #0
    2a58:	d1fb      	bne.n	2a52 <adc_sampling+0x1a>
    2a5a:	8c0b      	ldrh	r3, [r1, #32]
    2a5c:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2a5e:	2b00      	cmp	r3, #0
    2a60:	d1fb      	bne.n	2a5a <adc_sampling+0x22>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2a62:	7e0b      	ldrb	r3, [r1, #24]
    2a64:	2202      	movs	r2, #2
    2a66:	4313      	orrs	r3, r2
    2a68:	760b      	strb	r3, [r1, #24]
    2a6a:	8c0b      	ldrh	r3, [r1, #32]
    2a6c:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2a6e:	2b00      	cmp	r3, #0
    2a70:	d1fb      	bne.n	2a6a <adc_sampling+0x32>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2a72:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    2a74:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    2a76:	2402      	movs	r4, #2
    2a78:	e001      	b.n	2a7e <adc_sampling+0x46>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    2a7a:	4210      	tst	r0, r2
    2a7c:	d10a      	bne.n	2a94 <adc_sampling+0x5c>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2a7e:	798b      	ldrb	r3, [r1, #6]
    2a80:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2a82:	0002      	movs	r2, r0
    2a84:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    2a86:	421d      	tst	r5, r3
    2a88:	d000      	beq.n	2a8c <adc_sampling+0x54>
		status_flags |= ADC_STATUS_WINDOW;
    2a8a:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2a8c:	421c      	tst	r4, r3
    2a8e:	d0f4      	beq.n	2a7a <adc_sampling+0x42>
		status_flags |= ADC_STATUS_OVERRUN;
    2a90:	432a      	orrs	r2, r5
    2a92:	e7f2      	b.n	2a7a <adc_sampling+0x42>
	*result = adc_module->RESULT.reg;
    2a94:	8c8c      	ldrh	r4, [r1, #36]	; 0x24
    2a96:	b2a4      	uxth	r4, r4
    2a98:	4b33      	ldr	r3, [pc, #204]	; (2b68 <adc_sampling+0x130>)
    2a9a:	801c      	strh	r4, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    2a9c:	2301      	movs	r3, #1
    2a9e:	718b      	strb	r3, [r1, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2aa0:	7988      	ldrb	r0, [r1, #6]
    2aa2:	b2c0      	uxtb	r0, r0
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2aa4:	4003      	ands	r3, r0
	if (int_flags & ADC_INTFLAG_WINMON) {
    2aa6:	0742      	lsls	r2, r0, #29
    2aa8:	d501      	bpl.n	2aae <adc_sampling+0x76>
		status_flags |= ADC_STATUS_WINDOW;
    2aaa:	2202      	movs	r2, #2
    2aac:	4313      	orrs	r3, r2
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2aae:	0782      	lsls	r2, r0, #30
    2ab0:	d501      	bpl.n	2ab6 <adc_sampling+0x7e>
		status_flags |= ADC_STATUS_OVERRUN;
    2ab2:	2204      	movs	r2, #4
    2ab4:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    2ab6:	075b      	lsls	r3, r3, #29
    2ab8:	d501      	bpl.n	2abe <adc_sampling+0x86>
	adc_module->INTFLAG.reg = int_flags;
    2aba:	2302      	movs	r3, #2
    2abc:	718b      	strb	r3, [r1, #6]
		printf("%d voltage %d \r\n", time_index, adc_voltage * 5000 / 4096);
    2abe:	4a2b      	ldr	r2, [pc, #172]	; (2b6c <adc_sampling+0x134>)
    2ac0:	4362      	muls	r2, r4
    2ac2:	1312      	asrs	r2, r2, #12
    2ac4:	4b2a      	ldr	r3, [pc, #168]	; (2b70 <adc_sampling+0x138>)
    2ac6:	6819      	ldr	r1, [r3, #0]
    2ac8:	482a      	ldr	r0, [pc, #168]	; (2b74 <adc_sampling+0x13c>)
    2aca:	4b2b      	ldr	r3, [pc, #172]	; (2b78 <adc_sampling+0x140>)
    2acc:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2ace:	4b25      	ldr	r3, [pc, #148]	; (2b64 <adc_sampling+0x12c>)
    2ad0:	6819      	ldr	r1, [r3, #0]
    2ad2:	8c0b      	ldrh	r3, [r1, #32]
    2ad4:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2ad6:	2b00      	cmp	r3, #0
    2ad8:	d1fb      	bne.n	2ad2 <adc_sampling+0x9a>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    2ada:	890b      	ldrh	r3, [r1, #8]
    2adc:	221f      	movs	r2, #31
    2ade:	4393      	bics	r3, r2
    2ae0:	3a1a      	subs	r2, #26
    2ae2:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
    2ae4:	810b      	strh	r3, [r1, #8]
    2ae6:	8c0b      	ldrh	r3, [r1, #32]
    2ae8:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2aea:	2b00      	cmp	r3, #0
    2aec:	d1fb      	bne.n	2ae6 <adc_sampling+0xae>
    2aee:	8c0b      	ldrh	r3, [r1, #32]
    2af0:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2af2:	2b00      	cmp	r3, #0
    2af4:	d1fb      	bne.n	2aee <adc_sampling+0xb6>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2af6:	7e0b      	ldrb	r3, [r1, #24]
    2af8:	2202      	movs	r2, #2
    2afa:	4313      	orrs	r3, r2
    2afc:	760b      	strb	r3, [r1, #24]
    2afe:	8c0b      	ldrh	r3, [r1, #32]
    2b00:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    2b02:	2b00      	cmp	r3, #0
    2b04:	d1fb      	bne.n	2afe <adc_sampling+0xc6>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2b06:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    2b08:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    2b0a:	2402      	movs	r4, #2
    2b0c:	e001      	b.n	2b12 <adc_sampling+0xda>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    2b0e:	4210      	tst	r0, r2
    2b10:	d10a      	bne.n	2b28 <adc_sampling+0xf0>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2b12:	798b      	ldrb	r3, [r1, #6]
    2b14:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2b16:	0002      	movs	r2, r0
    2b18:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    2b1a:	421d      	tst	r5, r3
    2b1c:	d000      	beq.n	2b20 <adc_sampling+0xe8>
		status_flags |= ADC_STATUS_WINDOW;
    2b1e:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2b20:	421c      	tst	r4, r3
    2b22:	d0f4      	beq.n	2b0e <adc_sampling+0xd6>
		status_flags |= ADC_STATUS_OVERRUN;
    2b24:	432a      	orrs	r2, r5
    2b26:	e7f2      	b.n	2b0e <adc_sampling+0xd6>
	*result = adc_module->RESULT.reg;
    2b28:	8c8c      	ldrh	r4, [r1, #36]	; 0x24
    2b2a:	b2a4      	uxth	r4, r4
    2b2c:	4b13      	ldr	r3, [pc, #76]	; (2b7c <adc_sampling+0x144>)
    2b2e:	801c      	strh	r4, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    2b30:	2301      	movs	r3, #1
    2b32:	718b      	strb	r3, [r1, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2b34:	7988      	ldrb	r0, [r1, #6]
    2b36:	b2c0      	uxtb	r0, r0
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2b38:	4003      	ands	r3, r0
	if (int_flags & ADC_INTFLAG_WINMON) {
    2b3a:	0742      	lsls	r2, r0, #29
    2b3c:	d501      	bpl.n	2b42 <adc_sampling+0x10a>
		status_flags |= ADC_STATUS_WINDOW;
    2b3e:	2202      	movs	r2, #2
    2b40:	4313      	orrs	r3, r2
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2b42:	0782      	lsls	r2, r0, #30
    2b44:	d501      	bpl.n	2b4a <adc_sampling+0x112>
		status_flags |= ADC_STATUS_OVERRUN;
    2b46:	2204      	movs	r2, #4
    2b48:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    2b4a:	075b      	lsls	r3, r3, #29
    2b4c:	d501      	bpl.n	2b52 <adc_sampling+0x11a>
	adc_module->INTFLAG.reg = int_flags;
    2b4e:	2302      	movs	r3, #2
    2b50:	718b      	strb	r3, [r1, #6]
		printf("%d current %d \r\n", time_index, adc_current * 5000 / 4096);
    2b52:	4a06      	ldr	r2, [pc, #24]	; (2b6c <adc_sampling+0x134>)
    2b54:	4362      	muls	r2, r4
    2b56:	1312      	asrs	r2, r2, #12
    2b58:	4b05      	ldr	r3, [pc, #20]	; (2b70 <adc_sampling+0x138>)
    2b5a:	6819      	ldr	r1, [r3, #0]
    2b5c:	4808      	ldr	r0, [pc, #32]	; (2b80 <adc_sampling+0x148>)
    2b5e:	4b06      	ldr	r3, [pc, #24]	; (2b78 <adc_sampling+0x140>)
    2b60:	4798      	blx	r3
}
    2b62:	bd70      	pop	{r4, r5, r6, pc}
    2b64:	20000508 	.word	0x20000508
    2b68:	200004fe 	.word	0x200004fe
    2b6c:	00001388 	.word	0x00001388
    2b70:	20000448 	.word	0x20000448
    2b74:	00004ca0 	.word	0x00004ca0
    2b78:	00003add 	.word	0x00003add
    2b7c:	200004fc 	.word	0x200004fc
    2b80:	00004cb4 	.word	0x00004cb4

00002b84 <battery_status_update>:
	if (charger_status == 1)
    2b84:	4b17      	ldr	r3, [pc, #92]	; (2be4 <battery_status_update+0x60>)
    2b86:	781b      	ldrb	r3, [r3, #0]
    2b88:	2b01      	cmp	r3, #1
    2b8a:	d00e      	beq.n	2baa <battery_status_update+0x26>
	else if (discharge_signal_adc_result > 0xff)
    2b8c:	4b16      	ldr	r3, [pc, #88]	; (2be8 <battery_status_update+0x64>)
    2b8e:	881b      	ldrh	r3, [r3, #0]
    2b90:	2bff      	cmp	r3, #255	; 0xff
    2b92:	d820      	bhi.n	2bd6 <battery_status_update+0x52>
		battery_status = 0;
    2b94:	2300      	movs	r3, #0
    2b96:	4a15      	ldr	r2, [pc, #84]	; (2bec <battery_status_update+0x68>)
    2b98:	7013      	strb	r3, [r2, #0]
		discharge_signal_adc_result = 0;
    2b9a:	4a13      	ldr	r2, [pc, #76]	; (2be8 <battery_status_update+0x64>)
    2b9c:	8013      	strh	r3, [r2, #0]
		charge_from_empty_flag = 1;	
    2b9e:	2201      	movs	r2, #1
    2ba0:	4b13      	ldr	r3, [pc, #76]	; (2bf0 <battery_status_update+0x6c>)
    2ba2:	701a      	strb	r2, [r3, #0]
	return battery_status;
    2ba4:	4b11      	ldr	r3, [pc, #68]	; (2bec <battery_status_update+0x68>)
    2ba6:	7818      	ldrb	r0, [r3, #0]
}
    2ba8:	4770      	bx	lr
		if (charge_signal_adc_result > 0x00ff)
    2baa:	4b12      	ldr	r3, [pc, #72]	; (2bf4 <battery_status_update+0x70>)
    2bac:	881b      	ldrh	r3, [r3, #0]
    2bae:	2bff      	cmp	r3, #255	; 0xff
    2bb0:	d80a      	bhi.n	2bc8 <battery_status_update+0x44>
		else if (charge_signal_adc_result < 0x20)
    2bb2:	2b1f      	cmp	r3, #31
    2bb4:	d8f6      	bhi.n	2ba4 <battery_status_update+0x20>
			battery_status = 0;//no current in/out for battery, battery is full
    2bb6:	2300      	movs	r3, #0
    2bb8:	4a0c      	ldr	r2, [pc, #48]	; (2bec <battery_status_update+0x68>)
    2bba:	7013      	strb	r3, [r2, #0]
			charge_signal_adc_result = 0;
    2bbc:	4a0d      	ldr	r2, [pc, #52]	; (2bf4 <battery_status_update+0x70>)
    2bbe:	8013      	strh	r3, [r2, #0]
			discharge_from_full_flag = 1;
    2bc0:	2201      	movs	r2, #1
    2bc2:	4b0d      	ldr	r3, [pc, #52]	; (2bf8 <battery_status_update+0x74>)
    2bc4:	701a      	strb	r2, [r3, #0]
    2bc6:	e7ed      	b.n	2ba4 <battery_status_update+0x20>
			battery_status = 1; //charging, battery is not full
    2bc8:	2201      	movs	r2, #1
    2bca:	4b08      	ldr	r3, [pc, #32]	; (2bec <battery_status_update+0x68>)
    2bcc:	701a      	strb	r2, [r3, #0]
			discharge_from_full_flag = 0;
    2bce:	2200      	movs	r2, #0
    2bd0:	4b09      	ldr	r3, [pc, #36]	; (2bf8 <battery_status_update+0x74>)
    2bd2:	701a      	strb	r2, [r3, #0]
    2bd4:	e7e6      	b.n	2ba4 <battery_status_update+0x20>
		battery_status = 2;    //discharging
    2bd6:	2202      	movs	r2, #2
    2bd8:	4b04      	ldr	r3, [pc, #16]	; (2bec <battery_status_update+0x68>)
    2bda:	701a      	strb	r2, [r3, #0]
		charge_from_empty_flag = 0;
    2bdc:	2200      	movs	r2, #0
    2bde:	4b04      	ldr	r3, [pc, #16]	; (2bf0 <battery_status_update+0x6c>)
    2be0:	701a      	strb	r2, [r3, #0]
    2be2:	e7df      	b.n	2ba4 <battery_status_update+0x20>
    2be4:	200003c4 	.word	0x200003c4
    2be8:	20000504 	.word	0x20000504
    2bec:	20000380 	.word	0x20000380
    2bf0:	200003bc 	.word	0x200003bc
    2bf4:	200004e8 	.word	0x200004e8
    2bf8:	200003fc 	.word	0x200003fc

00002bfc <charger_detection>:
	return (port_base->IN.reg & pin_mask);
    2bfc:	2382      	movs	r3, #130	; 0x82
    2bfe:	05db      	lsls	r3, r3, #23
    2c00:	6a1b      	ldr	r3, [r3, #32]
    2c02:	2280      	movs	r2, #128	; 0x80
    2c04:	0352      	lsls	r2, r2, #13
    2c06:	4013      	ands	r3, r2
    2c08:	0019      	movs	r1, r3
    2c0a:	1e4a      	subs	r2, r1, #1
    2c0c:	4191      	sbcs	r1, r2
    2c0e:	4a08      	ldr	r2, [pc, #32]	; (2c30 <charger_detection+0x34>)
    2c10:	7011      	strb	r1, [r2, #0]
	if (level) {
    2c12:	2b00      	cmp	r3, #0
    2c14:	d105      	bne.n	2c22 <charger_detection+0x26>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2c16:	2280      	movs	r2, #128	; 0x80
    2c18:	0392      	lsls	r2, r2, #14
    2c1a:	2382      	movs	r3, #130	; 0x82
    2c1c:	05db      	lsls	r3, r3, #23
    2c1e:	615a      	str	r2, [r3, #20]
}
    2c20:	4770      	bx	lr
		port_base->OUTSET.reg = pin_mask;
    2c22:	2280      	movs	r2, #128	; 0x80
    2c24:	0392      	lsls	r2, r2, #14
    2c26:	2382      	movs	r3, #130	; 0x82
    2c28:	05db      	lsls	r3, r3, #23
    2c2a:	619a      	str	r2, [r3, #24]
    2c2c:	e7f8      	b.n	2c20 <charger_detection+0x24>
    2c2e:	46c0      	nop			; (mov r8, r8)
    2c30:	200003c4 	.word	0x200003c4

00002c34 <ADC_event>:
{
    2c34:	b510      	push	{r4, lr}
    2c36:	0004      	movs	r4, r0
	if(events_is_interrupt_set(resource, EVENTS_INTERRUPT_DETECT)) {
    2c38:	2101      	movs	r1, #1
    2c3a:	4b0d      	ldr	r3, [pc, #52]	; (2c70 <ADC_event+0x3c>)
    2c3c:	4798      	blx	r3
    2c3e:	2800      	cmp	r0, #0
    2c40:	d100      	bne.n	2c44 <ADC_event+0x10>
}
    2c42:	bd10      	pop	{r4, pc}
		charger_detection();
    2c44:	4b0b      	ldr	r3, [pc, #44]	; (2c74 <ADC_event+0x40>)
    2c46:	4798      	blx	r3
		adc_sampling();
    2c48:	4b0b      	ldr	r3, [pc, #44]	; (2c78 <ADC_event+0x44>)
    2c4a:	4798      	blx	r3
		battery_status_new = battery_status_update();
    2c4c:	4b0b      	ldr	r3, [pc, #44]	; (2c7c <ADC_event+0x48>)
    2c4e:	4798      	blx	r3
    2c50:	4b0b      	ldr	r3, [pc, #44]	; (2c80 <ADC_event+0x4c>)
    2c52:	7018      	strb	r0, [r3, #0]
		if (battery_status_new != battery_status_old) //if battery charging status changes, send data to pc to update
    2c54:	4b0b      	ldr	r3, [pc, #44]	; (2c84 <ADC_event+0x50>)
    2c56:	781b      	ldrb	r3, [r3, #0]
    2c58:	4283      	cmp	r3, r0
    2c5a:	d004      	beq.n	2c66 <ADC_event+0x32>
			dateReportFlag = 1;
    2c5c:	2201      	movs	r2, #1
    2c5e:	4b0a      	ldr	r3, [pc, #40]	; (2c88 <ADC_event+0x54>)
    2c60:	701a      	strb	r2, [r3, #0]
			battery_status_old = battery_status_new;
    2c62:	4b08      	ldr	r3, [pc, #32]	; (2c84 <ADC_event+0x50>)
    2c64:	7018      	strb	r0, [r3, #0]
		events_ack_interrupt(resource, EVENTS_INTERRUPT_DETECT);
    2c66:	2101      	movs	r1, #1
    2c68:	0020      	movs	r0, r4
    2c6a:	4b08      	ldr	r3, [pc, #32]	; (2c8c <ADC_event+0x58>)
    2c6c:	4798      	blx	r3
}
    2c6e:	e7e8      	b.n	2c42 <ADC_event+0xe>
    2c70:	00000d31 	.word	0x00000d31
    2c74:	00002bfd 	.word	0x00002bfd
    2c78:	00002a39 	.word	0x00002a39
    2c7c:	00002b85 	.word	0x00002b85
    2c80:	20000381 	.word	0x20000381
    2c84:	20000382 	.word	0x20000382
    2c88:	200003f6 	.word	0x200003f6
    2c8c:	00000d6d 	.word	0x00000d6d

00002c90 <processCommandMsg>:
	commandType = commandMsg[0]; //get commandType
    2c90:	4b12      	ldr	r3, [pc, #72]	; (2cdc <processCommandMsg+0x4c>)
    2c92:	7819      	ldrb	r1, [r3, #0]
    2c94:	4a12      	ldr	r2, [pc, #72]	; (2ce0 <processCommandMsg+0x50>)
    2c96:	7011      	strb	r1, [r2, #0]
	commandIndex = commandMsg[1];//get commandIndex
    2c98:	7859      	ldrb	r1, [r3, #1]
    2c9a:	4a12      	ldr	r2, [pc, #72]	; (2ce4 <processCommandMsg+0x54>)
    2c9c:	7011      	strb	r1, [r2, #0]
	commandDataLength = commandMsg[2];//get commandDataLength
    2c9e:	7899      	ldrb	r1, [r3, #2]
    2ca0:	4b11      	ldr	r3, [pc, #68]	; (2ce8 <processCommandMsg+0x58>)
    2ca2:	7019      	strb	r1, [r3, #0]
	if (commandDataLength!= 0 )//if commandDataLength is not 0, get commandData.
    2ca4:	2900      	cmp	r1, #0
    2ca6:	d00a      	beq.n	2cbe <processCommandMsg+0x2e>
    2ca8:	480c      	ldr	r0, [pc, #48]	; (2cdc <processCommandMsg+0x4c>)
    2caa:	1cc3      	adds	r3, r0, #3
    2cac:	4a0f      	ldr	r2, [pc, #60]	; (2cec <processCommandMsg+0x5c>)
    2cae:	3103      	adds	r1, #3
    2cb0:	1840      	adds	r0, r0, r1
			commandData[i] = commandMsg[i+3];
    2cb2:	7819      	ldrb	r1, [r3, #0]
    2cb4:	7011      	strb	r1, [r2, #0]
    2cb6:	3301      	adds	r3, #1
    2cb8:	3201      	adds	r2, #1
		for (int i=0;i<commandDataLength;i++)
    2cba:	4283      	cmp	r3, r0
    2cbc:	d1f9      	bne.n	2cb2 <processCommandMsg+0x22>
    2cbe:	4b07      	ldr	r3, [pc, #28]	; (2cdc <processCommandMsg+0x4c>)
    2cc0:	0019      	movs	r1, r3
    2cc2:	3114      	adds	r1, #20
		commandMsg[i] = 0;
    2cc4:	2200      	movs	r2, #0
    2cc6:	701a      	strb	r2, [r3, #0]
    2cc8:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<sizeof(commandMsg); i++)
    2cca:	428b      	cmp	r3, r1
    2ccc:	d1fb      	bne.n	2cc6 <processCommandMsg+0x36>
	canMsgInFlag = 0; //reset MsgIn flag
    2cce:	2200      	movs	r2, #0
    2cd0:	4b07      	ldr	r3, [pc, #28]	; (2cf0 <processCommandMsg+0x60>)
    2cd2:	701a      	strb	r2, [r3, #0]
	commandReady = 1;//set commandReady to be executed
    2cd4:	3201      	adds	r2, #1
    2cd6:	4b07      	ldr	r3, [pc, #28]	; (2cf4 <processCommandMsg+0x64>)
    2cd8:	701a      	strb	r2, [r3, #0]
}
    2cda:	4770      	bx	lr
    2cdc:	200003e0 	.word	0x200003e0
    2ce0:	200003f5 	.word	0x200003f5
    2ce4:	200003dd 	.word	0x200003dd
    2ce8:	200003dc 	.word	0x200003dc
    2cec:	200003c8 	.word	0x200003c8
    2cf0:	20000383 	.word	0x20000383
    2cf4:	200003f4 	.word	0x200003f4

00002cf8 <execute_system_command>:
{	
    2cf8:	b510      	push	{r4, lr}
	system_busy_flag = 1;
    2cfa:	2201      	movs	r2, #1
    2cfc:	4b11      	ldr	r3, [pc, #68]	; (2d44 <execute_system_command+0x4c>)
    2cfe:	701a      	strb	r2, [r3, #0]
	commandReady = 0;
    2d00:	2200      	movs	r2, #0
    2d02:	4b11      	ldr	r3, [pc, #68]	; (2d48 <execute_system_command+0x50>)
    2d04:	701a      	strb	r2, [r3, #0]
	if(commandType == CMD_TYPE_REQUEST)
    2d06:	4b11      	ldr	r3, [pc, #68]	; (2d4c <execute_system_command+0x54>)
    2d08:	781b      	ldrb	r3, [r3, #0]
    2d0a:	2b01      	cmp	r3, #1
    2d0c:	d00b      	beq.n	2d26 <execute_system_command+0x2e>
	}else if (commandType == CMD_TYPE_SET)
    2d0e:	2b02      	cmp	r3, #2
    2d10:	d010      	beq.n	2d34 <execute_system_command+0x3c>
	commandType = 0; //reset commandType to 0
    2d12:	2300      	movs	r3, #0
    2d14:	4a0d      	ldr	r2, [pc, #52]	; (2d4c <execute_system_command+0x54>)
    2d16:	7013      	strb	r3, [r2, #0]
	commandIndex = 0;//reset commandIndex to 0
    2d18:	4a0d      	ldr	r2, [pc, #52]	; (2d50 <execute_system_command+0x58>)
    2d1a:	7013      	strb	r3, [r2, #0]
	commandDataLength = 0;//reset commandDataLength to 0
    2d1c:	4a0d      	ldr	r2, [pc, #52]	; (2d54 <execute_system_command+0x5c>)
    2d1e:	7013      	strb	r3, [r2, #0]
	system_busy_flag = 0;
    2d20:	4a08      	ldr	r2, [pc, #32]	; (2d44 <execute_system_command+0x4c>)
    2d22:	7013      	strb	r3, [r2, #0]
}
    2d24:	bd10      	pop	{r4, pc}
		requestAction[commandIndex]();		
    2d26:	4b0a      	ldr	r3, [pc, #40]	; (2d50 <execute_system_command+0x58>)
    2d28:	781b      	ldrb	r3, [r3, #0]
    2d2a:	009b      	lsls	r3, r3, #2
    2d2c:	4a0a      	ldr	r2, [pc, #40]	; (2d58 <execute_system_command+0x60>)
    2d2e:	589b      	ldr	r3, [r3, r2]
    2d30:	4798      	blx	r3
    2d32:	e7ee      	b.n	2d12 <execute_system_command+0x1a>
		setAction[commandIndex]();
    2d34:	4b06      	ldr	r3, [pc, #24]	; (2d50 <execute_system_command+0x58>)
    2d36:	781b      	ldrb	r3, [r3, #0]
    2d38:	009b      	lsls	r3, r3, #2
    2d3a:	4a08      	ldr	r2, [pc, #32]	; (2d5c <execute_system_command+0x64>)
    2d3c:	589b      	ldr	r3, [r3, r2]
    2d3e:	4798      	blx	r3
    2d40:	e7e7      	b.n	2d12 <execute_system_command+0x1a>
    2d42:	46c0      	nop			; (mov r8, r8)
    2d44:	2000043c 	.word	0x2000043c
    2d48:	200003f4 	.word	0x200003f4
    2d4c:	200003f5 	.word	0x200003f5
    2d50:	200003dd 	.word	0x200003dd
    2d54:	200003dc 	.word	0x200003dc
    2d58:	2000001c 	.word	0x2000001c
    2d5c:	20000028 	.word	0x20000028

00002d60 <battery_charge_calculation>:
{
    2d60:	b570      	push	{r4, r5, r6, lr}
    2d62:	0004      	movs	r4, r0
	if (charge_sample_num >0)
    2d64:	4b45      	ldr	r3, [pc, #276]	; (2e7c <battery_charge_calculation+0x11c>)
    2d66:	681a      	ldr	r2, [r3, #0]
    2d68:	2a00      	cmp	r2, #0
    2d6a:	d022      	beq.n	2db2 <battery_charge_calculation+0x52>
		avg_charge_current_reading = (uint16_t)(total_charge_current / charge_sample_num);
    2d6c:	4d44      	ldr	r5, [pc, #272]	; (2e80 <battery_charge_calculation+0x120>)
    2d6e:	2300      	movs	r3, #0
    2d70:	6828      	ldr	r0, [r5, #0]
    2d72:	6869      	ldr	r1, [r5, #4]
    2d74:	4e43      	ldr	r6, [pc, #268]	; (2e84 <battery_charge_calculation+0x124>)
    2d76:	47b0      	blx	r6
    2d78:	b283      	uxth	r3, r0
    2d7a:	4a43      	ldr	r2, [pc, #268]	; (2e88 <battery_charge_calculation+0x128>)
    2d7c:	8013      	strh	r3, [r2, #0]
		total_charge_current = 0;
    2d7e:	2000      	movs	r0, #0
    2d80:	2100      	movs	r1, #0
    2d82:	6028      	str	r0, [r5, #0]
    2d84:	6069      	str	r1, [r5, #4]
		charge_sample_num = 0;
    2d86:	4a3d      	ldr	r2, [pc, #244]	; (2e7c <battery_charge_calculation+0x11c>)
    2d88:	2100      	movs	r1, #0
    2d8a:	6011      	str	r1, [r2, #0]
		if (diff > 20 || diff < -20)//20 ADC reading unit = 0.005v
    2d8c:	4a3f      	ldr	r2, [pc, #252]	; (2e8c <battery_charge_calculation+0x12c>)
    2d8e:	8812      	ldrh	r2, [r2, #0]
    2d90:	1a9a      	subs	r2, r3, r2
    2d92:	3214      	adds	r2, #20
    2d94:	b292      	uxth	r2, r2
    2d96:	2a28      	cmp	r2, #40	; 0x28
    2d98:	d904      	bls.n	2da4 <battery_charge_calculation+0x44>
			dateReportFlag = 1;
    2d9a:	3101      	adds	r1, #1
    2d9c:	4a3c      	ldr	r2, [pc, #240]	; (2e90 <battery_charge_calculation+0x130>)
    2d9e:	7011      	strb	r1, [r2, #0]
			avg_charge_current_reading_old = avg_charge_current_reading;
    2da0:	4a3a      	ldr	r2, [pc, #232]	; (2e8c <battery_charge_calculation+0x12c>)
    2da2:	8013      	strh	r3, [r2, #0]
		delta_charge += avg_charge_current_reading / 4 * time;
    2da4:	4a3b      	ldr	r2, [pc, #236]	; (2e94 <battery_charge_calculation+0x134>)
    2da6:	089b      	lsrs	r3, r3, #2
    2da8:	4363      	muls	r3, r4
    2daa:	6811      	ldr	r1, [r2, #0]
    2dac:	468c      	mov	ip, r1
    2dae:	4463      	add	r3, ip
    2db0:	6013      	str	r3, [r2, #0]
	if (discharge_sample_num > 0)
    2db2:	4b39      	ldr	r3, [pc, #228]	; (2e98 <battery_charge_calculation+0x138>)
    2db4:	681a      	ldr	r2, [r3, #0]
    2db6:	2a00      	cmp	r2, #0
    2db8:	d025      	beq.n	2e06 <battery_charge_calculation+0xa6>
		avg_discharge_current_reading = (uint16_t)(total_discharge_current / discharge_sample_num);
    2dba:	4d38      	ldr	r5, [pc, #224]	; (2e9c <battery_charge_calculation+0x13c>)
    2dbc:	2300      	movs	r3, #0
    2dbe:	6828      	ldr	r0, [r5, #0]
    2dc0:	6869      	ldr	r1, [r5, #4]
    2dc2:	4e30      	ldr	r6, [pc, #192]	; (2e84 <battery_charge_calculation+0x124>)
    2dc4:	47b0      	blx	r6
    2dc6:	b280      	uxth	r0, r0
    2dc8:	4b35      	ldr	r3, [pc, #212]	; (2ea0 <battery_charge_calculation+0x140>)
    2dca:	8018      	strh	r0, [r3, #0]
		total_discharge_current = 0;
    2dcc:	2200      	movs	r2, #0
    2dce:	2300      	movs	r3, #0
    2dd0:	602a      	str	r2, [r5, #0]
    2dd2:	606b      	str	r3, [r5, #4]
		discharge_sample_num = 0;
    2dd4:	4b30      	ldr	r3, [pc, #192]	; (2e98 <battery_charge_calculation+0x138>)
    2dd6:	601a      	str	r2, [r3, #0]
		if (diff > 20 || diff < -20)//20 ADC reading unit = 0.005v
    2dd8:	4b32      	ldr	r3, [pc, #200]	; (2ea4 <battery_charge_calculation+0x144>)
    2dda:	881b      	ldrh	r3, [r3, #0]
    2ddc:	1ac3      	subs	r3, r0, r3
    2dde:	3314      	adds	r3, #20
    2de0:	b29b      	uxth	r3, r3
    2de2:	2b28      	cmp	r3, #40	; 0x28
    2de4:	d904      	bls.n	2df0 <battery_charge_calculation+0x90>
			dateReportFlag = 1;
    2de6:	3201      	adds	r2, #1
    2de8:	4b29      	ldr	r3, [pc, #164]	; (2e90 <battery_charge_calculation+0x130>)
    2dea:	701a      	strb	r2, [r3, #0]
			avg_discharge_current_reading_old = avg_discharge_current_reading;
    2dec:	4b2d      	ldr	r3, [pc, #180]	; (2ea4 <battery_charge_calculation+0x144>)
    2dee:	8018      	strh	r0, [r3, #0]
		delta_charge -= avg_discharge_current_reading * 1000 / 4095 / 5 * time;
    2df0:	4d28      	ldr	r5, [pc, #160]	; (2e94 <battery_charge_calculation+0x134>)
    2df2:	23fa      	movs	r3, #250	; 0xfa
    2df4:	009b      	lsls	r3, r3, #2
    2df6:	4358      	muls	r0, r3
    2df8:	492b      	ldr	r1, [pc, #172]	; (2ea8 <battery_charge_calculation+0x148>)
    2dfa:	4b2c      	ldr	r3, [pc, #176]	; (2eac <battery_charge_calculation+0x14c>)
    2dfc:	4798      	blx	r3
    2dfe:	4344      	muls	r4, r0
    2e00:	682b      	ldr	r3, [r5, #0]
    2e02:	1b1c      	subs	r4, r3, r4
    2e04:	602c      	str	r4, [r5, #0]
	if ((((uint32_t)(delta_charge) > calibrated_battery_capacity) && (charge_from_empty_flag == 1) ) ||
    2e06:	4b23      	ldr	r3, [pc, #140]	; (2e94 <battery_charge_calculation+0x134>)
    2e08:	6818      	ldr	r0, [r3, #0]
    2e0a:	4b29      	ldr	r3, [pc, #164]	; (2eb0 <battery_charge_calculation+0x150>)
    2e0c:	681b      	ldr	r3, [r3, #0]
    2e0e:	4298      	cmp	r0, r3
    2e10:	d903      	bls.n	2e1a <battery_charge_calculation+0xba>
    2e12:	4a28      	ldr	r2, [pc, #160]	; (2eb4 <battery_charge_calculation+0x154>)
    2e14:	7812      	ldrb	r2, [r2, #0]
    2e16:	2a01      	cmp	r2, #1
    2e18:	d014      	beq.n	2e44 <battery_charge_calculation+0xe4>
		(((uint32_t)(0 - delta_charge) > calibrated_battery_capacity) && (discharge_from_full_flag == 1)))
    2e1a:	4242      	negs	r2, r0
	if ((((uint32_t)(delta_charge) > calibrated_battery_capacity) && (charge_from_empty_flag == 1) ) ||
    2e1c:	4293      	cmp	r3, r2
    2e1e:	d203      	bcs.n	2e28 <battery_charge_calculation+0xc8>
		(((uint32_t)(0 - delta_charge) > calibrated_battery_capacity) && (discharge_from_full_flag == 1)))
    2e20:	4b25      	ldr	r3, [pc, #148]	; (2eb8 <battery_charge_calculation+0x158>)
    2e22:	781b      	ldrb	r3, [r3, #0]
    2e24:	2b01      	cmp	r3, #1
    2e26:	d00d      	beq.n	2e44 <battery_charge_calculation+0xe4>
	if (delta_charge > 0)
    2e28:	2800      	cmp	r0, #0
    2e2a:	dd15      	ble.n	2e58 <battery_charge_calculation+0xf8>
		charge_remain_percentage = delta_charge * 100 / calibrated_battery_capacity;
    2e2c:	2364      	movs	r3, #100	; 0x64
    2e2e:	4358      	muls	r0, r3
    2e30:	4b1f      	ldr	r3, [pc, #124]	; (2eb0 <battery_charge_calculation+0x150>)
    2e32:	6819      	ldr	r1, [r3, #0]
    2e34:	4b21      	ldr	r3, [pc, #132]	; (2ebc <battery_charge_calculation+0x15c>)
    2e36:	4798      	blx	r3
    2e38:	b240      	sxtb	r0, r0
		if (charge_remain_percentage > 100)
    2e3a:	2864      	cmp	r0, #100	; 0x64
    2e3c:	dc08      	bgt.n	2e50 <battery_charge_calculation+0xf0>
		charge_remain_percentage = delta_charge * 100 / calibrated_battery_capacity;
    2e3e:	4b20      	ldr	r3, [pc, #128]	; (2ec0 <battery_charge_calculation+0x160>)
    2e40:	7018      	strb	r0, [r3, #0]
}
    2e42:	bd70      	pop	{r4, r5, r6, pc}
		calibrated_battery_capacity = (uint32_t)(abs(delta_charge));
    2e44:	17c2      	asrs	r2, r0, #31
    2e46:	1883      	adds	r3, r0, r2
    2e48:	4053      	eors	r3, r2
    2e4a:	4a19      	ldr	r2, [pc, #100]	; (2eb0 <battery_charge_calculation+0x150>)
    2e4c:	6013      	str	r3, [r2, #0]
    2e4e:	e7eb      	b.n	2e28 <battery_charge_calculation+0xc8>
			charge_remain_percentage = 100;
    2e50:	2264      	movs	r2, #100	; 0x64
    2e52:	4b1b      	ldr	r3, [pc, #108]	; (2ec0 <battery_charge_calculation+0x160>)
    2e54:	701a      	strb	r2, [r3, #0]
    2e56:	e7f4      	b.n	2e42 <battery_charge_calculation+0xe2>
		charge_remain_percentage = (calibrated_battery_capacity + delta_charge) * 100 / calibrated_battery_capacity;
    2e58:	4b15      	ldr	r3, [pc, #84]	; (2eb0 <battery_charge_calculation+0x150>)
    2e5a:	6819      	ldr	r1, [r3, #0]
    2e5c:	1840      	adds	r0, r0, r1
    2e5e:	2364      	movs	r3, #100	; 0x64
    2e60:	4358      	muls	r0, r3
    2e62:	4b16      	ldr	r3, [pc, #88]	; (2ebc <battery_charge_calculation+0x15c>)
    2e64:	4798      	blx	r3
    2e66:	b240      	sxtb	r0, r0
		if (charge_remain_percentage < 1)
    2e68:	2800      	cmp	r0, #0
    2e6a:	dd02      	ble.n	2e72 <battery_charge_calculation+0x112>
		charge_remain_percentage = (calibrated_battery_capacity + delta_charge) * 100 / calibrated_battery_capacity;
    2e6c:	4b14      	ldr	r3, [pc, #80]	; (2ec0 <battery_charge_calculation+0x160>)
    2e6e:	7018      	strb	r0, [r3, #0]
    2e70:	e7e7      	b.n	2e42 <battery_charge_calculation+0xe2>
			charge_remain_percentage = 1;
    2e72:	2201      	movs	r2, #1
    2e74:	4b12      	ldr	r3, [pc, #72]	; (2ec0 <battery_charge_calculation+0x160>)
    2e76:	701a      	strb	r2, [r3, #0]
}
    2e78:	e7e3      	b.n	2e42 <battery_charge_calculation+0xe2>
    2e7a:	46c0      	nop			; (mov r8, r8)
    2e7c:	200003c0 	.word	0x200003c0
    2e80:	20000450 	.word	0x20000450
    2e84:	00003809 	.word	0x00003809
    2e88:	20000368 	.word	0x20000368
    2e8c:	2000036a 	.word	0x2000036a
    2e90:	200003f6 	.word	0x200003f6
    2e94:	200003f8 	.word	0x200003f8
    2e98:	20000400 	.word	0x20000400
    2e9c:	20000458 	.word	0x20000458
    2ea0:	2000036c 	.word	0x2000036c
    2ea4:	2000036e 	.word	0x2000036e
    2ea8:	00004ffb 	.word	0x00004ffb
    2eac:	00003631 	.word	0x00003631
    2eb0:	20000018 	.word	0x20000018
    2eb4:	200003bc 	.word	0x200003bc
    2eb8:	200003fc 	.word	0x200003fc
    2ebc:	0000351d 	.word	0x0000351d
    2ec0:	200003bd 	.word	0x200003bd

00002ec4 <rtc_match_callback>:
	rtc_calendar_enable(&rtc_instance);
}
struct rtc_calendar_alarm_time alarm;

void rtc_match_callback(void)
{
    2ec4:	b530      	push	{r4, r5, lr}
    2ec6:	b083      	sub	sp, #12
	/* Do something on RTC alarm match here */
	////printf("###### alarm ######\r\n");
	
	static uint8_t second_count = 1;
	int32_t temp_result = 0;
    2ec8:	2300      	movs	r3, #0
    2eca:	9301      	str	r3, [sp, #4]
 * Start a new TSENS conversion.
 *
 */
static inline void tsens_start_conversion(void)
{
	TSENS->CTRLB.reg |= TSENS_CTRLB_START;
    2ecc:	4a1d      	ldr	r2, [pc, #116]	; (2f44 <rtc_match_callback+0x80>)
    2ece:	7853      	ldrb	r3, [r2, #1]
    2ed0:	2101      	movs	r1, #1
    2ed2:	430b      	orrs	r3, r1
    2ed4:	7053      	strb	r3, [r2, #1]
	if (TSENS->SYNCBUSY.reg) {
    2ed6:	6893      	ldr	r3, [r2, #8]

	while (tsens_is_syncing()) {
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d1fc      	bne.n	2ed6 <rtc_match_callback+0x12>
	tsens_start_conversion();
	do {
		/* Wait for conversion to be done and read out temperature result */
	} while (tsens_read(&temp_result) != STATUS_OK);
    2edc:	4c1a      	ldr	r4, [pc, #104]	; (2f48 <rtc_match_callback+0x84>)
    2ede:	a801      	add	r0, sp, #4
    2ee0:	47a0      	blx	r4
    2ee2:	2800      	cmp	r0, #0
    2ee4:	d1fb      	bne.n	2ede <rtc_match_callback+0x1a>
	//printf("temperature :" );
	//printf("%d \r\n", temp_result);
	
	if (dateReportFlag == 1)
    2ee6:	4b19      	ldr	r3, [pc, #100]	; (2f4c <rtc_match_callback+0x88>)
    2ee8:	781b      	ldrb	r3, [r3, #0]
    2eea:	2b01      	cmp	r3, #1
    2eec:	d01d      	beq.n	2f2a <rtc_match_callback+0x66>
		dateReportFlag = 0;
	}
	
	
	/* Set new alarm in 5 seconds */
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;
    2eee:	4c18      	ldr	r4, [pc, #96]	; (2f50 <rtc_match_callback+0x8c>)
    2ef0:	2301      	movs	r3, #1
    2ef2:	7223      	strb	r3, [r4, #8]
	alarm.time.second += 1;
    2ef4:	7820      	ldrb	r0, [r4, #0]
    2ef6:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
    2ef8:	b2c0      	uxtb	r0, r0
    2efa:	4d16      	ldr	r5, [pc, #88]	; (2f54 <rtc_match_callback+0x90>)
    2efc:	213c      	movs	r1, #60	; 0x3c
    2efe:	47a8      	blx	r5
    2f00:	b2c8      	uxtb	r0, r1
    2f02:	7020      	strb	r0, [r4, #0]
	
	//forced data reporting every 10 seconds
	if ((alarm.time.second % 5) == 0)
    2f04:	2105      	movs	r1, #5
    2f06:	47a8      	blx	r5
    2f08:	b2c9      	uxtb	r1, r1
    2f0a:	2900      	cmp	r1, #0
    2f0c:	d102      	bne.n	2f14 <rtc_match_callback+0x50>
	{
		dateReportFlag = 1;
    2f0e:	2201      	movs	r2, #1
    2f10:	4b0e      	ldr	r3, [pc, #56]	; (2f4c <rtc_match_callback+0x88>)
    2f12:	701a      	strb	r2, [r3, #0]
	}
	
	second_count++;
    2f14:	4a10      	ldr	r2, [pc, #64]	; (2f58 <rtc_match_callback+0x94>)
    2f16:	7813      	ldrb	r3, [r2, #0]
    2f18:	3301      	adds	r3, #1
    2f1a:	7013      	strb	r3, [r2, #0]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    2f1c:	2200      	movs	r2, #0
    2f1e:	490c      	ldr	r1, [pc, #48]	; (2f50 <rtc_match_callback+0x8c>)
    2f20:	480e      	ldr	r0, [pc, #56]	; (2f5c <rtc_match_callback+0x98>)
    2f22:	4b0f      	ldr	r3, [pc, #60]	; (2f60 <rtc_match_callback+0x9c>)
    2f24:	4798      	blx	r3
	
}
    2f26:	b003      	add	sp, #12
    2f28:	bd30      	pop	{r4, r5, pc}
		battery_charge_calculation(second_count);
    2f2a:	4c0b      	ldr	r4, [pc, #44]	; (2f58 <rtc_match_callback+0x94>)
    2f2c:	7820      	ldrb	r0, [r4, #0]
    2f2e:	4b0d      	ldr	r3, [pc, #52]	; (2f64 <rtc_match_callback+0xa0>)
    2f30:	4798      	blx	r3
		second_count = 1;
    2f32:	2301      	movs	r3, #1
    2f34:	7023      	strb	r3, [r4, #0]
		send_battery_data();
    2f36:	4b0c      	ldr	r3, [pc, #48]	; (2f68 <rtc_match_callback+0xa4>)
    2f38:	4798      	blx	r3
		dateReportFlag = 0;
    2f3a:	2200      	movs	r2, #0
    2f3c:	4b03      	ldr	r3, [pc, #12]	; (2f4c <rtc_match_callback+0x88>)
    2f3e:	701a      	strb	r2, [r3, #0]
    2f40:	e7d5      	b.n	2eee <rtc_match_callback+0x2a>
    2f42:	46c0      	nop			; (mov r8, r8)
    2f44:	40003000 	.word	0x40003000
    2f48:	00000b59 	.word	0x00000b59
    2f4c:	200003f6 	.word	0x200003f6
    2f50:	200004f0 	.word	0x200004f0
    2f54:	00003629 	.word	0x00003629
    2f58:	20000024 	.word	0x20000024
    2f5c:	200004ac 	.word	0x200004ac
    2f60:	0000089d 	.word	0x0000089d
    2f64:	00002d61 	.word	0x00002d61
    2f68:	000027f1 	.word	0x000027f1

00002f6c <CAN0_Handler>:
{
    2f6c:	b570      	push	{r4, r5, r6, lr}
    2f6e:	b084      	sub	sp, #16
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    2f70:	4b6c      	ldr	r3, [pc, #432]	; (3124 <CAN0_Handler+0x1b8>)
    2f72:	681b      	ldr	r3, [r3, #0]
    2f74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	status = can_read_interrupt_status(&can_instance);
    2f76:	9203      	str	r2, [sp, #12]
	if (status & CAN_RX_BUFFER_NEW_MESSAGE) {
    2f78:	9a03      	ldr	r2, [sp, #12]
    2f7a:	0312      	lsls	r2, r2, #12
    2f7c:	d550      	bpl.n	3020 <CAN0_Handler+0xb4>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    2f7e:	2280      	movs	r2, #128	; 0x80
    2f80:	0312      	lsls	r2, r2, #12
    2f82:	651a      	str	r2, [r3, #80]	; 0x50
		for (i = 0; i < CONF_CAN0_RX_BUFFER_NUM; i++) {
    2f84:	2300      	movs	r3, #0
    2f86:	9302      	str	r3, [sp, #8]
    2f88:	9b02      	ldr	r3, [sp, #8]
    2f8a:	2b03      	cmp	r3, #3
    2f8c:	d848      	bhi.n	3020 <CAN0_Handler+0xb4>
		if (module_inst->hw->NDAT1.reg & (1 << index)) {
    2f8e:	4e65      	ldr	r6, [pc, #404]	; (3124 <CAN0_Handler+0x1b8>)
		if (module_inst->hw->NDAT2.reg & (1 << index)) {
    2f90:	0035      	movs	r5, r6
				can_get_rx_buffer_element(&can_instance, &rx_element_buffer,
    2f92:	4c65      	ldr	r4, [pc, #404]	; (3128 <CAN0_Handler+0x1bc>)
    2f94:	e029      	b.n	2fea <CAN0_Handler+0x7e>
    2f96:	239c      	movs	r3, #156	; 0x9c
    2f98:	6829      	ldr	r1, [r5, #0]
    2f9a:	58cb      	ldr	r3, [r1, r3]
		index -= 32;
    2f9c:	3a20      	subs	r2, #32
		if (module_inst->hw->NDAT2.reg & (1 << index)) {
    2f9e:	2101      	movs	r1, #1
    2fa0:	4091      	lsls	r1, r2
    2fa2:	400b      	ands	r3, r1
    2fa4:	1e5a      	subs	r2, r3, #1
    2fa6:	4193      	sbcs	r3, r2
    2fa8:	b2db      	uxtb	r3, r3
    2faa:	e02a      	b.n	3002 <CAN0_Handler+0x96>
		module_inst->hw->NDAT2.reg = (1 << index);
    2fac:	4a5d      	ldr	r2, [pc, #372]	; (3124 <CAN0_Handler+0x1b8>)
    2fae:	6811      	ldr	r1, [r2, #0]
		index -= 32;
    2fb0:	3b20      	subs	r3, #32
		module_inst->hw->NDAT2.reg = (1 << index);
    2fb2:	2201      	movs	r2, #1
    2fb4:	409a      	lsls	r2, r3
    2fb6:	0013      	movs	r3, r2
    2fb8:	229c      	movs	r2, #156	; 0x9c
    2fba:	508b      	str	r3, [r1, r2]
    2fbc:	9a01      	ldr	r2, [sp, #4]
    2fbe:	0021      	movs	r1, r4
    2fc0:	4858      	ldr	r0, [pc, #352]	; (3124 <CAN0_Handler+0x1b8>)
    2fc2:	4b5a      	ldr	r3, [pc, #360]	; (312c <CAN0_Handler+0x1c0>)
    2fc4:	4798      	blx	r3
				if (rx_element_buffer.R0.bit.XTD) {
    2fc6:	6823      	ldr	r3, [r4, #0]
				for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    2fc8:	2300      	movs	r3, #0
    2fca:	9302      	str	r3, [sp, #8]
    2fcc:	9b02      	ldr	r3, [sp, #8]
    2fce:	2b07      	cmp	r3, #7
    2fd0:	d805      	bhi.n	2fde <CAN0_Handler+0x72>
    2fd2:	9b02      	ldr	r3, [sp, #8]
    2fd4:	3301      	adds	r3, #1
    2fd6:	9302      	str	r3, [sp, #8]
    2fd8:	9b02      	ldr	r3, [sp, #8]
    2fda:	2b07      	cmp	r3, #7
    2fdc:	d9f9      	bls.n	2fd2 <CAN0_Handler+0x66>
		for (i = 0; i < CONF_CAN0_RX_BUFFER_NUM; i++) {
    2fde:	9b02      	ldr	r3, [sp, #8]
    2fe0:	3301      	adds	r3, #1
    2fe2:	9302      	str	r3, [sp, #8]
    2fe4:	9b02      	ldr	r3, [sp, #8]
    2fe6:	2b03      	cmp	r3, #3
    2fe8:	d81a      	bhi.n	3020 <CAN0_Handler+0xb4>
			if (can_rx_get_buffer_status(&can_instance, i)) {
    2fea:	9a02      	ldr	r2, [sp, #8]
	if (index < 32) {
    2fec:	2a1f      	cmp	r2, #31
    2fee:	d8d2      	bhi.n	2f96 <CAN0_Handler+0x2a>
		if (module_inst->hw->NDAT1.reg & (1 << index)) {
    2ff0:	2398      	movs	r3, #152	; 0x98
    2ff2:	6831      	ldr	r1, [r6, #0]
    2ff4:	58cb      	ldr	r3, [r1, r3]
    2ff6:	2101      	movs	r1, #1
    2ff8:	4091      	lsls	r1, r2
    2ffa:	400b      	ands	r3, r1
    2ffc:	1e5a      	subs	r2, r3, #1
    2ffe:	4193      	sbcs	r3, r2
    3000:	b2db      	uxtb	r3, r3
    3002:	2b00      	cmp	r3, #0
    3004:	d0eb      	beq.n	2fde <CAN0_Handler+0x72>
				rx_buffer_index = i;
    3006:	9b02      	ldr	r3, [sp, #8]
    3008:	9301      	str	r3, [sp, #4]
				can_rx_clear_buffer_status(&can_instance, i);
    300a:	9b02      	ldr	r3, [sp, #8]
	if (index < 32) {
    300c:	2b1f      	cmp	r3, #31
    300e:	d8cd      	bhi.n	2fac <CAN0_Handler+0x40>
		module_inst->hw->NDAT1.reg = (1 << index);
    3010:	4a44      	ldr	r2, [pc, #272]	; (3124 <CAN0_Handler+0x1b8>)
    3012:	6811      	ldr	r1, [r2, #0]
    3014:	2201      	movs	r2, #1
    3016:	409a      	lsls	r2, r3
    3018:	0013      	movs	r3, r2
    301a:	2298      	movs	r2, #152	; 0x98
    301c:	508b      	str	r3, [r1, r2]
    301e:	e7cd      	b.n	2fbc <CAN0_Handler+0x50>
	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    3020:	9b03      	ldr	r3, [sp, #12]
    3022:	07db      	lsls	r3, r3, #31
    3024:	d40f      	bmi.n	3046 <CAN0_Handler+0xda>
	if (status & CAN_RX_FIFO_1_NEW_MESSAGE) {
    3026:	9b03      	ldr	r3, [sp, #12]
    3028:	06db      	lsls	r3, r3, #27
    302a:	d44a      	bmi.n	30c2 <CAN0_Handler+0x156>
	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    302c:	9b03      	ldr	r3, [sp, #12]
    302e:	011b      	lsls	r3, r3, #4
    3030:	d402      	bmi.n	3038 <CAN0_Handler+0xcc>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    3032:	9b03      	ldr	r3, [sp, #12]
    3034:	00db      	lsls	r3, r3, #3
    3036:	d504      	bpl.n	3042 <CAN0_Handler+0xd6>
	module_inst->hw->IR.reg = source;
    3038:	4b3a      	ldr	r3, [pc, #232]	; (3124 <CAN0_Handler+0x1b8>)
    303a:	681b      	ldr	r3, [r3, #0]
    303c:	22c0      	movs	r2, #192	; 0xc0
    303e:	0552      	lsls	r2, r2, #21
    3040:	651a      	str	r2, [r3, #80]	; 0x50
}
    3042:	b004      	add	sp, #16
    3044:	bd70      	pop	{r4, r5, r6, pc}
    3046:	4d37      	ldr	r5, [pc, #220]	; (3124 <CAN0_Handler+0x1b8>)
    3048:	682b      	ldr	r3, [r5, #0]
    304a:	2201      	movs	r2, #1
    304c:	651a      	str	r2, [r3, #80]	; 0x50
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    304e:	4c38      	ldr	r4, [pc, #224]	; (3130 <CAN0_Handler+0x1c4>)
    3050:	6822      	ldr	r2, [r4, #0]
    3052:	4938      	ldr	r1, [pc, #224]	; (3134 <CAN0_Handler+0x1c8>)
    3054:	0028      	movs	r0, r5
    3056:	4b38      	ldr	r3, [pc, #224]	; (3138 <CAN0_Handler+0x1cc>)
    3058:	4798      	blx	r3
		can_rx_fifo_acknowledge(&can_instance, 0,
    305a:	6822      	ldr	r2, [r4, #0]
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    305c:	6829      	ldr	r1, [r5, #0]
    305e:	233f      	movs	r3, #63	; 0x3f
    3060:	4013      	ands	r3, r2
    3062:	22a8      	movs	r2, #168	; 0xa8
    3064:	508b      	str	r3, [r1, r2]
		standard_receive_index++;
    3066:	6823      	ldr	r3, [r4, #0]
    3068:	3301      	adds	r3, #1
    306a:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    306c:	6823      	ldr	r3, [r4, #0]
    306e:	2b04      	cmp	r3, #4
    3070:	d00f      	beq.n	3092 <CAN0_Handler+0x126>
		if (rx_element_fifo_0.R1.bit.FDF) {
    3072:	4b30      	ldr	r3, [pc, #192]	; (3134 <CAN0_Handler+0x1c8>)
    3074:	685b      	ldr	r3, [r3, #4]
    3076:	029b      	lsls	r3, r3, #10
    3078:	d50f      	bpl.n	309a <CAN0_Handler+0x12e>
			for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    307a:	2300      	movs	r3, #0
    307c:	9302      	str	r3, [sp, #8]
    307e:	9b02      	ldr	r3, [sp, #8]
    3080:	2b07      	cmp	r3, #7
    3082:	d8d0      	bhi.n	3026 <CAN0_Handler+0xba>
    3084:	9b02      	ldr	r3, [sp, #8]
    3086:	3301      	adds	r3, #1
    3088:	9302      	str	r3, [sp, #8]
    308a:	9b02      	ldr	r3, [sp, #8]
    308c:	2b07      	cmp	r3, #7
    308e:	d9f9      	bls.n	3084 <CAN0_Handler+0x118>
    3090:	e7c9      	b.n	3026 <CAN0_Handler+0xba>
			standard_receive_index = 0;
    3092:	2200      	movs	r2, #0
    3094:	4b26      	ldr	r3, [pc, #152]	; (3130 <CAN0_Handler+0x1c4>)
    3096:	601a      	str	r2, [r3, #0]
    3098:	e7eb      	b.n	3072 <CAN0_Handler+0x106>
			for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    309a:	2300      	movs	r3, #0
    309c:	9302      	str	r3, [sp, #8]
    309e:	4b25      	ldr	r3, [pc, #148]	; (3134 <CAN0_Handler+0x1c8>)
    30a0:	685b      	ldr	r3, [r3, #4]
    30a2:	031b      	lsls	r3, r3, #12
    30a4:	0f1b      	lsrs	r3, r3, #28
    30a6:	9a02      	ldr	r2, [sp, #8]
    30a8:	4293      	cmp	r3, r2
    30aa:	d9bc      	bls.n	3026 <CAN0_Handler+0xba>
    30ac:	4921      	ldr	r1, [pc, #132]	; (3134 <CAN0_Handler+0x1c8>)
    30ae:	9b02      	ldr	r3, [sp, #8]
    30b0:	3301      	adds	r3, #1
    30b2:	9302      	str	r3, [sp, #8]
    30b4:	684b      	ldr	r3, [r1, #4]
    30b6:	031b      	lsls	r3, r3, #12
    30b8:	0f1b      	lsrs	r3, r3, #28
    30ba:	9a02      	ldr	r2, [sp, #8]
    30bc:	4293      	cmp	r3, r2
    30be:	d8f6      	bhi.n	30ae <CAN0_Handler+0x142>
    30c0:	e7b1      	b.n	3026 <CAN0_Handler+0xba>
	module_inst->hw->IR.reg = source;
    30c2:	4d18      	ldr	r5, [pc, #96]	; (3124 <CAN0_Handler+0x1b8>)
    30c4:	682b      	ldr	r3, [r5, #0]
    30c6:	2210      	movs	r2, #16
    30c8:	651a      	str	r2, [r3, #80]	; 0x50
		can_get_rx_fifo_1_element(&can_instance, &rx_element_fifo_1,
    30ca:	4c1c      	ldr	r4, [pc, #112]	; (313c <CAN0_Handler+0x1d0>)
    30cc:	6822      	ldr	r2, [r4, #0]
    30ce:	491c      	ldr	r1, [pc, #112]	; (3140 <CAN0_Handler+0x1d4>)
    30d0:	0028      	movs	r0, r5
    30d2:	4b1c      	ldr	r3, [pc, #112]	; (3144 <CAN0_Handler+0x1d8>)
    30d4:	4798      	blx	r3
		can_rx_fifo_acknowledge(&can_instance, 0,
    30d6:	6822      	ldr	r2, [r4, #0]
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    30d8:	6829      	ldr	r1, [r5, #0]
    30da:	233f      	movs	r3, #63	; 0x3f
    30dc:	4013      	ands	r3, r2
    30de:	22a8      	movs	r2, #168	; 0xa8
    30e0:	508b      	str	r3, [r1, r2]
		extended_receive_index++;
    30e2:	6823      	ldr	r3, [r4, #0]
    30e4:	3301      	adds	r3, #1
    30e6:	6023      	str	r3, [r4, #0]
		if (extended_receive_index == CONF_CAN0_RX_FIFO_1_NUM) {
    30e8:	6823      	ldr	r3, [r4, #0]
    30ea:	2b04      	cmp	r3, #4
    30ec:	d015      	beq.n	311a <CAN0_Handler+0x1ae>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    30ee:	2300      	movs	r3, #0
    30f0:	9302      	str	r3, [sp, #8]
    30f2:	9b02      	ldr	r3, [sp, #8]
    30f4:	2b07      	cmp	r3, #7
    30f6:	d80c      	bhi.n	3112 <CAN0_Handler+0x1a6>
			commandMsg[i] = rx_element_fifo_1.data[i];
    30f8:	4813      	ldr	r0, [pc, #76]	; (3148 <CAN0_Handler+0x1dc>)
    30fa:	4911      	ldr	r1, [pc, #68]	; (3140 <CAN0_Handler+0x1d4>)
    30fc:	9a02      	ldr	r2, [sp, #8]
    30fe:	9b02      	ldr	r3, [sp, #8]
    3100:	18cb      	adds	r3, r1, r3
    3102:	7a1b      	ldrb	r3, [r3, #8]
    3104:	5483      	strb	r3, [r0, r2]
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    3106:	9b02      	ldr	r3, [sp, #8]
    3108:	3301      	adds	r3, #1
    310a:	9302      	str	r3, [sp, #8]
    310c:	9b02      	ldr	r3, [sp, #8]
    310e:	2b07      	cmp	r3, #7
    3110:	d9f4      	bls.n	30fc <CAN0_Handler+0x190>
		canMsgInFlag = 1;
    3112:	2201      	movs	r2, #1
    3114:	4b0d      	ldr	r3, [pc, #52]	; (314c <CAN0_Handler+0x1e0>)
    3116:	701a      	strb	r2, [r3, #0]
    3118:	e788      	b.n	302c <CAN0_Handler+0xc0>
			extended_receive_index = 0;
    311a:	2200      	movs	r2, #0
    311c:	4b07      	ldr	r3, [pc, #28]	; (313c <CAN0_Handler+0x1d0>)
    311e:	601a      	str	r2, [r3, #0]
    3120:	e7e5      	b.n	30ee <CAN0_Handler+0x182>
    3122:	46c0      	nop			; (mov r8, r8)
    3124:	20000384 	.word	0x20000384
    3128:	20000408 	.word	0x20000408
    312c:	00001329 	.word	0x00001329
    3130:	20000438 	.word	0x20000438
    3134:	20000418 	.word	0x20000418
    3138:	00001379 	.word	0x00001379
    313c:	20000404 	.word	0x20000404
    3140:	20000428 	.word	0x20000428
    3144:	000013c9 	.word	0x000013c9
    3148:	200003e0 	.word	0x200003e0
    314c:	20000383 	.word	0x20000383

00003150 <configure_rtc_calendar>:
{
    3150:	b530      	push	{r4, r5, lr}
    3152:	b089      	sub	sp, #36	; 0x24
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    3154:	aa03      	add	r2, sp, #12
    3156:	23b0      	movs	r3, #176	; 0xb0
    3158:	011b      	lsls	r3, r3, #4
    315a:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    315c:	2300      	movs	r3, #0
    315e:	7093      	strb	r3, [r2, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
    3160:	21fa      	movs	r1, #250	; 0xfa
    3162:	00c9      	lsls	r1, r1, #3
    3164:	8091      	strh	r1, [r2, #4]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
    3166:	2401      	movs	r4, #1
    3168:	7194      	strb	r4, [r2, #6]
#endif
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
    316a:	72d3      	strb	r3, [r2, #11]
	config_rtc_calendar.clock_24h = true;
    316c:	70d4      	strb	r4, [r2, #3]
	config_rtc_calendar.alarm[0].time = alarm.time;
    316e:	7213      	strb	r3, [r2, #8]
    3170:	7253      	strb	r3, [r2, #9]
    3172:	7293      	strb	r3, [r2, #10]
    3174:	7314      	strb	r4, [r2, #12]
    3176:	7354      	strb	r4, [r2, #13]
    3178:	23fc      	movs	r3, #252	; 0xfc
    317a:	00db      	lsls	r3, r3, #3
    317c:	81d3      	strh	r3, [r2, #14]
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_SEC;
    317e:	7414      	strb	r4, [r2, #16]
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
    3180:	4d14      	ldr	r5, [pc, #80]	; (31d4 <configure_rtc_calendar+0x84>)
    3182:	4915      	ldr	r1, [pc, #84]	; (31d8 <configure_rtc_calendar+0x88>)
    3184:	0028      	movs	r0, r5
    3186:	4b15      	ldr	r3, [pc, #84]	; (31dc <configure_rtc_calendar+0x8c>)
    3188:	4798      	blx	r3
	calendar_event.generate_event_on_periodic[7] = true;
    318a:	466b      	mov	r3, sp
    318c:	725c      	strb	r4, [r3, #9]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    318e:	682d      	ldr	r5, [r5, #0]

	uint32_t event_mask = 0;

	/* Check if the user has requested an overflow event */
	if (events->generate_event_on_overflow) {
    3190:	781a      	ldrb	r2, [r3, #0]
		event_mask |= RTC_MODE2_EVCTRL_OVFEO;
    3192:	1e53      	subs	r3, r2, #1
    3194:	419a      	sbcs	r2, r3
    3196:	03d2      	lsls	r2, r2, #15
	}

	/* Check if the user has requested any alarm events */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		if (events->generate_event_on_alarm[i]) {
    3198:	466b      	mov	r3, sp
    319a:	785b      	ldrb	r3, [r3, #1]
    319c:	2b00      	cmp	r3, #0
    319e:	d002      	beq.n	31a6 <configure_rtc_calendar+0x56>
			event_mask |= RTC_MODE2_EVCTRL_ALARMEO(1 << i);
    31a0:	2380      	movs	r3, #128	; 0x80
    31a2:	005b      	lsls	r3, r3, #1
    31a4:	431a      	orrs	r2, r3
		event_mask |= RTC_MODE2_EVCTRL_OVFEO;
    31a6:	2300      	movs	r3, #0
	}

	/* Check if the user has requested any periodic events */
	for (uint8_t i = 0; i < 8; i++) {
		if (events->generate_event_on_periodic[i]) {
			event_mask |= RTC_MODE2_EVCTRL_PEREO(1 << i);
    31a8:	2401      	movs	r4, #1
    31aa:	20ff      	movs	r0, #255	; 0xff
		if (events->generate_event_on_periodic[i]) {
    31ac:	0019      	movs	r1, r3
    31ae:	4469      	add	r1, sp
    31b0:	7889      	ldrb	r1, [r1, #2]
    31b2:	2900      	cmp	r1, #0
    31b4:	d003      	beq.n	31be <configure_rtc_calendar+0x6e>
			event_mask |= RTC_MODE2_EVCTRL_PEREO(1 << i);
    31b6:	0021      	movs	r1, r4
    31b8:	4099      	lsls	r1, r3
    31ba:	4001      	ands	r1, r0
    31bc:	430a      	orrs	r2, r1
    31be:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < 8; i++) {
    31c0:	2b08      	cmp	r3, #8
    31c2:	d1f3      	bne.n	31ac <configure_rtc_calendar+0x5c>
		event_mask |= RTC_MODE2_EVCTRL_TAMPEVEI;
	}
#endif

	/* Enable given event(s) */
	rtc_module->MODE2.EVCTRL.reg |= event_mask;
    31c4:	686b      	ldr	r3, [r5, #4]
    31c6:	431a      	orrs	r2, r3
    31c8:	606a      	str	r2, [r5, #4]
	rtc_calendar_enable(&rtc_instance);
    31ca:	4802      	ldr	r0, [pc, #8]	; (31d4 <configure_rtc_calendar+0x84>)
    31cc:	4b04      	ldr	r3, [pc, #16]	; (31e0 <configure_rtc_calendar+0x90>)
    31ce:	4798      	blx	r3
}
    31d0:	b009      	add	sp, #36	; 0x24
    31d2:	bd30      	pop	{r4, r5, pc}
    31d4:	200004ac 	.word	0x200004ac
    31d8:	40002400 	.word	0x40002400
    31dc:	000008e1 	.word	0x000008e1
    31e0:	00000761 	.word	0x00000761

000031e4 <configure_rtc_callbacks>:

void configure_rtc_callbacks(void)
{
    31e4:	b510      	push	{r4, lr}
	rtc_calendar_register_callback(&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
    31e6:	4c05      	ldr	r4, [pc, #20]	; (31fc <configure_rtc_callbacks+0x18>)
    31e8:	2208      	movs	r2, #8
    31ea:	4905      	ldr	r1, [pc, #20]	; (3200 <configure_rtc_callbacks+0x1c>)
    31ec:	0020      	movs	r0, r4
    31ee:	4b05      	ldr	r3, [pc, #20]	; (3204 <configure_rtc_callbacks+0x20>)
    31f0:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
    31f2:	2108      	movs	r1, #8
    31f4:	0020      	movs	r0, r4
    31f6:	4b04      	ldr	r3, [pc, #16]	; (3208 <configure_rtc_callbacks+0x24>)
    31f8:	4798      	blx	r3
}
    31fa:	bd10      	pop	{r4, pc}
    31fc:	200004ac 	.word	0x200004ac
    3200:	00002ec5 	.word	0x00002ec5
    3204:	0000095d 	.word	0x0000095d
    3208:	0000097d 	.word	0x0000097d

0000320c <configure_tsens>:
/************************************************************************/
/* config temperature sensor                                            */
/************************************************************************/

void configure_tsens(void)
{
    320c:	b500      	push	{lr}
    320e:	b089      	sub	sp, #36	; 0x24
	struct tsens_config config_tsens;
	tsens_get_config_defaults(&config_tsens);
    3210:	a801      	add	r0, sp, #4
    3212:	4b07      	ldr	r3, [pc, #28]	; (3230 <configure_tsens+0x24>)
    3214:	4798      	blx	r3
	tsens_init(&config_tsens);
    3216:	a801      	add	r0, sp, #4
    3218:	4b06      	ldr	r3, [pc, #24]	; (3234 <configure_tsens+0x28>)
    321a:	4798      	blx	r3
	TSENS->CTRLA.reg |= TSENS_CTRLA_ENABLE;
    321c:	4a06      	ldr	r2, [pc, #24]	; (3238 <configure_tsens+0x2c>)
    321e:	7813      	ldrb	r3, [r2, #0]
    3220:	2102      	movs	r1, #2
    3222:	430b      	orrs	r3, r1
    3224:	7013      	strb	r3, [r2, #0]
	if (TSENS->SYNCBUSY.reg) {
    3226:	6893      	ldr	r3, [r2, #8]
	while (tsens_is_syncing()) {
    3228:	2b00      	cmp	r3, #0
    322a:	d1fc      	bne.n	3226 <configure_tsens+0x1a>
	tsens_enable();
}
    322c:	b009      	add	sp, #36	; 0x24
    322e:	bd00      	pop	{pc}
    3230:	00000b25 	.word	0x00000b25
    3234:	00000a69 	.word	0x00000a69
    3238:	40003000 	.word	0x40003000

0000323c <main>:


//! [setup]

int main(void)
{
    323c:	b5f0      	push	{r4, r5, r6, r7, lr}
    323e:	46ce      	mov	lr, r9
    3240:	4647      	mov	r7, r8
    3242:	b580      	push	{r7, lr}
    3244:	b099      	sub	sp, #100	; 0x64
	
	uint8_t key;

//! [setup_init]
	system_init();
    3246:	4b87      	ldr	r3, [pc, #540]	; (3464 <main+0x228>)
    3248:	4798      	blx	r3
	cpu_irq_enable();
    324a:	2401      	movs	r4, #1
    324c:	4b86      	ldr	r3, [pc, #536]	; (3468 <main+0x22c>)
    324e:	701c      	strb	r4, [r3, #0]
    3250:	f3bf 8f5f 	dmb	sy
    3254:	b662      	cpsie	i
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3256:	aa01      	add	r2, sp, #4
    3258:	2380      	movs	r3, #128	; 0x80
    325a:	05db      	lsls	r3, r3, #23
    325c:	9301      	str	r3, [sp, #4]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    325e:	2300      	movs	r3, #0
    3260:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    3262:	21ff      	movs	r1, #255	; 0xff
    3264:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    3266:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3268:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
    326a:	2196      	movs	r1, #150	; 0x96
    326c:	0189      	lsls	r1, r1, #6
    326e:	6291      	str	r1, [r2, #40]	; 0x28
	config->receiver_enable  = true;
    3270:	212c      	movs	r1, #44	; 0x2c
    3272:	5454      	strb	r4, [r2, r1]
	config->transmitter_enable = true;
    3274:	3101      	adds	r1, #1
    3276:	5454      	strb	r4, [r2, r1]
	config->clock_polarity_inverted = false;
    3278:	3101      	adds	r1, #1
    327a:	5453      	strb	r3, [r2, r1]
	config->use_external_clock = false;
    327c:	3101      	adds	r1, #1
    327e:	5453      	strb	r3, [r2, r1]
	config->ext_clock_freq   = 0;
    3280:	6313      	str	r3, [r2, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3282:	3105      	adds	r1, #5
    3284:	5453      	strb	r3, [r2, r1]
	config->generator_source = GCLK_GENERATOR_0;
    3286:	3101      	adds	r1, #1
    3288:	5453      	strb	r3, [r2, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    328a:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    328c:	2100      	movs	r1, #0
    328e:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3290:	76d1      	strb	r1, [r2, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    3292:	61d3      	str	r3, [r2, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    3294:	8413      	strh	r3, [r2, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    3296:	8453      	strh	r3, [r2, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3298:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    329a:	3324      	adds	r3, #36	; 0x24
    329c:	54d1      	strb	r1, [r2, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    329e:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    32a0:	3b11      	subs	r3, #17
    32a2:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    32a4:	3313      	adds	r3, #19
    32a6:	54d1      	strb	r1, [r2, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    32a8:	3b01      	subs	r3, #1
    32aa:	54d1      	strb	r1, [r2, r3]
	config_cdc.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    32ac:	23c4      	movs	r3, #196	; 0xc4
    32ae:	039b      	lsls	r3, r3, #14
    32b0:	60d3      	str	r3, [r2, #12]
	config_cdc.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    32b2:	2301      	movs	r3, #1
    32b4:	425b      	negs	r3, r3
    32b6:	6393      	str	r3, [r2, #56]	; 0x38
	config_cdc.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    32b8:	63d3      	str	r3, [r2, #60]	; 0x3c
	config_cdc.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    32ba:	4b6c      	ldr	r3, [pc, #432]	; (346c <main+0x230>)
    32bc:	6413      	str	r3, [r2, #64]	; 0x40
	config_cdc.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    32be:	4b6c      	ldr	r3, [pc, #432]	; (3470 <main+0x234>)
    32c0:	6453      	str	r3, [r2, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    32c2:	4d6c      	ldr	r5, [pc, #432]	; (3474 <main+0x238>)
    32c4:	4b6c      	ldr	r3, [pc, #432]	; (3478 <main+0x23c>)
    32c6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    32c8:	496c      	ldr	r1, [pc, #432]	; (347c <main+0x240>)
    32ca:	4b6d      	ldr	r3, [pc, #436]	; (3480 <main+0x244>)
    32cc:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    32ce:	496d      	ldr	r1, [pc, #436]	; (3484 <main+0x248>)
    32d0:	4b6d      	ldr	r3, [pc, #436]	; (3488 <main+0x24c>)
    32d2:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    32d4:	496d      	ldr	r1, [pc, #436]	; (348c <main+0x250>)
    32d6:	0028      	movs	r0, r5
    32d8:	4b6d      	ldr	r3, [pc, #436]	; (3490 <main+0x254>)
    32da:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    32dc:	4f6d      	ldr	r7, [pc, #436]	; (3494 <main+0x258>)
    32de:	683b      	ldr	r3, [r7, #0]
    32e0:	6898      	ldr	r0, [r3, #8]
    32e2:	2100      	movs	r1, #0
    32e4:	4e6c      	ldr	r6, [pc, #432]	; (3498 <main+0x25c>)
    32e6:	47b0      	blx	r6
	setbuf(stdin, NULL);
    32e8:	683b      	ldr	r3, [r7, #0]
    32ea:	6858      	ldr	r0, [r3, #4]
    32ec:	2100      	movs	r1, #0
    32ee:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    32f0:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    32f2:	0030      	movs	r0, r6
    32f4:	4b69      	ldr	r3, [pc, #420]	; (349c <main+0x260>)
    32f6:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    32f8:	231f      	movs	r3, #31
    32fa:	4018      	ands	r0, r3
    32fc:	4084      	lsls	r4, r0
    32fe:	4b68      	ldr	r3, [pc, #416]	; (34a0 <main+0x264>)
    3300:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    3302:	682b      	ldr	r3, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    3304:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    3306:	2a00      	cmp	r2, #0
    3308:	d1fc      	bne.n	3304 <main+0xc8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    330a:	6833      	ldr	r3, [r6, #0]
    330c:	2702      	movs	r7, #2
    330e:	433b      	orrs	r3, r7
    3310:	6033      	str	r3, [r6, #0]

	struct events_resource example_event;
	struct events_hook hook;

//!	setup GPIO
	configure_port_pins();
    3312:	4b64      	ldr	r3, [pc, #400]	; (34a4 <main+0x268>)
    3314:	4798      	blx	r3
	events_get_config_defaults(&config);
    3316:	ac01      	add	r4, sp, #4
    3318:	0020      	movs	r0, r4
    331a:	4b63      	ldr	r3, [pc, #396]	; (34a8 <main+0x26c>)
    331c:	4798      	blx	r3
	config.generator = CONF_EVENT_GENERATOR;
    331e:	230d      	movs	r3, #13
    3320:	70a3      	strb	r3, [r4, #2]
	config.edge_detect = EVENTS_EDGE_DETECT_RISING;
    3322:	2601      	movs	r6, #1
    3324:	7026      	strb	r6, [r4, #0]
	config.path = EVENTS_PATH_SYNCHRONOUS;
    3326:	2500      	movs	r5, #0
    3328:	7065      	strb	r5, [r4, #1]
	config.clock_source = GCLK_GENERATOR_0;
    332a:	70e5      	strb	r5, [r4, #3]
	events_allocate(resource, &config);
    332c:	0021      	movs	r1, r4
    332e:	a816      	add	r0, sp, #88	; 0x58
    3330:	4b5e      	ldr	r3, [pc, #376]	; (34ac <main+0x270>)
    3332:	4798      	blx	r3
	events_attach_user(resource, CONF_EVENT_USER);
    3334:	2105      	movs	r1, #5
    3336:	a816      	add	r0, sp, #88	; 0x58
    3338:	4b5d      	ldr	r3, [pc, #372]	; (34b0 <main+0x274>)
    333a:	4798      	blx	r3
	events_create_hook(hook, ADC_event);
    333c:	495d      	ldr	r1, [pc, #372]	; (34b4 <main+0x278>)
    333e:	a813      	add	r0, sp, #76	; 0x4c
    3340:	4b5d      	ldr	r3, [pc, #372]	; (34b8 <main+0x27c>)
    3342:	4798      	blx	r3
	events_add_hook(resource, hook);
    3344:	a913      	add	r1, sp, #76	; 0x4c
    3346:	a816      	add	r0, sp, #88	; 0x58
    3348:	4b5c      	ldr	r3, [pc, #368]	; (34bc <main+0x280>)
    334a:	4798      	blx	r3
	events_enable_interrupt_source(resource, EVENTS_INTERRUPT_DETECT);
    334c:	2101      	movs	r1, #1
    334e:	a816      	add	r0, sp, #88	; 0x58
    3350:	4b5b      	ldr	r3, [pc, #364]	; (34c0 <main+0x284>)
    3352:	4798      	blx	r3
	configure_event_channel(&example_event);
	configure_event_user(&example_event);
	configure_event_interrupt(&example_event, &hook);
	
	//setup RTC
	configure_rtc_calendar();
    3354:	4b5b      	ldr	r3, [pc, #364]	; (34c4 <main+0x288>)
    3356:	4798      	blx	r3
	configure_rtc_callbacks();
    3358:	4b5b      	ldr	r3, [pc, #364]	; (34c8 <main+0x28c>)
    335a:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
    335c:	485b      	ldr	r0, [pc, #364]	; (34cc <main+0x290>)
    335e:	4b5c      	ldr	r3, [pc, #368]	; (34d0 <main+0x294>)
    3360:	4798      	blx	r3

//!config temperature sensor
	configure_tsens();
    3362:	4b5c      	ldr	r3, [pc, #368]	; (34d4 <main+0x298>)
    3364:	4798      	blx	r3
	
//! [configure_adc]
	configure_adc();
    3366:	4b5c      	ldr	r3, [pc, #368]	; (34d8 <main+0x29c>)
    3368:	4798      	blx	r3
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    336a:	466b      	mov	r3, sp
    336c:	705d      	strb	r5, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    336e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    3370:	70dd      	strb	r5, [r3, #3]
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    3372:	2306      	movs	r3, #6
    3374:	4699      	mov	r9, r3
    3376:	466b      	mov	r3, sp
    3378:	464a      	mov	r2, r9
    337a:	701a      	strb	r2, [r3, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    337c:	4669      	mov	r1, sp
    337e:	2018      	movs	r0, #24
    3380:	4b56      	ldr	r3, [pc, #344]	; (34dc <main+0x2a0>)
    3382:	4698      	mov	r8, r3
    3384:	4798      	blx	r3
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    3386:	466b      	mov	r3, sp
    3388:	464a      	mov	r2, r9
    338a:	701a      	strb	r2, [r3, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    338c:	4669      	mov	r1, sp
    338e:	2019      	movs	r0, #25
    3390:	47c0      	blx	r8
	config->clock_source = GCLK_GENERATOR_8;
    3392:	2308      	movs	r3, #8
    3394:	7023      	strb	r3, [r4, #0]
	config->run_in_standby = false;
    3396:	7065      	strb	r5, [r4, #1]
	config->watchdog_configuration = 0x00;
    3398:	70a5      	strb	r5, [r4, #2]
	config->transmit_pause = true;
    339a:	70e6      	strb	r6, [r4, #3]
	config->edge_filtering = true;
    339c:	7126      	strb	r6, [r4, #4]
	config->protocol_exception_handling = true;
    339e:	7166      	strb	r6, [r4, #5]
	config->automatic_retransmission = true;
    33a0:	71a6      	strb	r6, [r4, #6]
	config->clock_stop_request = false;
    33a2:	71e5      	strb	r5, [r4, #7]
	config->clock_stop_acknowledge = false;
    33a4:	7225      	strb	r5, [r4, #8]
	config->timestamp_prescaler = 0;
    33a6:	7265      	strb	r5, [r4, #9]
	config->timeout_period = 0xFFFF;
    33a8:	3b09      	subs	r3, #9
    33aa:	8163      	strh	r3, [r4, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    33ac:	7325      	strb	r5, [r4, #12]
	config->timeout_enable = false;
    33ae:	7365      	strb	r5, [r4, #13]
	config->tdc_enable = false;
    33b0:	73a5      	strb	r5, [r4, #14]
	config->delay_compensation_offset = 0;
    33b2:	73e5      	strb	r5, [r4, #15]
	config->delay_compensation_filter_window_length = 0;
    33b4:	7425      	strb	r5, [r4, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    33b6:	7467      	strb	r7, [r4, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    33b8:	74a7      	strb	r7, [r4, #18]
	config->remote_frames_standard_reject = true;
    33ba:	74e6      	strb	r6, [r4, #19]
	config->remote_frames_extended_reject = true;
    33bc:	7526      	strb	r6, [r4, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    33be:	4b48      	ldr	r3, [pc, #288]	; (34e0 <main+0x2a4>)
    33c0:	61a3      	str	r3, [r4, #24]
	config->rx_fifo_0_overwrite = true;
    33c2:	7726      	strb	r6, [r4, #28]
	config->rx_fifo_0_watermark = 0;
    33c4:	7765      	strb	r5, [r4, #29]
	config->rx_fifo_1_overwrite = true;
    33c6:	77a6      	strb	r6, [r4, #30]
	config->rx_fifo_1_watermark = 0;
    33c8:	77e5      	strb	r5, [r4, #31]
	config->tx_queue_mode = false;
    33ca:	2320      	movs	r3, #32
    33cc:	54e5      	strb	r5, [r4, r3]
	config->tx_event_fifo_watermark = 0;
    33ce:	3301      	adds	r3, #1
    33d0:	54e5      	strb	r5, [r4, r3]
	can_init(&can_instance, CAN_MODULE, &config_can);
    33d2:	4d44      	ldr	r5, [pc, #272]	; (34e4 <main+0x2a8>)
    33d4:	0022      	movs	r2, r4
    33d6:	4944      	ldr	r1, [pc, #272]	; (34e8 <main+0x2ac>)
    33d8:	0028      	movs	r0, r5
    33da:	4b44      	ldr	r3, [pc, #272]	; (34ec <main+0x2b0>)
    33dc:	4798      	blx	r3
	can_start(&can_instance);
    33de:	0028      	movs	r0, r5
    33e0:	4b43      	ldr	r3, [pc, #268]	; (34f0 <main+0x2b4>)
    33e2:	4798      	blx	r3
    33e4:	2280      	movs	r2, #128	; 0x80
    33e6:	0212      	lsls	r2, r2, #8
    33e8:	4b2d      	ldr	r3, [pc, #180]	; (34a0 <main+0x264>)
    33ea:	601a      	str	r2, [r3, #0]
	module_inst->hw->IE.reg |= source;
    33ec:	682a      	ldr	r2, [r5, #0]
    33ee:	6d51      	ldr	r1, [r2, #84]	; 0x54
    33f0:	23c0      	movs	r3, #192	; 0xc0
    33f2:	055b      	lsls	r3, r3, #21
    33f4:	430b      	orrs	r3, r1
    33f6:	6553      	str	r3, [r2, #84]	; 0x54

//! [display_user_menu]
	//display_menu();
//! [display_user_menu]

while (events_is_busy(&example_event)) {
    33f8:	4c3e      	ldr	r4, [pc, #248]	; (34f4 <main+0x2b8>)
    33fa:	a816      	add	r0, sp, #88	; 0x58
    33fc:	47a0      	blx	r4
    33fe:	2800      	cmp	r0, #0
    3400:	d1fb      	bne.n	33fa <main+0x1be>
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    3402:	4b3d      	ldr	r3, [pc, #244]	; (34f8 <main+0x2bc>)
    3404:	9301      	str	r3, [sp, #4]
	sd_filter.S0.bit.SFID2 = CAN_RX_STANDARD_FILTER_ID_0_BUFFER_INDEX;
    3406:	9b01      	ldr	r3, [sp, #4]
    3408:	0adb      	lsrs	r3, r3, #11
    340a:	02db      	lsls	r3, r3, #11
    340c:	2202      	movs	r2, #2
    340e:	4313      	orrs	r3, r2
    3410:	9301      	str	r3, [sp, #4]
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_0;
    3412:	9b01      	ldr	r3, [sp, #4]
    3414:	4a39      	ldr	r2, [pc, #228]	; (34fc <main+0x2c0>)
    3416:	401a      	ands	r2, r3
    3418:	4b39      	ldr	r3, [pc, #228]	; (3500 <main+0x2c4>)
    341a:	4313      	orrs	r3, r2
    341c:	9301      	str	r3, [sp, #4]
	sd_filter.S0.bit.SFEC =
    341e:	9a01      	ldr	r2, [sp, #4]
    3420:	23e0      	movs	r3, #224	; 0xe0
    3422:	059b      	lsls	r3, r3, #22
    3424:	4313      	orrs	r3, r2
    3426:	9301      	str	r3, [sp, #4]
	can_set_rx_standard_filter(&can_instance, &sd_filter,
    3428:	4c2e      	ldr	r4, [pc, #184]	; (34e4 <main+0x2a8>)
    342a:	2200      	movs	r2, #0
    342c:	a901      	add	r1, sp, #4
    342e:	0020      	movs	r0, r4
    3430:	4b34      	ldr	r3, [pc, #208]	; (3504 <main+0x2c8>)
    3432:	4798      	blx	r3
	module_inst->hw->IE.reg |= source;
    3434:	6822      	ldr	r2, [r4, #0]
    3436:	6d51      	ldr	r1, [r2, #84]	; 0x54
    3438:	2380      	movs	r3, #128	; 0x80
    343a:	031b      	lsls	r3, r3, #12
    343c:	430b      	orrs	r3, r1
    343e:	6553      	str	r3, [r2, #84]	; 0x54
	can_set_standard_filter_0();
//! [main_loop]
	while(1) {
		
		
		if (1==canMsgInFlag){
    3440:	4d31      	ldr	r5, [pc, #196]	; (3508 <main+0x2cc>)
			//printf("Command Received!\r\n");
			processCommandMsg();
    3442:	4e32      	ldr	r6, [pc, #200]	; (350c <main+0x2d0>)
		}
		if ((0 == system_busy_flag) && (1 == commandReady))
    3444:	4c32      	ldr	r4, [pc, #200]	; (3510 <main+0x2d4>)
		if (1==canMsgInFlag){
    3446:	782b      	ldrb	r3, [r5, #0]
    3448:	2b01      	cmp	r3, #1
    344a:	d009      	beq.n	3460 <main+0x224>
		if ((0 == system_busy_flag) && (1 == commandReady))
    344c:	7823      	ldrb	r3, [r4, #0]
    344e:	2b00      	cmp	r3, #0
    3450:	d1f9      	bne.n	3446 <main+0x20a>
    3452:	4b30      	ldr	r3, [pc, #192]	; (3514 <main+0x2d8>)
    3454:	781b      	ldrb	r3, [r3, #0]
    3456:	2b01      	cmp	r3, #1
    3458:	d1f5      	bne.n	3446 <main+0x20a>
		{
			execute_system_command();
    345a:	4b2f      	ldr	r3, [pc, #188]	; (3518 <main+0x2dc>)
    345c:	4798      	blx	r3
    345e:	e7f2      	b.n	3446 <main+0x20a>
			processCommandMsg();
    3460:	47b0      	blx	r6
    3462:	e7f3      	b.n	344c <main+0x210>
    3464:	000025f9 	.word	0x000025f9
    3468:	20000014 	.word	0x20000014
    346c:	002a0003 	.word	0x002a0003
    3470:	002b0003 	.word	0x002b0003
    3474:	20000388 	.word	0x20000388
    3478:	200004a8 	.word	0x200004a8
    347c:	0000296d 	.word	0x0000296d
    3480:	200004a4 	.word	0x200004a4
    3484:	00002941 	.word	0x00002941
    3488:	200004a0 	.word	0x200004a0
    348c:	42001400 	.word	0x42001400
    3490:	00001979 	.word	0x00001979
    3494:	20000030 	.word	0x20000030
    3498:	00003b11 	.word	0x00003b11
    349c:	000018e9 	.word	0x000018e9
    34a0:	e000e100 	.word	0xe000e100
    34a4:	00002985 	.word	0x00002985
    34a8:	00000e05 	.word	0x00000e05
    34ac:	00000e19 	.word	0x00000e19
    34b0:	00000ee5 	.word	0x00000ee5
    34b4:	00002c35 	.word	0x00002c35
    34b8:	00000cb9 	.word	0x00000cb9
    34bc:	00000cc5 	.word	0x00000cc5
    34c0:	00000cf9 	.word	0x00000cf9
    34c4:	00003151 	.word	0x00003151
    34c8:	000031e5 	.word	0x000031e5
    34cc:	200004ac 	.word	0x200004ac
    34d0:	00000761 	.word	0x00000761
    34d4:	0000320d 	.word	0x0000320d
    34d8:	000029ad 	.word	0x000029ad
    34dc:	000025c9 	.word	0x000025c9
    34e0:	1fffffff 	.word	0x1fffffff
    34e4:	20000384 	.word	0x20000384
    34e8:	42001c00 	.word	0x42001c00
    34ec:	00000fe1 	.word	0x00000fe1
    34f0:	000012d5 	.word	0x000012d5
    34f4:	00000ecd 	.word	0x00000ecd
    34f8:	880007ff 	.word	0x880007ff
    34fc:	f800ffff 	.word	0xf800ffff
    3500:	045a0000 	.word	0x045a0000
    3504:	000012ed 	.word	0x000012ed
    3508:	20000383 	.word	0x20000383
    350c:	00002c91 	.word	0x00002c91
    3510:	2000043c 	.word	0x2000043c
    3514:	200003f4 	.word	0x200003f4
    3518:	00002cf9 	.word	0x00002cf9

0000351c <__udivsi3>:
    351c:	2200      	movs	r2, #0
    351e:	0843      	lsrs	r3, r0, #1
    3520:	428b      	cmp	r3, r1
    3522:	d374      	bcc.n	360e <__udivsi3+0xf2>
    3524:	0903      	lsrs	r3, r0, #4
    3526:	428b      	cmp	r3, r1
    3528:	d35f      	bcc.n	35ea <__udivsi3+0xce>
    352a:	0a03      	lsrs	r3, r0, #8
    352c:	428b      	cmp	r3, r1
    352e:	d344      	bcc.n	35ba <__udivsi3+0x9e>
    3530:	0b03      	lsrs	r3, r0, #12
    3532:	428b      	cmp	r3, r1
    3534:	d328      	bcc.n	3588 <__udivsi3+0x6c>
    3536:	0c03      	lsrs	r3, r0, #16
    3538:	428b      	cmp	r3, r1
    353a:	d30d      	bcc.n	3558 <__udivsi3+0x3c>
    353c:	22ff      	movs	r2, #255	; 0xff
    353e:	0209      	lsls	r1, r1, #8
    3540:	ba12      	rev	r2, r2
    3542:	0c03      	lsrs	r3, r0, #16
    3544:	428b      	cmp	r3, r1
    3546:	d302      	bcc.n	354e <__udivsi3+0x32>
    3548:	1212      	asrs	r2, r2, #8
    354a:	0209      	lsls	r1, r1, #8
    354c:	d065      	beq.n	361a <__udivsi3+0xfe>
    354e:	0b03      	lsrs	r3, r0, #12
    3550:	428b      	cmp	r3, r1
    3552:	d319      	bcc.n	3588 <__udivsi3+0x6c>
    3554:	e000      	b.n	3558 <__udivsi3+0x3c>
    3556:	0a09      	lsrs	r1, r1, #8
    3558:	0bc3      	lsrs	r3, r0, #15
    355a:	428b      	cmp	r3, r1
    355c:	d301      	bcc.n	3562 <__udivsi3+0x46>
    355e:	03cb      	lsls	r3, r1, #15
    3560:	1ac0      	subs	r0, r0, r3
    3562:	4152      	adcs	r2, r2
    3564:	0b83      	lsrs	r3, r0, #14
    3566:	428b      	cmp	r3, r1
    3568:	d301      	bcc.n	356e <__udivsi3+0x52>
    356a:	038b      	lsls	r3, r1, #14
    356c:	1ac0      	subs	r0, r0, r3
    356e:	4152      	adcs	r2, r2
    3570:	0b43      	lsrs	r3, r0, #13
    3572:	428b      	cmp	r3, r1
    3574:	d301      	bcc.n	357a <__udivsi3+0x5e>
    3576:	034b      	lsls	r3, r1, #13
    3578:	1ac0      	subs	r0, r0, r3
    357a:	4152      	adcs	r2, r2
    357c:	0b03      	lsrs	r3, r0, #12
    357e:	428b      	cmp	r3, r1
    3580:	d301      	bcc.n	3586 <__udivsi3+0x6a>
    3582:	030b      	lsls	r3, r1, #12
    3584:	1ac0      	subs	r0, r0, r3
    3586:	4152      	adcs	r2, r2
    3588:	0ac3      	lsrs	r3, r0, #11
    358a:	428b      	cmp	r3, r1
    358c:	d301      	bcc.n	3592 <__udivsi3+0x76>
    358e:	02cb      	lsls	r3, r1, #11
    3590:	1ac0      	subs	r0, r0, r3
    3592:	4152      	adcs	r2, r2
    3594:	0a83      	lsrs	r3, r0, #10
    3596:	428b      	cmp	r3, r1
    3598:	d301      	bcc.n	359e <__udivsi3+0x82>
    359a:	028b      	lsls	r3, r1, #10
    359c:	1ac0      	subs	r0, r0, r3
    359e:	4152      	adcs	r2, r2
    35a0:	0a43      	lsrs	r3, r0, #9
    35a2:	428b      	cmp	r3, r1
    35a4:	d301      	bcc.n	35aa <__udivsi3+0x8e>
    35a6:	024b      	lsls	r3, r1, #9
    35a8:	1ac0      	subs	r0, r0, r3
    35aa:	4152      	adcs	r2, r2
    35ac:	0a03      	lsrs	r3, r0, #8
    35ae:	428b      	cmp	r3, r1
    35b0:	d301      	bcc.n	35b6 <__udivsi3+0x9a>
    35b2:	020b      	lsls	r3, r1, #8
    35b4:	1ac0      	subs	r0, r0, r3
    35b6:	4152      	adcs	r2, r2
    35b8:	d2cd      	bcs.n	3556 <__udivsi3+0x3a>
    35ba:	09c3      	lsrs	r3, r0, #7
    35bc:	428b      	cmp	r3, r1
    35be:	d301      	bcc.n	35c4 <__udivsi3+0xa8>
    35c0:	01cb      	lsls	r3, r1, #7
    35c2:	1ac0      	subs	r0, r0, r3
    35c4:	4152      	adcs	r2, r2
    35c6:	0983      	lsrs	r3, r0, #6
    35c8:	428b      	cmp	r3, r1
    35ca:	d301      	bcc.n	35d0 <__udivsi3+0xb4>
    35cc:	018b      	lsls	r3, r1, #6
    35ce:	1ac0      	subs	r0, r0, r3
    35d0:	4152      	adcs	r2, r2
    35d2:	0943      	lsrs	r3, r0, #5
    35d4:	428b      	cmp	r3, r1
    35d6:	d301      	bcc.n	35dc <__udivsi3+0xc0>
    35d8:	014b      	lsls	r3, r1, #5
    35da:	1ac0      	subs	r0, r0, r3
    35dc:	4152      	adcs	r2, r2
    35de:	0903      	lsrs	r3, r0, #4
    35e0:	428b      	cmp	r3, r1
    35e2:	d301      	bcc.n	35e8 <__udivsi3+0xcc>
    35e4:	010b      	lsls	r3, r1, #4
    35e6:	1ac0      	subs	r0, r0, r3
    35e8:	4152      	adcs	r2, r2
    35ea:	08c3      	lsrs	r3, r0, #3
    35ec:	428b      	cmp	r3, r1
    35ee:	d301      	bcc.n	35f4 <__udivsi3+0xd8>
    35f0:	00cb      	lsls	r3, r1, #3
    35f2:	1ac0      	subs	r0, r0, r3
    35f4:	4152      	adcs	r2, r2
    35f6:	0883      	lsrs	r3, r0, #2
    35f8:	428b      	cmp	r3, r1
    35fa:	d301      	bcc.n	3600 <__udivsi3+0xe4>
    35fc:	008b      	lsls	r3, r1, #2
    35fe:	1ac0      	subs	r0, r0, r3
    3600:	4152      	adcs	r2, r2
    3602:	0843      	lsrs	r3, r0, #1
    3604:	428b      	cmp	r3, r1
    3606:	d301      	bcc.n	360c <__udivsi3+0xf0>
    3608:	004b      	lsls	r3, r1, #1
    360a:	1ac0      	subs	r0, r0, r3
    360c:	4152      	adcs	r2, r2
    360e:	1a41      	subs	r1, r0, r1
    3610:	d200      	bcs.n	3614 <__udivsi3+0xf8>
    3612:	4601      	mov	r1, r0
    3614:	4152      	adcs	r2, r2
    3616:	4610      	mov	r0, r2
    3618:	4770      	bx	lr
    361a:	e7ff      	b.n	361c <__udivsi3+0x100>
    361c:	b501      	push	{r0, lr}
    361e:	2000      	movs	r0, #0
    3620:	f000 f8f0 	bl	3804 <__aeabi_idiv0>
    3624:	bd02      	pop	{r1, pc}
    3626:	46c0      	nop			; (mov r8, r8)

00003628 <__aeabi_uidivmod>:
    3628:	2900      	cmp	r1, #0
    362a:	d0f7      	beq.n	361c <__udivsi3+0x100>
    362c:	e776      	b.n	351c <__udivsi3>
    362e:	4770      	bx	lr

00003630 <__divsi3>:
    3630:	4603      	mov	r3, r0
    3632:	430b      	orrs	r3, r1
    3634:	d47f      	bmi.n	3736 <__divsi3+0x106>
    3636:	2200      	movs	r2, #0
    3638:	0843      	lsrs	r3, r0, #1
    363a:	428b      	cmp	r3, r1
    363c:	d374      	bcc.n	3728 <__divsi3+0xf8>
    363e:	0903      	lsrs	r3, r0, #4
    3640:	428b      	cmp	r3, r1
    3642:	d35f      	bcc.n	3704 <__divsi3+0xd4>
    3644:	0a03      	lsrs	r3, r0, #8
    3646:	428b      	cmp	r3, r1
    3648:	d344      	bcc.n	36d4 <__divsi3+0xa4>
    364a:	0b03      	lsrs	r3, r0, #12
    364c:	428b      	cmp	r3, r1
    364e:	d328      	bcc.n	36a2 <__divsi3+0x72>
    3650:	0c03      	lsrs	r3, r0, #16
    3652:	428b      	cmp	r3, r1
    3654:	d30d      	bcc.n	3672 <__divsi3+0x42>
    3656:	22ff      	movs	r2, #255	; 0xff
    3658:	0209      	lsls	r1, r1, #8
    365a:	ba12      	rev	r2, r2
    365c:	0c03      	lsrs	r3, r0, #16
    365e:	428b      	cmp	r3, r1
    3660:	d302      	bcc.n	3668 <__divsi3+0x38>
    3662:	1212      	asrs	r2, r2, #8
    3664:	0209      	lsls	r1, r1, #8
    3666:	d065      	beq.n	3734 <__divsi3+0x104>
    3668:	0b03      	lsrs	r3, r0, #12
    366a:	428b      	cmp	r3, r1
    366c:	d319      	bcc.n	36a2 <__divsi3+0x72>
    366e:	e000      	b.n	3672 <__divsi3+0x42>
    3670:	0a09      	lsrs	r1, r1, #8
    3672:	0bc3      	lsrs	r3, r0, #15
    3674:	428b      	cmp	r3, r1
    3676:	d301      	bcc.n	367c <__divsi3+0x4c>
    3678:	03cb      	lsls	r3, r1, #15
    367a:	1ac0      	subs	r0, r0, r3
    367c:	4152      	adcs	r2, r2
    367e:	0b83      	lsrs	r3, r0, #14
    3680:	428b      	cmp	r3, r1
    3682:	d301      	bcc.n	3688 <__divsi3+0x58>
    3684:	038b      	lsls	r3, r1, #14
    3686:	1ac0      	subs	r0, r0, r3
    3688:	4152      	adcs	r2, r2
    368a:	0b43      	lsrs	r3, r0, #13
    368c:	428b      	cmp	r3, r1
    368e:	d301      	bcc.n	3694 <__divsi3+0x64>
    3690:	034b      	lsls	r3, r1, #13
    3692:	1ac0      	subs	r0, r0, r3
    3694:	4152      	adcs	r2, r2
    3696:	0b03      	lsrs	r3, r0, #12
    3698:	428b      	cmp	r3, r1
    369a:	d301      	bcc.n	36a0 <__divsi3+0x70>
    369c:	030b      	lsls	r3, r1, #12
    369e:	1ac0      	subs	r0, r0, r3
    36a0:	4152      	adcs	r2, r2
    36a2:	0ac3      	lsrs	r3, r0, #11
    36a4:	428b      	cmp	r3, r1
    36a6:	d301      	bcc.n	36ac <__divsi3+0x7c>
    36a8:	02cb      	lsls	r3, r1, #11
    36aa:	1ac0      	subs	r0, r0, r3
    36ac:	4152      	adcs	r2, r2
    36ae:	0a83      	lsrs	r3, r0, #10
    36b0:	428b      	cmp	r3, r1
    36b2:	d301      	bcc.n	36b8 <__divsi3+0x88>
    36b4:	028b      	lsls	r3, r1, #10
    36b6:	1ac0      	subs	r0, r0, r3
    36b8:	4152      	adcs	r2, r2
    36ba:	0a43      	lsrs	r3, r0, #9
    36bc:	428b      	cmp	r3, r1
    36be:	d301      	bcc.n	36c4 <__divsi3+0x94>
    36c0:	024b      	lsls	r3, r1, #9
    36c2:	1ac0      	subs	r0, r0, r3
    36c4:	4152      	adcs	r2, r2
    36c6:	0a03      	lsrs	r3, r0, #8
    36c8:	428b      	cmp	r3, r1
    36ca:	d301      	bcc.n	36d0 <__divsi3+0xa0>
    36cc:	020b      	lsls	r3, r1, #8
    36ce:	1ac0      	subs	r0, r0, r3
    36d0:	4152      	adcs	r2, r2
    36d2:	d2cd      	bcs.n	3670 <__divsi3+0x40>
    36d4:	09c3      	lsrs	r3, r0, #7
    36d6:	428b      	cmp	r3, r1
    36d8:	d301      	bcc.n	36de <__divsi3+0xae>
    36da:	01cb      	lsls	r3, r1, #7
    36dc:	1ac0      	subs	r0, r0, r3
    36de:	4152      	adcs	r2, r2
    36e0:	0983      	lsrs	r3, r0, #6
    36e2:	428b      	cmp	r3, r1
    36e4:	d301      	bcc.n	36ea <__divsi3+0xba>
    36e6:	018b      	lsls	r3, r1, #6
    36e8:	1ac0      	subs	r0, r0, r3
    36ea:	4152      	adcs	r2, r2
    36ec:	0943      	lsrs	r3, r0, #5
    36ee:	428b      	cmp	r3, r1
    36f0:	d301      	bcc.n	36f6 <__divsi3+0xc6>
    36f2:	014b      	lsls	r3, r1, #5
    36f4:	1ac0      	subs	r0, r0, r3
    36f6:	4152      	adcs	r2, r2
    36f8:	0903      	lsrs	r3, r0, #4
    36fa:	428b      	cmp	r3, r1
    36fc:	d301      	bcc.n	3702 <__divsi3+0xd2>
    36fe:	010b      	lsls	r3, r1, #4
    3700:	1ac0      	subs	r0, r0, r3
    3702:	4152      	adcs	r2, r2
    3704:	08c3      	lsrs	r3, r0, #3
    3706:	428b      	cmp	r3, r1
    3708:	d301      	bcc.n	370e <__divsi3+0xde>
    370a:	00cb      	lsls	r3, r1, #3
    370c:	1ac0      	subs	r0, r0, r3
    370e:	4152      	adcs	r2, r2
    3710:	0883      	lsrs	r3, r0, #2
    3712:	428b      	cmp	r3, r1
    3714:	d301      	bcc.n	371a <__divsi3+0xea>
    3716:	008b      	lsls	r3, r1, #2
    3718:	1ac0      	subs	r0, r0, r3
    371a:	4152      	adcs	r2, r2
    371c:	0843      	lsrs	r3, r0, #1
    371e:	428b      	cmp	r3, r1
    3720:	d301      	bcc.n	3726 <__divsi3+0xf6>
    3722:	004b      	lsls	r3, r1, #1
    3724:	1ac0      	subs	r0, r0, r3
    3726:	4152      	adcs	r2, r2
    3728:	1a41      	subs	r1, r0, r1
    372a:	d200      	bcs.n	372e <__divsi3+0xfe>
    372c:	4601      	mov	r1, r0
    372e:	4152      	adcs	r2, r2
    3730:	4610      	mov	r0, r2
    3732:	4770      	bx	lr
    3734:	e05d      	b.n	37f2 <__divsi3+0x1c2>
    3736:	0fca      	lsrs	r2, r1, #31
    3738:	d000      	beq.n	373c <__divsi3+0x10c>
    373a:	4249      	negs	r1, r1
    373c:	1003      	asrs	r3, r0, #32
    373e:	d300      	bcc.n	3742 <__divsi3+0x112>
    3740:	4240      	negs	r0, r0
    3742:	4053      	eors	r3, r2
    3744:	2200      	movs	r2, #0
    3746:	469c      	mov	ip, r3
    3748:	0903      	lsrs	r3, r0, #4
    374a:	428b      	cmp	r3, r1
    374c:	d32d      	bcc.n	37aa <__divsi3+0x17a>
    374e:	0a03      	lsrs	r3, r0, #8
    3750:	428b      	cmp	r3, r1
    3752:	d312      	bcc.n	377a <__divsi3+0x14a>
    3754:	22fc      	movs	r2, #252	; 0xfc
    3756:	0189      	lsls	r1, r1, #6
    3758:	ba12      	rev	r2, r2
    375a:	0a03      	lsrs	r3, r0, #8
    375c:	428b      	cmp	r3, r1
    375e:	d30c      	bcc.n	377a <__divsi3+0x14a>
    3760:	0189      	lsls	r1, r1, #6
    3762:	1192      	asrs	r2, r2, #6
    3764:	428b      	cmp	r3, r1
    3766:	d308      	bcc.n	377a <__divsi3+0x14a>
    3768:	0189      	lsls	r1, r1, #6
    376a:	1192      	asrs	r2, r2, #6
    376c:	428b      	cmp	r3, r1
    376e:	d304      	bcc.n	377a <__divsi3+0x14a>
    3770:	0189      	lsls	r1, r1, #6
    3772:	d03a      	beq.n	37ea <__divsi3+0x1ba>
    3774:	1192      	asrs	r2, r2, #6
    3776:	e000      	b.n	377a <__divsi3+0x14a>
    3778:	0989      	lsrs	r1, r1, #6
    377a:	09c3      	lsrs	r3, r0, #7
    377c:	428b      	cmp	r3, r1
    377e:	d301      	bcc.n	3784 <__divsi3+0x154>
    3780:	01cb      	lsls	r3, r1, #7
    3782:	1ac0      	subs	r0, r0, r3
    3784:	4152      	adcs	r2, r2
    3786:	0983      	lsrs	r3, r0, #6
    3788:	428b      	cmp	r3, r1
    378a:	d301      	bcc.n	3790 <__divsi3+0x160>
    378c:	018b      	lsls	r3, r1, #6
    378e:	1ac0      	subs	r0, r0, r3
    3790:	4152      	adcs	r2, r2
    3792:	0943      	lsrs	r3, r0, #5
    3794:	428b      	cmp	r3, r1
    3796:	d301      	bcc.n	379c <__divsi3+0x16c>
    3798:	014b      	lsls	r3, r1, #5
    379a:	1ac0      	subs	r0, r0, r3
    379c:	4152      	adcs	r2, r2
    379e:	0903      	lsrs	r3, r0, #4
    37a0:	428b      	cmp	r3, r1
    37a2:	d301      	bcc.n	37a8 <__divsi3+0x178>
    37a4:	010b      	lsls	r3, r1, #4
    37a6:	1ac0      	subs	r0, r0, r3
    37a8:	4152      	adcs	r2, r2
    37aa:	08c3      	lsrs	r3, r0, #3
    37ac:	428b      	cmp	r3, r1
    37ae:	d301      	bcc.n	37b4 <__divsi3+0x184>
    37b0:	00cb      	lsls	r3, r1, #3
    37b2:	1ac0      	subs	r0, r0, r3
    37b4:	4152      	adcs	r2, r2
    37b6:	0883      	lsrs	r3, r0, #2
    37b8:	428b      	cmp	r3, r1
    37ba:	d301      	bcc.n	37c0 <__divsi3+0x190>
    37bc:	008b      	lsls	r3, r1, #2
    37be:	1ac0      	subs	r0, r0, r3
    37c0:	4152      	adcs	r2, r2
    37c2:	d2d9      	bcs.n	3778 <__divsi3+0x148>
    37c4:	0843      	lsrs	r3, r0, #1
    37c6:	428b      	cmp	r3, r1
    37c8:	d301      	bcc.n	37ce <__divsi3+0x19e>
    37ca:	004b      	lsls	r3, r1, #1
    37cc:	1ac0      	subs	r0, r0, r3
    37ce:	4152      	adcs	r2, r2
    37d0:	1a41      	subs	r1, r0, r1
    37d2:	d200      	bcs.n	37d6 <__divsi3+0x1a6>
    37d4:	4601      	mov	r1, r0
    37d6:	4663      	mov	r3, ip
    37d8:	4152      	adcs	r2, r2
    37da:	105b      	asrs	r3, r3, #1
    37dc:	4610      	mov	r0, r2
    37de:	d301      	bcc.n	37e4 <__divsi3+0x1b4>
    37e0:	4240      	negs	r0, r0
    37e2:	2b00      	cmp	r3, #0
    37e4:	d500      	bpl.n	37e8 <__divsi3+0x1b8>
    37e6:	4249      	negs	r1, r1
    37e8:	4770      	bx	lr
    37ea:	4663      	mov	r3, ip
    37ec:	105b      	asrs	r3, r3, #1
    37ee:	d300      	bcc.n	37f2 <__divsi3+0x1c2>
    37f0:	4240      	negs	r0, r0
    37f2:	b501      	push	{r0, lr}
    37f4:	2000      	movs	r0, #0
    37f6:	f000 f805 	bl	3804 <__aeabi_idiv0>
    37fa:	bd02      	pop	{r1, pc}

000037fc <__aeabi_idivmod>:
    37fc:	2900      	cmp	r1, #0
    37fe:	d0f8      	beq.n	37f2 <__divsi3+0x1c2>
    3800:	e716      	b.n	3630 <__divsi3>
    3802:	4770      	bx	lr

00003804 <__aeabi_idiv0>:
    3804:	4770      	bx	lr
    3806:	46c0      	nop			; (mov r8, r8)

00003808 <__aeabi_uldivmod>:
    3808:	2b00      	cmp	r3, #0
    380a:	d111      	bne.n	3830 <__aeabi_uldivmod+0x28>
    380c:	2a00      	cmp	r2, #0
    380e:	d10f      	bne.n	3830 <__aeabi_uldivmod+0x28>
    3810:	2900      	cmp	r1, #0
    3812:	d100      	bne.n	3816 <__aeabi_uldivmod+0xe>
    3814:	2800      	cmp	r0, #0
    3816:	d002      	beq.n	381e <__aeabi_uldivmod+0x16>
    3818:	2100      	movs	r1, #0
    381a:	43c9      	mvns	r1, r1
    381c:	1c08      	adds	r0, r1, #0
    381e:	b407      	push	{r0, r1, r2}
    3820:	4802      	ldr	r0, [pc, #8]	; (382c <__aeabi_uldivmod+0x24>)
    3822:	a102      	add	r1, pc, #8	; (adr r1, 382c <__aeabi_uldivmod+0x24>)
    3824:	1840      	adds	r0, r0, r1
    3826:	9002      	str	r0, [sp, #8]
    3828:	bd03      	pop	{r0, r1, pc}
    382a:	46c0      	nop			; (mov r8, r8)
    382c:	ffffffd9 	.word	0xffffffd9
    3830:	b403      	push	{r0, r1}
    3832:	4668      	mov	r0, sp
    3834:	b501      	push	{r0, lr}
    3836:	9802      	ldr	r0, [sp, #8]
    3838:	f000 f830 	bl	389c <__udivmoddi4>
    383c:	9b01      	ldr	r3, [sp, #4]
    383e:	469e      	mov	lr, r3
    3840:	b002      	add	sp, #8
    3842:	bc0c      	pop	{r2, r3}
    3844:	4770      	bx	lr
    3846:	46c0      	nop			; (mov r8, r8)

00003848 <__aeabi_lmul>:
    3848:	b5f0      	push	{r4, r5, r6, r7, lr}
    384a:	46ce      	mov	lr, r9
    384c:	4647      	mov	r7, r8
    384e:	0415      	lsls	r5, r2, #16
    3850:	0c2d      	lsrs	r5, r5, #16
    3852:	002e      	movs	r6, r5
    3854:	b580      	push	{r7, lr}
    3856:	0407      	lsls	r7, r0, #16
    3858:	0c14      	lsrs	r4, r2, #16
    385a:	0c3f      	lsrs	r7, r7, #16
    385c:	4699      	mov	r9, r3
    385e:	0c03      	lsrs	r3, r0, #16
    3860:	437e      	muls	r6, r7
    3862:	435d      	muls	r5, r3
    3864:	4367      	muls	r7, r4
    3866:	4363      	muls	r3, r4
    3868:	197f      	adds	r7, r7, r5
    386a:	0c34      	lsrs	r4, r6, #16
    386c:	19e4      	adds	r4, r4, r7
    386e:	469c      	mov	ip, r3
    3870:	42a5      	cmp	r5, r4
    3872:	d903      	bls.n	387c <__aeabi_lmul+0x34>
    3874:	2380      	movs	r3, #128	; 0x80
    3876:	025b      	lsls	r3, r3, #9
    3878:	4698      	mov	r8, r3
    387a:	44c4      	add	ip, r8
    387c:	464b      	mov	r3, r9
    387e:	4351      	muls	r1, r2
    3880:	4343      	muls	r3, r0
    3882:	0436      	lsls	r6, r6, #16
    3884:	0c36      	lsrs	r6, r6, #16
    3886:	0c25      	lsrs	r5, r4, #16
    3888:	0424      	lsls	r4, r4, #16
    388a:	4465      	add	r5, ip
    388c:	19a4      	adds	r4, r4, r6
    388e:	1859      	adds	r1, r3, r1
    3890:	1949      	adds	r1, r1, r5
    3892:	0020      	movs	r0, r4
    3894:	bc0c      	pop	{r2, r3}
    3896:	4690      	mov	r8, r2
    3898:	4699      	mov	r9, r3
    389a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000389c <__udivmoddi4>:
    389c:	b5f0      	push	{r4, r5, r6, r7, lr}
    389e:	4657      	mov	r7, sl
    38a0:	464e      	mov	r6, r9
    38a2:	4645      	mov	r5, r8
    38a4:	46de      	mov	lr, fp
    38a6:	b5e0      	push	{r5, r6, r7, lr}
    38a8:	0004      	movs	r4, r0
    38aa:	b083      	sub	sp, #12
    38ac:	000d      	movs	r5, r1
    38ae:	4692      	mov	sl, r2
    38b0:	4699      	mov	r9, r3
    38b2:	428b      	cmp	r3, r1
    38b4:	d82f      	bhi.n	3916 <__udivmoddi4+0x7a>
    38b6:	d02c      	beq.n	3912 <__udivmoddi4+0x76>
    38b8:	4649      	mov	r1, r9
    38ba:	4650      	mov	r0, sl
    38bc:	f000 f8ae 	bl	3a1c <__clzdi2>
    38c0:	0029      	movs	r1, r5
    38c2:	0006      	movs	r6, r0
    38c4:	0020      	movs	r0, r4
    38c6:	f000 f8a9 	bl	3a1c <__clzdi2>
    38ca:	1a33      	subs	r3, r6, r0
    38cc:	4698      	mov	r8, r3
    38ce:	3b20      	subs	r3, #32
    38d0:	469b      	mov	fp, r3
    38d2:	d500      	bpl.n	38d6 <__udivmoddi4+0x3a>
    38d4:	e074      	b.n	39c0 <__udivmoddi4+0x124>
    38d6:	4653      	mov	r3, sl
    38d8:	465a      	mov	r2, fp
    38da:	4093      	lsls	r3, r2
    38dc:	001f      	movs	r7, r3
    38de:	4653      	mov	r3, sl
    38e0:	4642      	mov	r2, r8
    38e2:	4093      	lsls	r3, r2
    38e4:	001e      	movs	r6, r3
    38e6:	42af      	cmp	r7, r5
    38e8:	d829      	bhi.n	393e <__udivmoddi4+0xa2>
    38ea:	d026      	beq.n	393a <__udivmoddi4+0x9e>
    38ec:	465b      	mov	r3, fp
    38ee:	1ba4      	subs	r4, r4, r6
    38f0:	41bd      	sbcs	r5, r7
    38f2:	2b00      	cmp	r3, #0
    38f4:	da00      	bge.n	38f8 <__udivmoddi4+0x5c>
    38f6:	e079      	b.n	39ec <__udivmoddi4+0x150>
    38f8:	2200      	movs	r2, #0
    38fa:	2300      	movs	r3, #0
    38fc:	9200      	str	r2, [sp, #0]
    38fe:	9301      	str	r3, [sp, #4]
    3900:	2301      	movs	r3, #1
    3902:	465a      	mov	r2, fp
    3904:	4093      	lsls	r3, r2
    3906:	9301      	str	r3, [sp, #4]
    3908:	2301      	movs	r3, #1
    390a:	4642      	mov	r2, r8
    390c:	4093      	lsls	r3, r2
    390e:	9300      	str	r3, [sp, #0]
    3910:	e019      	b.n	3946 <__udivmoddi4+0xaa>
    3912:	4282      	cmp	r2, r0
    3914:	d9d0      	bls.n	38b8 <__udivmoddi4+0x1c>
    3916:	2200      	movs	r2, #0
    3918:	2300      	movs	r3, #0
    391a:	9200      	str	r2, [sp, #0]
    391c:	9301      	str	r3, [sp, #4]
    391e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3920:	2b00      	cmp	r3, #0
    3922:	d001      	beq.n	3928 <__udivmoddi4+0x8c>
    3924:	601c      	str	r4, [r3, #0]
    3926:	605d      	str	r5, [r3, #4]
    3928:	9800      	ldr	r0, [sp, #0]
    392a:	9901      	ldr	r1, [sp, #4]
    392c:	b003      	add	sp, #12
    392e:	bc3c      	pop	{r2, r3, r4, r5}
    3930:	4690      	mov	r8, r2
    3932:	4699      	mov	r9, r3
    3934:	46a2      	mov	sl, r4
    3936:	46ab      	mov	fp, r5
    3938:	bdf0      	pop	{r4, r5, r6, r7, pc}
    393a:	42a3      	cmp	r3, r4
    393c:	d9d6      	bls.n	38ec <__udivmoddi4+0x50>
    393e:	2200      	movs	r2, #0
    3940:	2300      	movs	r3, #0
    3942:	9200      	str	r2, [sp, #0]
    3944:	9301      	str	r3, [sp, #4]
    3946:	4643      	mov	r3, r8
    3948:	2b00      	cmp	r3, #0
    394a:	d0e8      	beq.n	391e <__udivmoddi4+0x82>
    394c:	07fb      	lsls	r3, r7, #31
    394e:	0872      	lsrs	r2, r6, #1
    3950:	431a      	orrs	r2, r3
    3952:	4646      	mov	r6, r8
    3954:	087b      	lsrs	r3, r7, #1
    3956:	e00e      	b.n	3976 <__udivmoddi4+0xda>
    3958:	42ab      	cmp	r3, r5
    395a:	d101      	bne.n	3960 <__udivmoddi4+0xc4>
    395c:	42a2      	cmp	r2, r4
    395e:	d80c      	bhi.n	397a <__udivmoddi4+0xde>
    3960:	1aa4      	subs	r4, r4, r2
    3962:	419d      	sbcs	r5, r3
    3964:	2001      	movs	r0, #1
    3966:	1924      	adds	r4, r4, r4
    3968:	416d      	adcs	r5, r5
    396a:	2100      	movs	r1, #0
    396c:	3e01      	subs	r6, #1
    396e:	1824      	adds	r4, r4, r0
    3970:	414d      	adcs	r5, r1
    3972:	2e00      	cmp	r6, #0
    3974:	d006      	beq.n	3984 <__udivmoddi4+0xe8>
    3976:	42ab      	cmp	r3, r5
    3978:	d9ee      	bls.n	3958 <__udivmoddi4+0xbc>
    397a:	3e01      	subs	r6, #1
    397c:	1924      	adds	r4, r4, r4
    397e:	416d      	adcs	r5, r5
    3980:	2e00      	cmp	r6, #0
    3982:	d1f8      	bne.n	3976 <__udivmoddi4+0xda>
    3984:	465b      	mov	r3, fp
    3986:	9800      	ldr	r0, [sp, #0]
    3988:	9901      	ldr	r1, [sp, #4]
    398a:	1900      	adds	r0, r0, r4
    398c:	4169      	adcs	r1, r5
    398e:	2b00      	cmp	r3, #0
    3990:	db22      	blt.n	39d8 <__udivmoddi4+0x13c>
    3992:	002b      	movs	r3, r5
    3994:	465a      	mov	r2, fp
    3996:	40d3      	lsrs	r3, r2
    3998:	002a      	movs	r2, r5
    399a:	4644      	mov	r4, r8
    399c:	40e2      	lsrs	r2, r4
    399e:	001c      	movs	r4, r3
    39a0:	465b      	mov	r3, fp
    39a2:	0015      	movs	r5, r2
    39a4:	2b00      	cmp	r3, #0
    39a6:	db2c      	blt.n	3a02 <__udivmoddi4+0x166>
    39a8:	0026      	movs	r6, r4
    39aa:	409e      	lsls	r6, r3
    39ac:	0033      	movs	r3, r6
    39ae:	0026      	movs	r6, r4
    39b0:	4647      	mov	r7, r8
    39b2:	40be      	lsls	r6, r7
    39b4:	0032      	movs	r2, r6
    39b6:	1a80      	subs	r0, r0, r2
    39b8:	4199      	sbcs	r1, r3
    39ba:	9000      	str	r0, [sp, #0]
    39bc:	9101      	str	r1, [sp, #4]
    39be:	e7ae      	b.n	391e <__udivmoddi4+0x82>
    39c0:	4642      	mov	r2, r8
    39c2:	2320      	movs	r3, #32
    39c4:	1a9b      	subs	r3, r3, r2
    39c6:	4652      	mov	r2, sl
    39c8:	40da      	lsrs	r2, r3
    39ca:	4641      	mov	r1, r8
    39cc:	0013      	movs	r3, r2
    39ce:	464a      	mov	r2, r9
    39d0:	408a      	lsls	r2, r1
    39d2:	0017      	movs	r7, r2
    39d4:	431f      	orrs	r7, r3
    39d6:	e782      	b.n	38de <__udivmoddi4+0x42>
    39d8:	4642      	mov	r2, r8
    39da:	2320      	movs	r3, #32
    39dc:	1a9b      	subs	r3, r3, r2
    39de:	002a      	movs	r2, r5
    39e0:	4646      	mov	r6, r8
    39e2:	409a      	lsls	r2, r3
    39e4:	0023      	movs	r3, r4
    39e6:	40f3      	lsrs	r3, r6
    39e8:	4313      	orrs	r3, r2
    39ea:	e7d5      	b.n	3998 <__udivmoddi4+0xfc>
    39ec:	4642      	mov	r2, r8
    39ee:	2320      	movs	r3, #32
    39f0:	2100      	movs	r1, #0
    39f2:	1a9b      	subs	r3, r3, r2
    39f4:	2200      	movs	r2, #0
    39f6:	9100      	str	r1, [sp, #0]
    39f8:	9201      	str	r2, [sp, #4]
    39fa:	2201      	movs	r2, #1
    39fc:	40da      	lsrs	r2, r3
    39fe:	9201      	str	r2, [sp, #4]
    3a00:	e782      	b.n	3908 <__udivmoddi4+0x6c>
    3a02:	4642      	mov	r2, r8
    3a04:	2320      	movs	r3, #32
    3a06:	0026      	movs	r6, r4
    3a08:	1a9b      	subs	r3, r3, r2
    3a0a:	40de      	lsrs	r6, r3
    3a0c:	002f      	movs	r7, r5
    3a0e:	46b4      	mov	ip, r6
    3a10:	4097      	lsls	r7, r2
    3a12:	4666      	mov	r6, ip
    3a14:	003b      	movs	r3, r7
    3a16:	4333      	orrs	r3, r6
    3a18:	e7c9      	b.n	39ae <__udivmoddi4+0x112>
    3a1a:	46c0      	nop			; (mov r8, r8)

00003a1c <__clzdi2>:
    3a1c:	b510      	push	{r4, lr}
    3a1e:	2900      	cmp	r1, #0
    3a20:	d103      	bne.n	3a2a <__clzdi2+0xe>
    3a22:	f000 f807 	bl	3a34 <__clzsi2>
    3a26:	3020      	adds	r0, #32
    3a28:	e002      	b.n	3a30 <__clzdi2+0x14>
    3a2a:	1c08      	adds	r0, r1, #0
    3a2c:	f000 f802 	bl	3a34 <__clzsi2>
    3a30:	bd10      	pop	{r4, pc}
    3a32:	46c0      	nop			; (mov r8, r8)

00003a34 <__clzsi2>:
    3a34:	211c      	movs	r1, #28
    3a36:	2301      	movs	r3, #1
    3a38:	041b      	lsls	r3, r3, #16
    3a3a:	4298      	cmp	r0, r3
    3a3c:	d301      	bcc.n	3a42 <__clzsi2+0xe>
    3a3e:	0c00      	lsrs	r0, r0, #16
    3a40:	3910      	subs	r1, #16
    3a42:	0a1b      	lsrs	r3, r3, #8
    3a44:	4298      	cmp	r0, r3
    3a46:	d301      	bcc.n	3a4c <__clzsi2+0x18>
    3a48:	0a00      	lsrs	r0, r0, #8
    3a4a:	3908      	subs	r1, #8
    3a4c:	091b      	lsrs	r3, r3, #4
    3a4e:	4298      	cmp	r0, r3
    3a50:	d301      	bcc.n	3a56 <__clzsi2+0x22>
    3a52:	0900      	lsrs	r0, r0, #4
    3a54:	3904      	subs	r1, #4
    3a56:	a202      	add	r2, pc, #8	; (adr r2, 3a60 <__clzsi2+0x2c>)
    3a58:	5c10      	ldrb	r0, [r2, r0]
    3a5a:	1840      	adds	r0, r0, r1
    3a5c:	4770      	bx	lr
    3a5e:	46c0      	nop			; (mov r8, r8)
    3a60:	02020304 	.word	0x02020304
    3a64:	01010101 	.word	0x01010101
	...

00003a70 <__libc_init_array>:
    3a70:	b570      	push	{r4, r5, r6, lr}
    3a72:	2600      	movs	r6, #0
    3a74:	4d0c      	ldr	r5, [pc, #48]	; (3aa8 <__libc_init_array+0x38>)
    3a76:	4c0d      	ldr	r4, [pc, #52]	; (3aac <__libc_init_array+0x3c>)
    3a78:	1b64      	subs	r4, r4, r5
    3a7a:	10a4      	asrs	r4, r4, #2
    3a7c:	42a6      	cmp	r6, r4
    3a7e:	d109      	bne.n	3a94 <__libc_init_array+0x24>
    3a80:	2600      	movs	r6, #0
    3a82:	f001 f96d 	bl	4d60 <_init>
    3a86:	4d0a      	ldr	r5, [pc, #40]	; (3ab0 <__libc_init_array+0x40>)
    3a88:	4c0a      	ldr	r4, [pc, #40]	; (3ab4 <__libc_init_array+0x44>)
    3a8a:	1b64      	subs	r4, r4, r5
    3a8c:	10a4      	asrs	r4, r4, #2
    3a8e:	42a6      	cmp	r6, r4
    3a90:	d105      	bne.n	3a9e <__libc_init_array+0x2e>
    3a92:	bd70      	pop	{r4, r5, r6, pc}
    3a94:	00b3      	lsls	r3, r6, #2
    3a96:	58eb      	ldr	r3, [r5, r3]
    3a98:	4798      	blx	r3
    3a9a:	3601      	adds	r6, #1
    3a9c:	e7ee      	b.n	3a7c <__libc_init_array+0xc>
    3a9e:	00b3      	lsls	r3, r6, #2
    3aa0:	58eb      	ldr	r3, [r5, r3]
    3aa2:	4798      	blx	r3
    3aa4:	3601      	adds	r6, #1
    3aa6:	e7f2      	b.n	3a8e <__libc_init_array+0x1e>
    3aa8:	00004d6c 	.word	0x00004d6c
    3aac:	00004d6c 	.word	0x00004d6c
    3ab0:	00004d6c 	.word	0x00004d6c
    3ab4:	00004d70 	.word	0x00004d70

00003ab8 <memcpy>:
    3ab8:	2300      	movs	r3, #0
    3aba:	b510      	push	{r4, lr}
    3abc:	429a      	cmp	r2, r3
    3abe:	d100      	bne.n	3ac2 <memcpy+0xa>
    3ac0:	bd10      	pop	{r4, pc}
    3ac2:	5ccc      	ldrb	r4, [r1, r3]
    3ac4:	54c4      	strb	r4, [r0, r3]
    3ac6:	3301      	adds	r3, #1
    3ac8:	e7f8      	b.n	3abc <memcpy+0x4>

00003aca <memset>:
    3aca:	0003      	movs	r3, r0
    3acc:	1882      	adds	r2, r0, r2
    3ace:	4293      	cmp	r3, r2
    3ad0:	d100      	bne.n	3ad4 <memset+0xa>
    3ad2:	4770      	bx	lr
    3ad4:	7019      	strb	r1, [r3, #0]
    3ad6:	3301      	adds	r3, #1
    3ad8:	e7f9      	b.n	3ace <memset+0x4>
	...

00003adc <iprintf>:
    3adc:	b40f      	push	{r0, r1, r2, r3}
    3ade:	4b0b      	ldr	r3, [pc, #44]	; (3b0c <iprintf+0x30>)
    3ae0:	b513      	push	{r0, r1, r4, lr}
    3ae2:	681c      	ldr	r4, [r3, #0]
    3ae4:	2c00      	cmp	r4, #0
    3ae6:	d005      	beq.n	3af4 <iprintf+0x18>
    3ae8:	69a3      	ldr	r3, [r4, #24]
    3aea:	2b00      	cmp	r3, #0
    3aec:	d102      	bne.n	3af4 <iprintf+0x18>
    3aee:	0020      	movs	r0, r4
    3af0:	f000 f9bc 	bl	3e6c <__sinit>
    3af4:	ab05      	add	r3, sp, #20
    3af6:	9a04      	ldr	r2, [sp, #16]
    3af8:	68a1      	ldr	r1, [r4, #8]
    3afa:	0020      	movs	r0, r4
    3afc:	9301      	str	r3, [sp, #4]
    3afe:	f000 fb8b 	bl	4218 <_vfiprintf_r>
    3b02:	bc16      	pop	{r1, r2, r4}
    3b04:	bc08      	pop	{r3}
    3b06:	b004      	add	sp, #16
    3b08:	4718      	bx	r3
    3b0a:	46c0      	nop			; (mov r8, r8)
    3b0c:	20000030 	.word	0x20000030

00003b10 <setbuf>:
    3b10:	424a      	negs	r2, r1
    3b12:	414a      	adcs	r2, r1
    3b14:	2380      	movs	r3, #128	; 0x80
    3b16:	b510      	push	{r4, lr}
    3b18:	0052      	lsls	r2, r2, #1
    3b1a:	00db      	lsls	r3, r3, #3
    3b1c:	f000 f802 	bl	3b24 <setvbuf>
    3b20:	bd10      	pop	{r4, pc}
	...

00003b24 <setvbuf>:
    3b24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b26:	001d      	movs	r5, r3
    3b28:	4b4f      	ldr	r3, [pc, #316]	; (3c68 <setvbuf+0x144>)
    3b2a:	b085      	sub	sp, #20
    3b2c:	681e      	ldr	r6, [r3, #0]
    3b2e:	0004      	movs	r4, r0
    3b30:	000f      	movs	r7, r1
    3b32:	9200      	str	r2, [sp, #0]
    3b34:	2e00      	cmp	r6, #0
    3b36:	d005      	beq.n	3b44 <setvbuf+0x20>
    3b38:	69b3      	ldr	r3, [r6, #24]
    3b3a:	2b00      	cmp	r3, #0
    3b3c:	d102      	bne.n	3b44 <setvbuf+0x20>
    3b3e:	0030      	movs	r0, r6
    3b40:	f000 f994 	bl	3e6c <__sinit>
    3b44:	4b49      	ldr	r3, [pc, #292]	; (3c6c <setvbuf+0x148>)
    3b46:	429c      	cmp	r4, r3
    3b48:	d150      	bne.n	3bec <setvbuf+0xc8>
    3b4a:	6874      	ldr	r4, [r6, #4]
    3b4c:	9b00      	ldr	r3, [sp, #0]
    3b4e:	2b02      	cmp	r3, #2
    3b50:	d005      	beq.n	3b5e <setvbuf+0x3a>
    3b52:	2b01      	cmp	r3, #1
    3b54:	d900      	bls.n	3b58 <setvbuf+0x34>
    3b56:	e084      	b.n	3c62 <setvbuf+0x13e>
    3b58:	2d00      	cmp	r5, #0
    3b5a:	da00      	bge.n	3b5e <setvbuf+0x3a>
    3b5c:	e081      	b.n	3c62 <setvbuf+0x13e>
    3b5e:	0021      	movs	r1, r4
    3b60:	0030      	movs	r0, r6
    3b62:	f000 f915 	bl	3d90 <_fflush_r>
    3b66:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3b68:	2900      	cmp	r1, #0
    3b6a:	d008      	beq.n	3b7e <setvbuf+0x5a>
    3b6c:	0023      	movs	r3, r4
    3b6e:	3344      	adds	r3, #68	; 0x44
    3b70:	4299      	cmp	r1, r3
    3b72:	d002      	beq.n	3b7a <setvbuf+0x56>
    3b74:	0030      	movs	r0, r6
    3b76:	f000 fa7f 	bl	4078 <_free_r>
    3b7a:	2300      	movs	r3, #0
    3b7c:	6363      	str	r3, [r4, #52]	; 0x34
    3b7e:	2300      	movs	r3, #0
    3b80:	61a3      	str	r3, [r4, #24]
    3b82:	6063      	str	r3, [r4, #4]
    3b84:	89a3      	ldrh	r3, [r4, #12]
    3b86:	061b      	lsls	r3, r3, #24
    3b88:	d503      	bpl.n	3b92 <setvbuf+0x6e>
    3b8a:	6921      	ldr	r1, [r4, #16]
    3b8c:	0030      	movs	r0, r6
    3b8e:	f000 fa73 	bl	4078 <_free_r>
    3b92:	89a3      	ldrh	r3, [r4, #12]
    3b94:	4a36      	ldr	r2, [pc, #216]	; (3c70 <setvbuf+0x14c>)
    3b96:	4013      	ands	r3, r2
    3b98:	81a3      	strh	r3, [r4, #12]
    3b9a:	9b00      	ldr	r3, [sp, #0]
    3b9c:	2b02      	cmp	r3, #2
    3b9e:	d05a      	beq.n	3c56 <setvbuf+0x132>
    3ba0:	ab03      	add	r3, sp, #12
    3ba2:	aa02      	add	r2, sp, #8
    3ba4:	0021      	movs	r1, r4
    3ba6:	0030      	movs	r0, r6
    3ba8:	f000 f9f6 	bl	3f98 <__swhatbuf_r>
    3bac:	89a3      	ldrh	r3, [r4, #12]
    3bae:	4318      	orrs	r0, r3
    3bb0:	81a0      	strh	r0, [r4, #12]
    3bb2:	2d00      	cmp	r5, #0
    3bb4:	d124      	bne.n	3c00 <setvbuf+0xdc>
    3bb6:	9d02      	ldr	r5, [sp, #8]
    3bb8:	0028      	movs	r0, r5
    3bba:	f000 fa53 	bl	4064 <malloc>
    3bbe:	9501      	str	r5, [sp, #4]
    3bc0:	1e07      	subs	r7, r0, #0
    3bc2:	d142      	bne.n	3c4a <setvbuf+0x126>
    3bc4:	9b02      	ldr	r3, [sp, #8]
    3bc6:	9301      	str	r3, [sp, #4]
    3bc8:	42ab      	cmp	r3, r5
    3bca:	d139      	bne.n	3c40 <setvbuf+0x11c>
    3bcc:	2001      	movs	r0, #1
    3bce:	4240      	negs	r0, r0
    3bd0:	2302      	movs	r3, #2
    3bd2:	89a2      	ldrh	r2, [r4, #12]
    3bd4:	4313      	orrs	r3, r2
    3bd6:	81a3      	strh	r3, [r4, #12]
    3bd8:	2300      	movs	r3, #0
    3bda:	60a3      	str	r3, [r4, #8]
    3bdc:	0023      	movs	r3, r4
    3bde:	3347      	adds	r3, #71	; 0x47
    3be0:	6023      	str	r3, [r4, #0]
    3be2:	6123      	str	r3, [r4, #16]
    3be4:	2301      	movs	r3, #1
    3be6:	6163      	str	r3, [r4, #20]
    3be8:	b005      	add	sp, #20
    3bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bec:	4b21      	ldr	r3, [pc, #132]	; (3c74 <setvbuf+0x150>)
    3bee:	429c      	cmp	r4, r3
    3bf0:	d101      	bne.n	3bf6 <setvbuf+0xd2>
    3bf2:	68b4      	ldr	r4, [r6, #8]
    3bf4:	e7aa      	b.n	3b4c <setvbuf+0x28>
    3bf6:	4b20      	ldr	r3, [pc, #128]	; (3c78 <setvbuf+0x154>)
    3bf8:	429c      	cmp	r4, r3
    3bfa:	d1a7      	bne.n	3b4c <setvbuf+0x28>
    3bfc:	68f4      	ldr	r4, [r6, #12]
    3bfe:	e7a5      	b.n	3b4c <setvbuf+0x28>
    3c00:	2f00      	cmp	r7, #0
    3c02:	d0d9      	beq.n	3bb8 <setvbuf+0x94>
    3c04:	69b3      	ldr	r3, [r6, #24]
    3c06:	2b00      	cmp	r3, #0
    3c08:	d102      	bne.n	3c10 <setvbuf+0xec>
    3c0a:	0030      	movs	r0, r6
    3c0c:	f000 f92e 	bl	3e6c <__sinit>
    3c10:	9b00      	ldr	r3, [sp, #0]
    3c12:	2b01      	cmp	r3, #1
    3c14:	d103      	bne.n	3c1e <setvbuf+0xfa>
    3c16:	89a3      	ldrh	r3, [r4, #12]
    3c18:	9a00      	ldr	r2, [sp, #0]
    3c1a:	431a      	orrs	r2, r3
    3c1c:	81a2      	strh	r2, [r4, #12]
    3c1e:	2008      	movs	r0, #8
    3c20:	89a3      	ldrh	r3, [r4, #12]
    3c22:	6027      	str	r7, [r4, #0]
    3c24:	6127      	str	r7, [r4, #16]
    3c26:	6165      	str	r5, [r4, #20]
    3c28:	4018      	ands	r0, r3
    3c2a:	d018      	beq.n	3c5e <setvbuf+0x13a>
    3c2c:	2001      	movs	r0, #1
    3c2e:	4018      	ands	r0, r3
    3c30:	2300      	movs	r3, #0
    3c32:	4298      	cmp	r0, r3
    3c34:	d011      	beq.n	3c5a <setvbuf+0x136>
    3c36:	426d      	negs	r5, r5
    3c38:	60a3      	str	r3, [r4, #8]
    3c3a:	61a5      	str	r5, [r4, #24]
    3c3c:	0018      	movs	r0, r3
    3c3e:	e7d3      	b.n	3be8 <setvbuf+0xc4>
    3c40:	9801      	ldr	r0, [sp, #4]
    3c42:	f000 fa0f 	bl	4064 <malloc>
    3c46:	1e07      	subs	r7, r0, #0
    3c48:	d0c0      	beq.n	3bcc <setvbuf+0xa8>
    3c4a:	2380      	movs	r3, #128	; 0x80
    3c4c:	89a2      	ldrh	r2, [r4, #12]
    3c4e:	9d01      	ldr	r5, [sp, #4]
    3c50:	4313      	orrs	r3, r2
    3c52:	81a3      	strh	r3, [r4, #12]
    3c54:	e7d6      	b.n	3c04 <setvbuf+0xe0>
    3c56:	2000      	movs	r0, #0
    3c58:	e7ba      	b.n	3bd0 <setvbuf+0xac>
    3c5a:	60a5      	str	r5, [r4, #8]
    3c5c:	e7c4      	b.n	3be8 <setvbuf+0xc4>
    3c5e:	60a0      	str	r0, [r4, #8]
    3c60:	e7c2      	b.n	3be8 <setvbuf+0xc4>
    3c62:	2001      	movs	r0, #1
    3c64:	4240      	negs	r0, r0
    3c66:	e7bf      	b.n	3be8 <setvbuf+0xc4>
    3c68:	20000030 	.word	0x20000030
    3c6c:	00004cec 	.word	0x00004cec
    3c70:	fffff35c 	.word	0xfffff35c
    3c74:	00004d0c 	.word	0x00004d0c
    3c78:	00004ccc 	.word	0x00004ccc

00003c7c <__sflush_r>:
    3c7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c7e:	898a      	ldrh	r2, [r1, #12]
    3c80:	0005      	movs	r5, r0
    3c82:	000c      	movs	r4, r1
    3c84:	0713      	lsls	r3, r2, #28
    3c86:	d460      	bmi.n	3d4a <__sflush_r+0xce>
    3c88:	684b      	ldr	r3, [r1, #4]
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	dc04      	bgt.n	3c98 <__sflush_r+0x1c>
    3c8e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3c90:	2b00      	cmp	r3, #0
    3c92:	dc01      	bgt.n	3c98 <__sflush_r+0x1c>
    3c94:	2000      	movs	r0, #0
    3c96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3c98:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3c9a:	2f00      	cmp	r7, #0
    3c9c:	d0fa      	beq.n	3c94 <__sflush_r+0x18>
    3c9e:	2300      	movs	r3, #0
    3ca0:	682e      	ldr	r6, [r5, #0]
    3ca2:	602b      	str	r3, [r5, #0]
    3ca4:	2380      	movs	r3, #128	; 0x80
    3ca6:	015b      	lsls	r3, r3, #5
    3ca8:	401a      	ands	r2, r3
    3caa:	d034      	beq.n	3d16 <__sflush_r+0x9a>
    3cac:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3cae:	89a3      	ldrh	r3, [r4, #12]
    3cb0:	075b      	lsls	r3, r3, #29
    3cb2:	d506      	bpl.n	3cc2 <__sflush_r+0x46>
    3cb4:	6863      	ldr	r3, [r4, #4]
    3cb6:	1ac0      	subs	r0, r0, r3
    3cb8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3cba:	2b00      	cmp	r3, #0
    3cbc:	d001      	beq.n	3cc2 <__sflush_r+0x46>
    3cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3cc0:	1ac0      	subs	r0, r0, r3
    3cc2:	0002      	movs	r2, r0
    3cc4:	6a21      	ldr	r1, [r4, #32]
    3cc6:	2300      	movs	r3, #0
    3cc8:	0028      	movs	r0, r5
    3cca:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3ccc:	47b8      	blx	r7
    3cce:	89a1      	ldrh	r1, [r4, #12]
    3cd0:	1c43      	adds	r3, r0, #1
    3cd2:	d106      	bne.n	3ce2 <__sflush_r+0x66>
    3cd4:	682b      	ldr	r3, [r5, #0]
    3cd6:	2b1d      	cmp	r3, #29
    3cd8:	d831      	bhi.n	3d3e <__sflush_r+0xc2>
    3cda:	4a2c      	ldr	r2, [pc, #176]	; (3d8c <__sflush_r+0x110>)
    3cdc:	40da      	lsrs	r2, r3
    3cde:	07d3      	lsls	r3, r2, #31
    3ce0:	d52d      	bpl.n	3d3e <__sflush_r+0xc2>
    3ce2:	2300      	movs	r3, #0
    3ce4:	6063      	str	r3, [r4, #4]
    3ce6:	6923      	ldr	r3, [r4, #16]
    3ce8:	6023      	str	r3, [r4, #0]
    3cea:	04cb      	lsls	r3, r1, #19
    3cec:	d505      	bpl.n	3cfa <__sflush_r+0x7e>
    3cee:	1c43      	adds	r3, r0, #1
    3cf0:	d102      	bne.n	3cf8 <__sflush_r+0x7c>
    3cf2:	682b      	ldr	r3, [r5, #0]
    3cf4:	2b00      	cmp	r3, #0
    3cf6:	d100      	bne.n	3cfa <__sflush_r+0x7e>
    3cf8:	6560      	str	r0, [r4, #84]	; 0x54
    3cfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3cfc:	602e      	str	r6, [r5, #0]
    3cfe:	2900      	cmp	r1, #0
    3d00:	d0c8      	beq.n	3c94 <__sflush_r+0x18>
    3d02:	0023      	movs	r3, r4
    3d04:	3344      	adds	r3, #68	; 0x44
    3d06:	4299      	cmp	r1, r3
    3d08:	d002      	beq.n	3d10 <__sflush_r+0x94>
    3d0a:	0028      	movs	r0, r5
    3d0c:	f000 f9b4 	bl	4078 <_free_r>
    3d10:	2000      	movs	r0, #0
    3d12:	6360      	str	r0, [r4, #52]	; 0x34
    3d14:	e7bf      	b.n	3c96 <__sflush_r+0x1a>
    3d16:	2301      	movs	r3, #1
    3d18:	6a21      	ldr	r1, [r4, #32]
    3d1a:	0028      	movs	r0, r5
    3d1c:	47b8      	blx	r7
    3d1e:	1c43      	adds	r3, r0, #1
    3d20:	d1c5      	bne.n	3cae <__sflush_r+0x32>
    3d22:	682b      	ldr	r3, [r5, #0]
    3d24:	2b00      	cmp	r3, #0
    3d26:	d0c2      	beq.n	3cae <__sflush_r+0x32>
    3d28:	2b1d      	cmp	r3, #29
    3d2a:	d001      	beq.n	3d30 <__sflush_r+0xb4>
    3d2c:	2b16      	cmp	r3, #22
    3d2e:	d101      	bne.n	3d34 <__sflush_r+0xb8>
    3d30:	602e      	str	r6, [r5, #0]
    3d32:	e7af      	b.n	3c94 <__sflush_r+0x18>
    3d34:	2340      	movs	r3, #64	; 0x40
    3d36:	89a2      	ldrh	r2, [r4, #12]
    3d38:	4313      	orrs	r3, r2
    3d3a:	81a3      	strh	r3, [r4, #12]
    3d3c:	e7ab      	b.n	3c96 <__sflush_r+0x1a>
    3d3e:	2340      	movs	r3, #64	; 0x40
    3d40:	430b      	orrs	r3, r1
    3d42:	2001      	movs	r0, #1
    3d44:	81a3      	strh	r3, [r4, #12]
    3d46:	4240      	negs	r0, r0
    3d48:	e7a5      	b.n	3c96 <__sflush_r+0x1a>
    3d4a:	690f      	ldr	r7, [r1, #16]
    3d4c:	2f00      	cmp	r7, #0
    3d4e:	d0a1      	beq.n	3c94 <__sflush_r+0x18>
    3d50:	680b      	ldr	r3, [r1, #0]
    3d52:	600f      	str	r7, [r1, #0]
    3d54:	1bdb      	subs	r3, r3, r7
    3d56:	9301      	str	r3, [sp, #4]
    3d58:	2300      	movs	r3, #0
    3d5a:	0792      	lsls	r2, r2, #30
    3d5c:	d100      	bne.n	3d60 <__sflush_r+0xe4>
    3d5e:	694b      	ldr	r3, [r1, #20]
    3d60:	60a3      	str	r3, [r4, #8]
    3d62:	9b01      	ldr	r3, [sp, #4]
    3d64:	2b00      	cmp	r3, #0
    3d66:	dc00      	bgt.n	3d6a <__sflush_r+0xee>
    3d68:	e794      	b.n	3c94 <__sflush_r+0x18>
    3d6a:	9b01      	ldr	r3, [sp, #4]
    3d6c:	003a      	movs	r2, r7
    3d6e:	6a21      	ldr	r1, [r4, #32]
    3d70:	0028      	movs	r0, r5
    3d72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3d74:	47b0      	blx	r6
    3d76:	2800      	cmp	r0, #0
    3d78:	dc03      	bgt.n	3d82 <__sflush_r+0x106>
    3d7a:	2340      	movs	r3, #64	; 0x40
    3d7c:	89a2      	ldrh	r2, [r4, #12]
    3d7e:	4313      	orrs	r3, r2
    3d80:	e7df      	b.n	3d42 <__sflush_r+0xc6>
    3d82:	9b01      	ldr	r3, [sp, #4]
    3d84:	183f      	adds	r7, r7, r0
    3d86:	1a1b      	subs	r3, r3, r0
    3d88:	9301      	str	r3, [sp, #4]
    3d8a:	e7ea      	b.n	3d62 <__sflush_r+0xe6>
    3d8c:	20400001 	.word	0x20400001

00003d90 <_fflush_r>:
    3d90:	690b      	ldr	r3, [r1, #16]
    3d92:	b570      	push	{r4, r5, r6, lr}
    3d94:	0005      	movs	r5, r0
    3d96:	000c      	movs	r4, r1
    3d98:	2b00      	cmp	r3, #0
    3d9a:	d101      	bne.n	3da0 <_fflush_r+0x10>
    3d9c:	2000      	movs	r0, #0
    3d9e:	bd70      	pop	{r4, r5, r6, pc}
    3da0:	2800      	cmp	r0, #0
    3da2:	d004      	beq.n	3dae <_fflush_r+0x1e>
    3da4:	6983      	ldr	r3, [r0, #24]
    3da6:	2b00      	cmp	r3, #0
    3da8:	d101      	bne.n	3dae <_fflush_r+0x1e>
    3daa:	f000 f85f 	bl	3e6c <__sinit>
    3dae:	4b0b      	ldr	r3, [pc, #44]	; (3ddc <_fflush_r+0x4c>)
    3db0:	429c      	cmp	r4, r3
    3db2:	d109      	bne.n	3dc8 <_fflush_r+0x38>
    3db4:	686c      	ldr	r4, [r5, #4]
    3db6:	220c      	movs	r2, #12
    3db8:	5ea3      	ldrsh	r3, [r4, r2]
    3dba:	2b00      	cmp	r3, #0
    3dbc:	d0ee      	beq.n	3d9c <_fflush_r+0xc>
    3dbe:	0021      	movs	r1, r4
    3dc0:	0028      	movs	r0, r5
    3dc2:	f7ff ff5b 	bl	3c7c <__sflush_r>
    3dc6:	e7ea      	b.n	3d9e <_fflush_r+0xe>
    3dc8:	4b05      	ldr	r3, [pc, #20]	; (3de0 <_fflush_r+0x50>)
    3dca:	429c      	cmp	r4, r3
    3dcc:	d101      	bne.n	3dd2 <_fflush_r+0x42>
    3dce:	68ac      	ldr	r4, [r5, #8]
    3dd0:	e7f1      	b.n	3db6 <_fflush_r+0x26>
    3dd2:	4b04      	ldr	r3, [pc, #16]	; (3de4 <_fflush_r+0x54>)
    3dd4:	429c      	cmp	r4, r3
    3dd6:	d1ee      	bne.n	3db6 <_fflush_r+0x26>
    3dd8:	68ec      	ldr	r4, [r5, #12]
    3dda:	e7ec      	b.n	3db6 <_fflush_r+0x26>
    3ddc:	00004cec 	.word	0x00004cec
    3de0:	00004d0c 	.word	0x00004d0c
    3de4:	00004ccc 	.word	0x00004ccc

00003de8 <_cleanup_r>:
    3de8:	b510      	push	{r4, lr}
    3dea:	4902      	ldr	r1, [pc, #8]	; (3df4 <_cleanup_r+0xc>)
    3dec:	f000 f8b2 	bl	3f54 <_fwalk_reent>
    3df0:	bd10      	pop	{r4, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	00003d91 	.word	0x00003d91

00003df8 <std.isra.0>:
    3df8:	2300      	movs	r3, #0
    3dfa:	b510      	push	{r4, lr}
    3dfc:	0004      	movs	r4, r0
    3dfe:	6003      	str	r3, [r0, #0]
    3e00:	6043      	str	r3, [r0, #4]
    3e02:	6083      	str	r3, [r0, #8]
    3e04:	8181      	strh	r1, [r0, #12]
    3e06:	6643      	str	r3, [r0, #100]	; 0x64
    3e08:	81c2      	strh	r2, [r0, #14]
    3e0a:	6103      	str	r3, [r0, #16]
    3e0c:	6143      	str	r3, [r0, #20]
    3e0e:	6183      	str	r3, [r0, #24]
    3e10:	0019      	movs	r1, r3
    3e12:	2208      	movs	r2, #8
    3e14:	305c      	adds	r0, #92	; 0x5c
    3e16:	f7ff fe58 	bl	3aca <memset>
    3e1a:	4b05      	ldr	r3, [pc, #20]	; (3e30 <std.isra.0+0x38>)
    3e1c:	6224      	str	r4, [r4, #32]
    3e1e:	6263      	str	r3, [r4, #36]	; 0x24
    3e20:	4b04      	ldr	r3, [pc, #16]	; (3e34 <std.isra.0+0x3c>)
    3e22:	62a3      	str	r3, [r4, #40]	; 0x28
    3e24:	4b04      	ldr	r3, [pc, #16]	; (3e38 <std.isra.0+0x40>)
    3e26:	62e3      	str	r3, [r4, #44]	; 0x2c
    3e28:	4b04      	ldr	r3, [pc, #16]	; (3e3c <std.isra.0+0x44>)
    3e2a:	6323      	str	r3, [r4, #48]	; 0x30
    3e2c:	bd10      	pop	{r4, pc}
    3e2e:	46c0      	nop			; (mov r8, r8)
    3e30:	00004785 	.word	0x00004785
    3e34:	000047ad 	.word	0x000047ad
    3e38:	000047e5 	.word	0x000047e5
    3e3c:	00004811 	.word	0x00004811

00003e40 <__sfmoreglue>:
    3e40:	b570      	push	{r4, r5, r6, lr}
    3e42:	2568      	movs	r5, #104	; 0x68
    3e44:	1e4a      	subs	r2, r1, #1
    3e46:	4355      	muls	r5, r2
    3e48:	000e      	movs	r6, r1
    3e4a:	0029      	movs	r1, r5
    3e4c:	3174      	adds	r1, #116	; 0x74
    3e4e:	f000 f95d 	bl	410c <_malloc_r>
    3e52:	1e04      	subs	r4, r0, #0
    3e54:	d008      	beq.n	3e68 <__sfmoreglue+0x28>
    3e56:	2100      	movs	r1, #0
    3e58:	002a      	movs	r2, r5
    3e5a:	6001      	str	r1, [r0, #0]
    3e5c:	6046      	str	r6, [r0, #4]
    3e5e:	300c      	adds	r0, #12
    3e60:	60a0      	str	r0, [r4, #8]
    3e62:	3268      	adds	r2, #104	; 0x68
    3e64:	f7ff fe31 	bl	3aca <memset>
    3e68:	0020      	movs	r0, r4
    3e6a:	bd70      	pop	{r4, r5, r6, pc}

00003e6c <__sinit>:
    3e6c:	6983      	ldr	r3, [r0, #24]
    3e6e:	b513      	push	{r0, r1, r4, lr}
    3e70:	0004      	movs	r4, r0
    3e72:	2b00      	cmp	r3, #0
    3e74:	d128      	bne.n	3ec8 <__sinit+0x5c>
    3e76:	6483      	str	r3, [r0, #72]	; 0x48
    3e78:	64c3      	str	r3, [r0, #76]	; 0x4c
    3e7a:	6503      	str	r3, [r0, #80]	; 0x50
    3e7c:	4b13      	ldr	r3, [pc, #76]	; (3ecc <__sinit+0x60>)
    3e7e:	4a14      	ldr	r2, [pc, #80]	; (3ed0 <__sinit+0x64>)
    3e80:	681b      	ldr	r3, [r3, #0]
    3e82:	6282      	str	r2, [r0, #40]	; 0x28
    3e84:	9301      	str	r3, [sp, #4]
    3e86:	4298      	cmp	r0, r3
    3e88:	d101      	bne.n	3e8e <__sinit+0x22>
    3e8a:	2301      	movs	r3, #1
    3e8c:	6183      	str	r3, [r0, #24]
    3e8e:	0020      	movs	r0, r4
    3e90:	f000 f820 	bl	3ed4 <__sfp>
    3e94:	6060      	str	r0, [r4, #4]
    3e96:	0020      	movs	r0, r4
    3e98:	f000 f81c 	bl	3ed4 <__sfp>
    3e9c:	60a0      	str	r0, [r4, #8]
    3e9e:	0020      	movs	r0, r4
    3ea0:	f000 f818 	bl	3ed4 <__sfp>
    3ea4:	2200      	movs	r2, #0
    3ea6:	60e0      	str	r0, [r4, #12]
    3ea8:	2104      	movs	r1, #4
    3eaa:	6860      	ldr	r0, [r4, #4]
    3eac:	f7ff ffa4 	bl	3df8 <std.isra.0>
    3eb0:	2201      	movs	r2, #1
    3eb2:	2109      	movs	r1, #9
    3eb4:	68a0      	ldr	r0, [r4, #8]
    3eb6:	f7ff ff9f 	bl	3df8 <std.isra.0>
    3eba:	2202      	movs	r2, #2
    3ebc:	2112      	movs	r1, #18
    3ebe:	68e0      	ldr	r0, [r4, #12]
    3ec0:	f7ff ff9a 	bl	3df8 <std.isra.0>
    3ec4:	2301      	movs	r3, #1
    3ec6:	61a3      	str	r3, [r4, #24]
    3ec8:	bd13      	pop	{r0, r1, r4, pc}
    3eca:	46c0      	nop			; (mov r8, r8)
    3ecc:	00004cc8 	.word	0x00004cc8
    3ed0:	00003de9 	.word	0x00003de9

00003ed4 <__sfp>:
    3ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ed6:	4b1e      	ldr	r3, [pc, #120]	; (3f50 <__sfp+0x7c>)
    3ed8:	0007      	movs	r7, r0
    3eda:	681e      	ldr	r6, [r3, #0]
    3edc:	69b3      	ldr	r3, [r6, #24]
    3ede:	2b00      	cmp	r3, #0
    3ee0:	d102      	bne.n	3ee8 <__sfp+0x14>
    3ee2:	0030      	movs	r0, r6
    3ee4:	f7ff ffc2 	bl	3e6c <__sinit>
    3ee8:	3648      	adds	r6, #72	; 0x48
    3eea:	68b4      	ldr	r4, [r6, #8]
    3eec:	6873      	ldr	r3, [r6, #4]
    3eee:	3b01      	subs	r3, #1
    3ef0:	d504      	bpl.n	3efc <__sfp+0x28>
    3ef2:	6833      	ldr	r3, [r6, #0]
    3ef4:	2b00      	cmp	r3, #0
    3ef6:	d007      	beq.n	3f08 <__sfp+0x34>
    3ef8:	6836      	ldr	r6, [r6, #0]
    3efa:	e7f6      	b.n	3eea <__sfp+0x16>
    3efc:	220c      	movs	r2, #12
    3efe:	5ea5      	ldrsh	r5, [r4, r2]
    3f00:	2d00      	cmp	r5, #0
    3f02:	d00d      	beq.n	3f20 <__sfp+0x4c>
    3f04:	3468      	adds	r4, #104	; 0x68
    3f06:	e7f2      	b.n	3eee <__sfp+0x1a>
    3f08:	2104      	movs	r1, #4
    3f0a:	0038      	movs	r0, r7
    3f0c:	f7ff ff98 	bl	3e40 <__sfmoreglue>
    3f10:	6030      	str	r0, [r6, #0]
    3f12:	2800      	cmp	r0, #0
    3f14:	d1f0      	bne.n	3ef8 <__sfp+0x24>
    3f16:	230c      	movs	r3, #12
    3f18:	0004      	movs	r4, r0
    3f1a:	603b      	str	r3, [r7, #0]
    3f1c:	0020      	movs	r0, r4
    3f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f20:	2301      	movs	r3, #1
    3f22:	0020      	movs	r0, r4
    3f24:	425b      	negs	r3, r3
    3f26:	81e3      	strh	r3, [r4, #14]
    3f28:	3302      	adds	r3, #2
    3f2a:	81a3      	strh	r3, [r4, #12]
    3f2c:	6665      	str	r5, [r4, #100]	; 0x64
    3f2e:	6025      	str	r5, [r4, #0]
    3f30:	60a5      	str	r5, [r4, #8]
    3f32:	6065      	str	r5, [r4, #4]
    3f34:	6125      	str	r5, [r4, #16]
    3f36:	6165      	str	r5, [r4, #20]
    3f38:	61a5      	str	r5, [r4, #24]
    3f3a:	2208      	movs	r2, #8
    3f3c:	0029      	movs	r1, r5
    3f3e:	305c      	adds	r0, #92	; 0x5c
    3f40:	f7ff fdc3 	bl	3aca <memset>
    3f44:	6365      	str	r5, [r4, #52]	; 0x34
    3f46:	63a5      	str	r5, [r4, #56]	; 0x38
    3f48:	64a5      	str	r5, [r4, #72]	; 0x48
    3f4a:	64e5      	str	r5, [r4, #76]	; 0x4c
    3f4c:	e7e6      	b.n	3f1c <__sfp+0x48>
    3f4e:	46c0      	nop			; (mov r8, r8)
    3f50:	00004cc8 	.word	0x00004cc8

00003f54 <_fwalk_reent>:
    3f54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3f56:	0004      	movs	r4, r0
    3f58:	0007      	movs	r7, r0
    3f5a:	2600      	movs	r6, #0
    3f5c:	9101      	str	r1, [sp, #4]
    3f5e:	3448      	adds	r4, #72	; 0x48
    3f60:	2c00      	cmp	r4, #0
    3f62:	d101      	bne.n	3f68 <_fwalk_reent+0x14>
    3f64:	0030      	movs	r0, r6
    3f66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3f68:	6863      	ldr	r3, [r4, #4]
    3f6a:	68a5      	ldr	r5, [r4, #8]
    3f6c:	9300      	str	r3, [sp, #0]
    3f6e:	9b00      	ldr	r3, [sp, #0]
    3f70:	3b01      	subs	r3, #1
    3f72:	9300      	str	r3, [sp, #0]
    3f74:	d501      	bpl.n	3f7a <_fwalk_reent+0x26>
    3f76:	6824      	ldr	r4, [r4, #0]
    3f78:	e7f2      	b.n	3f60 <_fwalk_reent+0xc>
    3f7a:	89ab      	ldrh	r3, [r5, #12]
    3f7c:	2b01      	cmp	r3, #1
    3f7e:	d908      	bls.n	3f92 <_fwalk_reent+0x3e>
    3f80:	220e      	movs	r2, #14
    3f82:	5eab      	ldrsh	r3, [r5, r2]
    3f84:	3301      	adds	r3, #1
    3f86:	d004      	beq.n	3f92 <_fwalk_reent+0x3e>
    3f88:	0029      	movs	r1, r5
    3f8a:	0038      	movs	r0, r7
    3f8c:	9b01      	ldr	r3, [sp, #4]
    3f8e:	4798      	blx	r3
    3f90:	4306      	orrs	r6, r0
    3f92:	3568      	adds	r5, #104	; 0x68
    3f94:	e7eb      	b.n	3f6e <_fwalk_reent+0x1a>
	...

00003f98 <__swhatbuf_r>:
    3f98:	b570      	push	{r4, r5, r6, lr}
    3f9a:	000e      	movs	r6, r1
    3f9c:	001d      	movs	r5, r3
    3f9e:	230e      	movs	r3, #14
    3fa0:	5ec9      	ldrsh	r1, [r1, r3]
    3fa2:	b090      	sub	sp, #64	; 0x40
    3fa4:	0014      	movs	r4, r2
    3fa6:	2900      	cmp	r1, #0
    3fa8:	da07      	bge.n	3fba <__swhatbuf_r+0x22>
    3faa:	2300      	movs	r3, #0
    3fac:	602b      	str	r3, [r5, #0]
    3fae:	89b3      	ldrh	r3, [r6, #12]
    3fb0:	061b      	lsls	r3, r3, #24
    3fb2:	d411      	bmi.n	3fd8 <__swhatbuf_r+0x40>
    3fb4:	2380      	movs	r3, #128	; 0x80
    3fb6:	00db      	lsls	r3, r3, #3
    3fb8:	e00f      	b.n	3fda <__swhatbuf_r+0x42>
    3fba:	aa01      	add	r2, sp, #4
    3fbc:	f000 fd20 	bl	4a00 <_fstat_r>
    3fc0:	2800      	cmp	r0, #0
    3fc2:	dbf2      	blt.n	3faa <__swhatbuf_r+0x12>
    3fc4:	22f0      	movs	r2, #240	; 0xf0
    3fc6:	9b02      	ldr	r3, [sp, #8]
    3fc8:	0212      	lsls	r2, r2, #8
    3fca:	4013      	ands	r3, r2
    3fcc:	4a05      	ldr	r2, [pc, #20]	; (3fe4 <__swhatbuf_r+0x4c>)
    3fce:	189b      	adds	r3, r3, r2
    3fd0:	425a      	negs	r2, r3
    3fd2:	4153      	adcs	r3, r2
    3fd4:	602b      	str	r3, [r5, #0]
    3fd6:	e7ed      	b.n	3fb4 <__swhatbuf_r+0x1c>
    3fd8:	2340      	movs	r3, #64	; 0x40
    3fda:	2000      	movs	r0, #0
    3fdc:	6023      	str	r3, [r4, #0]
    3fde:	b010      	add	sp, #64	; 0x40
    3fe0:	bd70      	pop	{r4, r5, r6, pc}
    3fe2:	46c0      	nop			; (mov r8, r8)
    3fe4:	ffffe000 	.word	0xffffe000

00003fe8 <__smakebuf_r>:
    3fe8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3fea:	2602      	movs	r6, #2
    3fec:	898b      	ldrh	r3, [r1, #12]
    3fee:	0005      	movs	r5, r0
    3ff0:	000c      	movs	r4, r1
    3ff2:	4233      	tst	r3, r6
    3ff4:	d006      	beq.n	4004 <__smakebuf_r+0x1c>
    3ff6:	0023      	movs	r3, r4
    3ff8:	3347      	adds	r3, #71	; 0x47
    3ffa:	6023      	str	r3, [r4, #0]
    3ffc:	6123      	str	r3, [r4, #16]
    3ffe:	2301      	movs	r3, #1
    4000:	6163      	str	r3, [r4, #20]
    4002:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    4004:	ab01      	add	r3, sp, #4
    4006:	466a      	mov	r2, sp
    4008:	f7ff ffc6 	bl	3f98 <__swhatbuf_r>
    400c:	9900      	ldr	r1, [sp, #0]
    400e:	0007      	movs	r7, r0
    4010:	0028      	movs	r0, r5
    4012:	f000 f87b 	bl	410c <_malloc_r>
    4016:	2800      	cmp	r0, #0
    4018:	d106      	bne.n	4028 <__smakebuf_r+0x40>
    401a:	220c      	movs	r2, #12
    401c:	5ea3      	ldrsh	r3, [r4, r2]
    401e:	059a      	lsls	r2, r3, #22
    4020:	d4ef      	bmi.n	4002 <__smakebuf_r+0x1a>
    4022:	431e      	orrs	r6, r3
    4024:	81a6      	strh	r6, [r4, #12]
    4026:	e7e6      	b.n	3ff6 <__smakebuf_r+0xe>
    4028:	4b0d      	ldr	r3, [pc, #52]	; (4060 <__smakebuf_r+0x78>)
    402a:	62ab      	str	r3, [r5, #40]	; 0x28
    402c:	2380      	movs	r3, #128	; 0x80
    402e:	89a2      	ldrh	r2, [r4, #12]
    4030:	6020      	str	r0, [r4, #0]
    4032:	4313      	orrs	r3, r2
    4034:	81a3      	strh	r3, [r4, #12]
    4036:	9b00      	ldr	r3, [sp, #0]
    4038:	6120      	str	r0, [r4, #16]
    403a:	6163      	str	r3, [r4, #20]
    403c:	9b01      	ldr	r3, [sp, #4]
    403e:	2b00      	cmp	r3, #0
    4040:	d00a      	beq.n	4058 <__smakebuf_r+0x70>
    4042:	230e      	movs	r3, #14
    4044:	5ee1      	ldrsh	r1, [r4, r3]
    4046:	0028      	movs	r0, r5
    4048:	f000 fcec 	bl	4a24 <_isatty_r>
    404c:	2800      	cmp	r0, #0
    404e:	d003      	beq.n	4058 <__smakebuf_r+0x70>
    4050:	2301      	movs	r3, #1
    4052:	89a2      	ldrh	r2, [r4, #12]
    4054:	4313      	orrs	r3, r2
    4056:	81a3      	strh	r3, [r4, #12]
    4058:	89a0      	ldrh	r0, [r4, #12]
    405a:	4338      	orrs	r0, r7
    405c:	81a0      	strh	r0, [r4, #12]
    405e:	e7d0      	b.n	4002 <__smakebuf_r+0x1a>
    4060:	00003de9 	.word	0x00003de9

00004064 <malloc>:
    4064:	b510      	push	{r4, lr}
    4066:	4b03      	ldr	r3, [pc, #12]	; (4074 <malloc+0x10>)
    4068:	0001      	movs	r1, r0
    406a:	6818      	ldr	r0, [r3, #0]
    406c:	f000 f84e 	bl	410c <_malloc_r>
    4070:	bd10      	pop	{r4, pc}
    4072:	46c0      	nop			; (mov r8, r8)
    4074:	20000030 	.word	0x20000030

00004078 <_free_r>:
    4078:	b570      	push	{r4, r5, r6, lr}
    407a:	0005      	movs	r5, r0
    407c:	2900      	cmp	r1, #0
    407e:	d010      	beq.n	40a2 <_free_r+0x2a>
    4080:	1f0c      	subs	r4, r1, #4
    4082:	6823      	ldr	r3, [r4, #0]
    4084:	2b00      	cmp	r3, #0
    4086:	da00      	bge.n	408a <_free_r+0x12>
    4088:	18e4      	adds	r4, r4, r3
    408a:	0028      	movs	r0, r5
    408c:	f000 fcfb 	bl	4a86 <__malloc_lock>
    4090:	4a1d      	ldr	r2, [pc, #116]	; (4108 <_free_r+0x90>)
    4092:	6813      	ldr	r3, [r2, #0]
    4094:	2b00      	cmp	r3, #0
    4096:	d105      	bne.n	40a4 <_free_r+0x2c>
    4098:	6063      	str	r3, [r4, #4]
    409a:	6014      	str	r4, [r2, #0]
    409c:	0028      	movs	r0, r5
    409e:	f000 fcf3 	bl	4a88 <__malloc_unlock>
    40a2:	bd70      	pop	{r4, r5, r6, pc}
    40a4:	42a3      	cmp	r3, r4
    40a6:	d909      	bls.n	40bc <_free_r+0x44>
    40a8:	6821      	ldr	r1, [r4, #0]
    40aa:	1860      	adds	r0, r4, r1
    40ac:	4283      	cmp	r3, r0
    40ae:	d1f3      	bne.n	4098 <_free_r+0x20>
    40b0:	6818      	ldr	r0, [r3, #0]
    40b2:	685b      	ldr	r3, [r3, #4]
    40b4:	1841      	adds	r1, r0, r1
    40b6:	6021      	str	r1, [r4, #0]
    40b8:	e7ee      	b.n	4098 <_free_r+0x20>
    40ba:	0013      	movs	r3, r2
    40bc:	685a      	ldr	r2, [r3, #4]
    40be:	2a00      	cmp	r2, #0
    40c0:	d001      	beq.n	40c6 <_free_r+0x4e>
    40c2:	42a2      	cmp	r2, r4
    40c4:	d9f9      	bls.n	40ba <_free_r+0x42>
    40c6:	6819      	ldr	r1, [r3, #0]
    40c8:	1858      	adds	r0, r3, r1
    40ca:	42a0      	cmp	r0, r4
    40cc:	d10b      	bne.n	40e6 <_free_r+0x6e>
    40ce:	6820      	ldr	r0, [r4, #0]
    40d0:	1809      	adds	r1, r1, r0
    40d2:	1858      	adds	r0, r3, r1
    40d4:	6019      	str	r1, [r3, #0]
    40d6:	4282      	cmp	r2, r0
    40d8:	d1e0      	bne.n	409c <_free_r+0x24>
    40da:	6810      	ldr	r0, [r2, #0]
    40dc:	6852      	ldr	r2, [r2, #4]
    40de:	1841      	adds	r1, r0, r1
    40e0:	6019      	str	r1, [r3, #0]
    40e2:	605a      	str	r2, [r3, #4]
    40e4:	e7da      	b.n	409c <_free_r+0x24>
    40e6:	42a0      	cmp	r0, r4
    40e8:	d902      	bls.n	40f0 <_free_r+0x78>
    40ea:	230c      	movs	r3, #12
    40ec:	602b      	str	r3, [r5, #0]
    40ee:	e7d5      	b.n	409c <_free_r+0x24>
    40f0:	6821      	ldr	r1, [r4, #0]
    40f2:	1860      	adds	r0, r4, r1
    40f4:	4282      	cmp	r2, r0
    40f6:	d103      	bne.n	4100 <_free_r+0x88>
    40f8:	6810      	ldr	r0, [r2, #0]
    40fa:	6852      	ldr	r2, [r2, #4]
    40fc:	1841      	adds	r1, r0, r1
    40fe:	6021      	str	r1, [r4, #0]
    4100:	6062      	str	r2, [r4, #4]
    4102:	605c      	str	r4, [r3, #4]
    4104:	e7ca      	b.n	409c <_free_r+0x24>
    4106:	46c0      	nop			; (mov r8, r8)
    4108:	20000460 	.word	0x20000460

0000410c <_malloc_r>:
    410c:	2303      	movs	r3, #3
    410e:	b570      	push	{r4, r5, r6, lr}
    4110:	1ccd      	adds	r5, r1, #3
    4112:	439d      	bics	r5, r3
    4114:	3508      	adds	r5, #8
    4116:	0006      	movs	r6, r0
    4118:	2d0c      	cmp	r5, #12
    411a:	d21e      	bcs.n	415a <_malloc_r+0x4e>
    411c:	250c      	movs	r5, #12
    411e:	42a9      	cmp	r1, r5
    4120:	d81d      	bhi.n	415e <_malloc_r+0x52>
    4122:	0030      	movs	r0, r6
    4124:	f000 fcaf 	bl	4a86 <__malloc_lock>
    4128:	4a25      	ldr	r2, [pc, #148]	; (41c0 <_malloc_r+0xb4>)
    412a:	6814      	ldr	r4, [r2, #0]
    412c:	0021      	movs	r1, r4
    412e:	2900      	cmp	r1, #0
    4130:	d119      	bne.n	4166 <_malloc_r+0x5a>
    4132:	4c24      	ldr	r4, [pc, #144]	; (41c4 <_malloc_r+0xb8>)
    4134:	6823      	ldr	r3, [r4, #0]
    4136:	2b00      	cmp	r3, #0
    4138:	d103      	bne.n	4142 <_malloc_r+0x36>
    413a:	0030      	movs	r0, r6
    413c:	f000 fb10 	bl	4760 <_sbrk_r>
    4140:	6020      	str	r0, [r4, #0]
    4142:	0029      	movs	r1, r5
    4144:	0030      	movs	r0, r6
    4146:	f000 fb0b 	bl	4760 <_sbrk_r>
    414a:	1c43      	adds	r3, r0, #1
    414c:	d12c      	bne.n	41a8 <_malloc_r+0x9c>
    414e:	230c      	movs	r3, #12
    4150:	0030      	movs	r0, r6
    4152:	6033      	str	r3, [r6, #0]
    4154:	f000 fc98 	bl	4a88 <__malloc_unlock>
    4158:	e003      	b.n	4162 <_malloc_r+0x56>
    415a:	2d00      	cmp	r5, #0
    415c:	dadf      	bge.n	411e <_malloc_r+0x12>
    415e:	230c      	movs	r3, #12
    4160:	6033      	str	r3, [r6, #0]
    4162:	2000      	movs	r0, #0
    4164:	bd70      	pop	{r4, r5, r6, pc}
    4166:	680b      	ldr	r3, [r1, #0]
    4168:	1b5b      	subs	r3, r3, r5
    416a:	d41a      	bmi.n	41a2 <_malloc_r+0x96>
    416c:	2b0b      	cmp	r3, #11
    416e:	d903      	bls.n	4178 <_malloc_r+0x6c>
    4170:	600b      	str	r3, [r1, #0]
    4172:	18cc      	adds	r4, r1, r3
    4174:	6025      	str	r5, [r4, #0]
    4176:	e003      	b.n	4180 <_malloc_r+0x74>
    4178:	428c      	cmp	r4, r1
    417a:	d10e      	bne.n	419a <_malloc_r+0x8e>
    417c:	6863      	ldr	r3, [r4, #4]
    417e:	6013      	str	r3, [r2, #0]
    4180:	0030      	movs	r0, r6
    4182:	f000 fc81 	bl	4a88 <__malloc_unlock>
    4186:	0020      	movs	r0, r4
    4188:	2207      	movs	r2, #7
    418a:	300b      	adds	r0, #11
    418c:	1d23      	adds	r3, r4, #4
    418e:	4390      	bics	r0, r2
    4190:	1ac3      	subs	r3, r0, r3
    4192:	d0e7      	beq.n	4164 <_malloc_r+0x58>
    4194:	425a      	negs	r2, r3
    4196:	50e2      	str	r2, [r4, r3]
    4198:	e7e4      	b.n	4164 <_malloc_r+0x58>
    419a:	684b      	ldr	r3, [r1, #4]
    419c:	6063      	str	r3, [r4, #4]
    419e:	000c      	movs	r4, r1
    41a0:	e7ee      	b.n	4180 <_malloc_r+0x74>
    41a2:	000c      	movs	r4, r1
    41a4:	6849      	ldr	r1, [r1, #4]
    41a6:	e7c2      	b.n	412e <_malloc_r+0x22>
    41a8:	2303      	movs	r3, #3
    41aa:	1cc4      	adds	r4, r0, #3
    41ac:	439c      	bics	r4, r3
    41ae:	42a0      	cmp	r0, r4
    41b0:	d0e0      	beq.n	4174 <_malloc_r+0x68>
    41b2:	1a21      	subs	r1, r4, r0
    41b4:	0030      	movs	r0, r6
    41b6:	f000 fad3 	bl	4760 <_sbrk_r>
    41ba:	1c43      	adds	r3, r0, #1
    41bc:	d1da      	bne.n	4174 <_malloc_r+0x68>
    41be:	e7c6      	b.n	414e <_malloc_r+0x42>
    41c0:	20000460 	.word	0x20000460
    41c4:	20000464 	.word	0x20000464

000041c8 <__sfputc_r>:
    41c8:	6893      	ldr	r3, [r2, #8]
    41ca:	b510      	push	{r4, lr}
    41cc:	3b01      	subs	r3, #1
    41ce:	6093      	str	r3, [r2, #8]
    41d0:	2b00      	cmp	r3, #0
    41d2:	da05      	bge.n	41e0 <__sfputc_r+0x18>
    41d4:	6994      	ldr	r4, [r2, #24]
    41d6:	42a3      	cmp	r3, r4
    41d8:	db08      	blt.n	41ec <__sfputc_r+0x24>
    41da:	b2cb      	uxtb	r3, r1
    41dc:	2b0a      	cmp	r3, #10
    41de:	d005      	beq.n	41ec <__sfputc_r+0x24>
    41e0:	6813      	ldr	r3, [r2, #0]
    41e2:	1c58      	adds	r0, r3, #1
    41e4:	6010      	str	r0, [r2, #0]
    41e6:	7019      	strb	r1, [r3, #0]
    41e8:	b2c8      	uxtb	r0, r1
    41ea:	bd10      	pop	{r4, pc}
    41ec:	f000 fb16 	bl	481c <__swbuf_r>
    41f0:	e7fb      	b.n	41ea <__sfputc_r+0x22>

000041f2 <__sfputs_r>:
    41f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41f4:	0006      	movs	r6, r0
    41f6:	000f      	movs	r7, r1
    41f8:	0014      	movs	r4, r2
    41fa:	18d5      	adds	r5, r2, r3
    41fc:	42ac      	cmp	r4, r5
    41fe:	d101      	bne.n	4204 <__sfputs_r+0x12>
    4200:	2000      	movs	r0, #0
    4202:	e007      	b.n	4214 <__sfputs_r+0x22>
    4204:	7821      	ldrb	r1, [r4, #0]
    4206:	003a      	movs	r2, r7
    4208:	0030      	movs	r0, r6
    420a:	f7ff ffdd 	bl	41c8 <__sfputc_r>
    420e:	3401      	adds	r4, #1
    4210:	1c43      	adds	r3, r0, #1
    4212:	d1f3      	bne.n	41fc <__sfputs_r+0xa>
    4214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004218 <_vfiprintf_r>:
    4218:	b5f0      	push	{r4, r5, r6, r7, lr}
    421a:	b09f      	sub	sp, #124	; 0x7c
    421c:	0006      	movs	r6, r0
    421e:	000f      	movs	r7, r1
    4220:	0014      	movs	r4, r2
    4222:	9305      	str	r3, [sp, #20]
    4224:	2800      	cmp	r0, #0
    4226:	d004      	beq.n	4232 <_vfiprintf_r+0x1a>
    4228:	6983      	ldr	r3, [r0, #24]
    422a:	2b00      	cmp	r3, #0
    422c:	d101      	bne.n	4232 <_vfiprintf_r+0x1a>
    422e:	f7ff fe1d 	bl	3e6c <__sinit>
    4232:	4b7f      	ldr	r3, [pc, #508]	; (4430 <_vfiprintf_r+0x218>)
    4234:	429f      	cmp	r7, r3
    4236:	d15c      	bne.n	42f2 <_vfiprintf_r+0xda>
    4238:	6877      	ldr	r7, [r6, #4]
    423a:	89bb      	ldrh	r3, [r7, #12]
    423c:	071b      	lsls	r3, r3, #28
    423e:	d562      	bpl.n	4306 <_vfiprintf_r+0xee>
    4240:	693b      	ldr	r3, [r7, #16]
    4242:	2b00      	cmp	r3, #0
    4244:	d05f      	beq.n	4306 <_vfiprintf_r+0xee>
    4246:	2300      	movs	r3, #0
    4248:	ad06      	add	r5, sp, #24
    424a:	616b      	str	r3, [r5, #20]
    424c:	3320      	adds	r3, #32
    424e:	766b      	strb	r3, [r5, #25]
    4250:	3310      	adds	r3, #16
    4252:	76ab      	strb	r3, [r5, #26]
    4254:	9402      	str	r4, [sp, #8]
    4256:	9c02      	ldr	r4, [sp, #8]
    4258:	7823      	ldrb	r3, [r4, #0]
    425a:	2b00      	cmp	r3, #0
    425c:	d15d      	bne.n	431a <_vfiprintf_r+0x102>
    425e:	9b02      	ldr	r3, [sp, #8]
    4260:	1ae3      	subs	r3, r4, r3
    4262:	9304      	str	r3, [sp, #16]
    4264:	d00d      	beq.n	4282 <_vfiprintf_r+0x6a>
    4266:	9b04      	ldr	r3, [sp, #16]
    4268:	9a02      	ldr	r2, [sp, #8]
    426a:	0039      	movs	r1, r7
    426c:	0030      	movs	r0, r6
    426e:	f7ff ffc0 	bl	41f2 <__sfputs_r>
    4272:	1c43      	adds	r3, r0, #1
    4274:	d100      	bne.n	4278 <_vfiprintf_r+0x60>
    4276:	e0cc      	b.n	4412 <_vfiprintf_r+0x1fa>
    4278:	696a      	ldr	r2, [r5, #20]
    427a:	9b04      	ldr	r3, [sp, #16]
    427c:	4694      	mov	ip, r2
    427e:	4463      	add	r3, ip
    4280:	616b      	str	r3, [r5, #20]
    4282:	7823      	ldrb	r3, [r4, #0]
    4284:	2b00      	cmp	r3, #0
    4286:	d100      	bne.n	428a <_vfiprintf_r+0x72>
    4288:	e0c3      	b.n	4412 <_vfiprintf_r+0x1fa>
    428a:	2201      	movs	r2, #1
    428c:	2300      	movs	r3, #0
    428e:	4252      	negs	r2, r2
    4290:	606a      	str	r2, [r5, #4]
    4292:	a902      	add	r1, sp, #8
    4294:	3254      	adds	r2, #84	; 0x54
    4296:	1852      	adds	r2, r2, r1
    4298:	3401      	adds	r4, #1
    429a:	602b      	str	r3, [r5, #0]
    429c:	60eb      	str	r3, [r5, #12]
    429e:	60ab      	str	r3, [r5, #8]
    42a0:	7013      	strb	r3, [r2, #0]
    42a2:	65ab      	str	r3, [r5, #88]	; 0x58
    42a4:	7821      	ldrb	r1, [r4, #0]
    42a6:	2205      	movs	r2, #5
    42a8:	4862      	ldr	r0, [pc, #392]	; (4434 <_vfiprintf_r+0x21c>)
    42aa:	f000 fbe1 	bl	4a70 <memchr>
    42ae:	1c63      	adds	r3, r4, #1
    42b0:	469c      	mov	ip, r3
    42b2:	2800      	cmp	r0, #0
    42b4:	d135      	bne.n	4322 <_vfiprintf_r+0x10a>
    42b6:	6829      	ldr	r1, [r5, #0]
    42b8:	06cb      	lsls	r3, r1, #27
    42ba:	d504      	bpl.n	42c6 <_vfiprintf_r+0xae>
    42bc:	2353      	movs	r3, #83	; 0x53
    42be:	aa02      	add	r2, sp, #8
    42c0:	3020      	adds	r0, #32
    42c2:	189b      	adds	r3, r3, r2
    42c4:	7018      	strb	r0, [r3, #0]
    42c6:	070b      	lsls	r3, r1, #28
    42c8:	d504      	bpl.n	42d4 <_vfiprintf_r+0xbc>
    42ca:	2353      	movs	r3, #83	; 0x53
    42cc:	202b      	movs	r0, #43	; 0x2b
    42ce:	aa02      	add	r2, sp, #8
    42d0:	189b      	adds	r3, r3, r2
    42d2:	7018      	strb	r0, [r3, #0]
    42d4:	7823      	ldrb	r3, [r4, #0]
    42d6:	2b2a      	cmp	r3, #42	; 0x2a
    42d8:	d02c      	beq.n	4334 <_vfiprintf_r+0x11c>
    42da:	2000      	movs	r0, #0
    42dc:	210a      	movs	r1, #10
    42de:	9b09      	ldr	r3, [sp, #36]	; 0x24
    42e0:	7822      	ldrb	r2, [r4, #0]
    42e2:	3a30      	subs	r2, #48	; 0x30
    42e4:	2a09      	cmp	r2, #9
    42e6:	d800      	bhi.n	42ea <_vfiprintf_r+0xd2>
    42e8:	e06b      	b.n	43c2 <_vfiprintf_r+0x1aa>
    42ea:	2800      	cmp	r0, #0
    42ec:	d02a      	beq.n	4344 <_vfiprintf_r+0x12c>
    42ee:	9309      	str	r3, [sp, #36]	; 0x24
    42f0:	e028      	b.n	4344 <_vfiprintf_r+0x12c>
    42f2:	4b51      	ldr	r3, [pc, #324]	; (4438 <_vfiprintf_r+0x220>)
    42f4:	429f      	cmp	r7, r3
    42f6:	d101      	bne.n	42fc <_vfiprintf_r+0xe4>
    42f8:	68b7      	ldr	r7, [r6, #8]
    42fa:	e79e      	b.n	423a <_vfiprintf_r+0x22>
    42fc:	4b4f      	ldr	r3, [pc, #316]	; (443c <_vfiprintf_r+0x224>)
    42fe:	429f      	cmp	r7, r3
    4300:	d19b      	bne.n	423a <_vfiprintf_r+0x22>
    4302:	68f7      	ldr	r7, [r6, #12]
    4304:	e799      	b.n	423a <_vfiprintf_r+0x22>
    4306:	0039      	movs	r1, r7
    4308:	0030      	movs	r0, r6
    430a:	f000 faf1 	bl	48f0 <__swsetup_r>
    430e:	2800      	cmp	r0, #0
    4310:	d099      	beq.n	4246 <_vfiprintf_r+0x2e>
    4312:	2001      	movs	r0, #1
    4314:	4240      	negs	r0, r0
    4316:	b01f      	add	sp, #124	; 0x7c
    4318:	bdf0      	pop	{r4, r5, r6, r7, pc}
    431a:	2b25      	cmp	r3, #37	; 0x25
    431c:	d09f      	beq.n	425e <_vfiprintf_r+0x46>
    431e:	3401      	adds	r4, #1
    4320:	e79a      	b.n	4258 <_vfiprintf_r+0x40>
    4322:	4b44      	ldr	r3, [pc, #272]	; (4434 <_vfiprintf_r+0x21c>)
    4324:	6829      	ldr	r1, [r5, #0]
    4326:	1ac0      	subs	r0, r0, r3
    4328:	2301      	movs	r3, #1
    432a:	4083      	lsls	r3, r0
    432c:	430b      	orrs	r3, r1
    432e:	602b      	str	r3, [r5, #0]
    4330:	4664      	mov	r4, ip
    4332:	e7b7      	b.n	42a4 <_vfiprintf_r+0x8c>
    4334:	9b05      	ldr	r3, [sp, #20]
    4336:	1d18      	adds	r0, r3, #4
    4338:	681b      	ldr	r3, [r3, #0]
    433a:	9005      	str	r0, [sp, #20]
    433c:	2b00      	cmp	r3, #0
    433e:	db3a      	blt.n	43b6 <_vfiprintf_r+0x19e>
    4340:	9309      	str	r3, [sp, #36]	; 0x24
    4342:	4664      	mov	r4, ip
    4344:	7823      	ldrb	r3, [r4, #0]
    4346:	2b2e      	cmp	r3, #46	; 0x2e
    4348:	d10b      	bne.n	4362 <_vfiprintf_r+0x14a>
    434a:	7863      	ldrb	r3, [r4, #1]
    434c:	1c62      	adds	r2, r4, #1
    434e:	2b2a      	cmp	r3, #42	; 0x2a
    4350:	d13f      	bne.n	43d2 <_vfiprintf_r+0x1ba>
    4352:	9b05      	ldr	r3, [sp, #20]
    4354:	3402      	adds	r4, #2
    4356:	1d1a      	adds	r2, r3, #4
    4358:	681b      	ldr	r3, [r3, #0]
    435a:	9205      	str	r2, [sp, #20]
    435c:	2b00      	cmp	r3, #0
    435e:	db35      	blt.n	43cc <_vfiprintf_r+0x1b4>
    4360:	9307      	str	r3, [sp, #28]
    4362:	7821      	ldrb	r1, [r4, #0]
    4364:	2203      	movs	r2, #3
    4366:	4836      	ldr	r0, [pc, #216]	; (4440 <_vfiprintf_r+0x228>)
    4368:	f000 fb82 	bl	4a70 <memchr>
    436c:	2800      	cmp	r0, #0
    436e:	d007      	beq.n	4380 <_vfiprintf_r+0x168>
    4370:	4b33      	ldr	r3, [pc, #204]	; (4440 <_vfiprintf_r+0x228>)
    4372:	682a      	ldr	r2, [r5, #0]
    4374:	1ac0      	subs	r0, r0, r3
    4376:	2340      	movs	r3, #64	; 0x40
    4378:	4083      	lsls	r3, r0
    437a:	4313      	orrs	r3, r2
    437c:	602b      	str	r3, [r5, #0]
    437e:	3401      	adds	r4, #1
    4380:	7821      	ldrb	r1, [r4, #0]
    4382:	1c63      	adds	r3, r4, #1
    4384:	2206      	movs	r2, #6
    4386:	482f      	ldr	r0, [pc, #188]	; (4444 <_vfiprintf_r+0x22c>)
    4388:	9302      	str	r3, [sp, #8]
    438a:	7629      	strb	r1, [r5, #24]
    438c:	f000 fb70 	bl	4a70 <memchr>
    4390:	2800      	cmp	r0, #0
    4392:	d044      	beq.n	441e <_vfiprintf_r+0x206>
    4394:	4b2c      	ldr	r3, [pc, #176]	; (4448 <_vfiprintf_r+0x230>)
    4396:	2b00      	cmp	r3, #0
    4398:	d12f      	bne.n	43fa <_vfiprintf_r+0x1e2>
    439a:	6829      	ldr	r1, [r5, #0]
    439c:	9b05      	ldr	r3, [sp, #20]
    439e:	2207      	movs	r2, #7
    43a0:	05c9      	lsls	r1, r1, #23
    43a2:	d528      	bpl.n	43f6 <_vfiprintf_r+0x1de>
    43a4:	189b      	adds	r3, r3, r2
    43a6:	4393      	bics	r3, r2
    43a8:	3308      	adds	r3, #8
    43aa:	9305      	str	r3, [sp, #20]
    43ac:	696b      	ldr	r3, [r5, #20]
    43ae:	9a03      	ldr	r2, [sp, #12]
    43b0:	189b      	adds	r3, r3, r2
    43b2:	616b      	str	r3, [r5, #20]
    43b4:	e74f      	b.n	4256 <_vfiprintf_r+0x3e>
    43b6:	425b      	negs	r3, r3
    43b8:	60eb      	str	r3, [r5, #12]
    43ba:	2302      	movs	r3, #2
    43bc:	430b      	orrs	r3, r1
    43be:	602b      	str	r3, [r5, #0]
    43c0:	e7bf      	b.n	4342 <_vfiprintf_r+0x12a>
    43c2:	434b      	muls	r3, r1
    43c4:	3401      	adds	r4, #1
    43c6:	189b      	adds	r3, r3, r2
    43c8:	2001      	movs	r0, #1
    43ca:	e789      	b.n	42e0 <_vfiprintf_r+0xc8>
    43cc:	2301      	movs	r3, #1
    43ce:	425b      	negs	r3, r3
    43d0:	e7c6      	b.n	4360 <_vfiprintf_r+0x148>
    43d2:	2300      	movs	r3, #0
    43d4:	0014      	movs	r4, r2
    43d6:	200a      	movs	r0, #10
    43d8:	001a      	movs	r2, r3
    43da:	606b      	str	r3, [r5, #4]
    43dc:	7821      	ldrb	r1, [r4, #0]
    43de:	3930      	subs	r1, #48	; 0x30
    43e0:	2909      	cmp	r1, #9
    43e2:	d903      	bls.n	43ec <_vfiprintf_r+0x1d4>
    43e4:	2b00      	cmp	r3, #0
    43e6:	d0bc      	beq.n	4362 <_vfiprintf_r+0x14a>
    43e8:	9207      	str	r2, [sp, #28]
    43ea:	e7ba      	b.n	4362 <_vfiprintf_r+0x14a>
    43ec:	4342      	muls	r2, r0
    43ee:	3401      	adds	r4, #1
    43f0:	1852      	adds	r2, r2, r1
    43f2:	2301      	movs	r3, #1
    43f4:	e7f2      	b.n	43dc <_vfiprintf_r+0x1c4>
    43f6:	3307      	adds	r3, #7
    43f8:	e7d5      	b.n	43a6 <_vfiprintf_r+0x18e>
    43fa:	ab05      	add	r3, sp, #20
    43fc:	9300      	str	r3, [sp, #0]
    43fe:	003a      	movs	r2, r7
    4400:	4b12      	ldr	r3, [pc, #72]	; (444c <_vfiprintf_r+0x234>)
    4402:	0029      	movs	r1, r5
    4404:	0030      	movs	r0, r6
    4406:	e000      	b.n	440a <_vfiprintf_r+0x1f2>
    4408:	bf00      	nop
    440a:	9003      	str	r0, [sp, #12]
    440c:	9b03      	ldr	r3, [sp, #12]
    440e:	3301      	adds	r3, #1
    4410:	d1cc      	bne.n	43ac <_vfiprintf_r+0x194>
    4412:	89bb      	ldrh	r3, [r7, #12]
    4414:	065b      	lsls	r3, r3, #25
    4416:	d500      	bpl.n	441a <_vfiprintf_r+0x202>
    4418:	e77b      	b.n	4312 <_vfiprintf_r+0xfa>
    441a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    441c:	e77b      	b.n	4316 <_vfiprintf_r+0xfe>
    441e:	ab05      	add	r3, sp, #20
    4420:	9300      	str	r3, [sp, #0]
    4422:	003a      	movs	r2, r7
    4424:	4b09      	ldr	r3, [pc, #36]	; (444c <_vfiprintf_r+0x234>)
    4426:	0029      	movs	r1, r5
    4428:	0030      	movs	r0, r6
    442a:	f000 f87f 	bl	452c <_printf_i>
    442e:	e7ec      	b.n	440a <_vfiprintf_r+0x1f2>
    4430:	00004cec 	.word	0x00004cec
    4434:	00004d2c 	.word	0x00004d2c
    4438:	00004d0c 	.word	0x00004d0c
    443c:	00004ccc 	.word	0x00004ccc
    4440:	00004d32 	.word	0x00004d32
    4444:	00004d36 	.word	0x00004d36
    4448:	00000000 	.word	0x00000000
    444c:	000041f3 	.word	0x000041f3

00004450 <_printf_common>:
    4450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4452:	0015      	movs	r5, r2
    4454:	9301      	str	r3, [sp, #4]
    4456:	688a      	ldr	r2, [r1, #8]
    4458:	690b      	ldr	r3, [r1, #16]
    445a:	9000      	str	r0, [sp, #0]
    445c:	000c      	movs	r4, r1
    445e:	4293      	cmp	r3, r2
    4460:	da00      	bge.n	4464 <_printf_common+0x14>
    4462:	0013      	movs	r3, r2
    4464:	0022      	movs	r2, r4
    4466:	602b      	str	r3, [r5, #0]
    4468:	3243      	adds	r2, #67	; 0x43
    446a:	7812      	ldrb	r2, [r2, #0]
    446c:	2a00      	cmp	r2, #0
    446e:	d001      	beq.n	4474 <_printf_common+0x24>
    4470:	3301      	adds	r3, #1
    4472:	602b      	str	r3, [r5, #0]
    4474:	6823      	ldr	r3, [r4, #0]
    4476:	069b      	lsls	r3, r3, #26
    4478:	d502      	bpl.n	4480 <_printf_common+0x30>
    447a:	682b      	ldr	r3, [r5, #0]
    447c:	3302      	adds	r3, #2
    447e:	602b      	str	r3, [r5, #0]
    4480:	2706      	movs	r7, #6
    4482:	6823      	ldr	r3, [r4, #0]
    4484:	401f      	ands	r7, r3
    4486:	d027      	beq.n	44d8 <_printf_common+0x88>
    4488:	0023      	movs	r3, r4
    448a:	3343      	adds	r3, #67	; 0x43
    448c:	781b      	ldrb	r3, [r3, #0]
    448e:	1e5a      	subs	r2, r3, #1
    4490:	4193      	sbcs	r3, r2
    4492:	6822      	ldr	r2, [r4, #0]
    4494:	0692      	lsls	r2, r2, #26
    4496:	d430      	bmi.n	44fa <_printf_common+0xaa>
    4498:	0022      	movs	r2, r4
    449a:	9901      	ldr	r1, [sp, #4]
    449c:	3243      	adds	r2, #67	; 0x43
    449e:	9800      	ldr	r0, [sp, #0]
    44a0:	9e08      	ldr	r6, [sp, #32]
    44a2:	47b0      	blx	r6
    44a4:	1c43      	adds	r3, r0, #1
    44a6:	d025      	beq.n	44f4 <_printf_common+0xa4>
    44a8:	2306      	movs	r3, #6
    44aa:	6820      	ldr	r0, [r4, #0]
    44ac:	682a      	ldr	r2, [r5, #0]
    44ae:	68e1      	ldr	r1, [r4, #12]
    44b0:	4003      	ands	r3, r0
    44b2:	2500      	movs	r5, #0
    44b4:	2b04      	cmp	r3, #4
    44b6:	d103      	bne.n	44c0 <_printf_common+0x70>
    44b8:	1a8d      	subs	r5, r1, r2
    44ba:	43eb      	mvns	r3, r5
    44bc:	17db      	asrs	r3, r3, #31
    44be:	401d      	ands	r5, r3
    44c0:	68a3      	ldr	r3, [r4, #8]
    44c2:	6922      	ldr	r2, [r4, #16]
    44c4:	4293      	cmp	r3, r2
    44c6:	dd01      	ble.n	44cc <_printf_common+0x7c>
    44c8:	1a9b      	subs	r3, r3, r2
    44ca:	18ed      	adds	r5, r5, r3
    44cc:	2700      	movs	r7, #0
    44ce:	42bd      	cmp	r5, r7
    44d0:	d120      	bne.n	4514 <_printf_common+0xc4>
    44d2:	2000      	movs	r0, #0
    44d4:	e010      	b.n	44f8 <_printf_common+0xa8>
    44d6:	3701      	adds	r7, #1
    44d8:	68e3      	ldr	r3, [r4, #12]
    44da:	682a      	ldr	r2, [r5, #0]
    44dc:	1a9b      	subs	r3, r3, r2
    44de:	429f      	cmp	r7, r3
    44e0:	dad2      	bge.n	4488 <_printf_common+0x38>
    44e2:	0022      	movs	r2, r4
    44e4:	2301      	movs	r3, #1
    44e6:	3219      	adds	r2, #25
    44e8:	9901      	ldr	r1, [sp, #4]
    44ea:	9800      	ldr	r0, [sp, #0]
    44ec:	9e08      	ldr	r6, [sp, #32]
    44ee:	47b0      	blx	r6
    44f0:	1c43      	adds	r3, r0, #1
    44f2:	d1f0      	bne.n	44d6 <_printf_common+0x86>
    44f4:	2001      	movs	r0, #1
    44f6:	4240      	negs	r0, r0
    44f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    44fa:	2030      	movs	r0, #48	; 0x30
    44fc:	18e1      	adds	r1, r4, r3
    44fe:	3143      	adds	r1, #67	; 0x43
    4500:	7008      	strb	r0, [r1, #0]
    4502:	0021      	movs	r1, r4
    4504:	1c5a      	adds	r2, r3, #1
    4506:	3145      	adds	r1, #69	; 0x45
    4508:	7809      	ldrb	r1, [r1, #0]
    450a:	18a2      	adds	r2, r4, r2
    450c:	3243      	adds	r2, #67	; 0x43
    450e:	3302      	adds	r3, #2
    4510:	7011      	strb	r1, [r2, #0]
    4512:	e7c1      	b.n	4498 <_printf_common+0x48>
    4514:	0022      	movs	r2, r4
    4516:	2301      	movs	r3, #1
    4518:	321a      	adds	r2, #26
    451a:	9901      	ldr	r1, [sp, #4]
    451c:	9800      	ldr	r0, [sp, #0]
    451e:	9e08      	ldr	r6, [sp, #32]
    4520:	47b0      	blx	r6
    4522:	1c43      	adds	r3, r0, #1
    4524:	d0e6      	beq.n	44f4 <_printf_common+0xa4>
    4526:	3701      	adds	r7, #1
    4528:	e7d1      	b.n	44ce <_printf_common+0x7e>
	...

0000452c <_printf_i>:
    452c:	b5f0      	push	{r4, r5, r6, r7, lr}
    452e:	b08b      	sub	sp, #44	; 0x2c
    4530:	9206      	str	r2, [sp, #24]
    4532:	000a      	movs	r2, r1
    4534:	3243      	adds	r2, #67	; 0x43
    4536:	9307      	str	r3, [sp, #28]
    4538:	9005      	str	r0, [sp, #20]
    453a:	9204      	str	r2, [sp, #16]
    453c:	7e0a      	ldrb	r2, [r1, #24]
    453e:	000c      	movs	r4, r1
    4540:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4542:	2a6e      	cmp	r2, #110	; 0x6e
    4544:	d100      	bne.n	4548 <_printf_i+0x1c>
    4546:	e08f      	b.n	4668 <_printf_i+0x13c>
    4548:	d817      	bhi.n	457a <_printf_i+0x4e>
    454a:	2a63      	cmp	r2, #99	; 0x63
    454c:	d02c      	beq.n	45a8 <_printf_i+0x7c>
    454e:	d808      	bhi.n	4562 <_printf_i+0x36>
    4550:	2a00      	cmp	r2, #0
    4552:	d100      	bne.n	4556 <_printf_i+0x2a>
    4554:	e099      	b.n	468a <_printf_i+0x15e>
    4556:	2a58      	cmp	r2, #88	; 0x58
    4558:	d054      	beq.n	4604 <_printf_i+0xd8>
    455a:	0026      	movs	r6, r4
    455c:	3642      	adds	r6, #66	; 0x42
    455e:	7032      	strb	r2, [r6, #0]
    4560:	e029      	b.n	45b6 <_printf_i+0x8a>
    4562:	2a64      	cmp	r2, #100	; 0x64
    4564:	d001      	beq.n	456a <_printf_i+0x3e>
    4566:	2a69      	cmp	r2, #105	; 0x69
    4568:	d1f7      	bne.n	455a <_printf_i+0x2e>
    456a:	6821      	ldr	r1, [r4, #0]
    456c:	681a      	ldr	r2, [r3, #0]
    456e:	0608      	lsls	r0, r1, #24
    4570:	d523      	bpl.n	45ba <_printf_i+0x8e>
    4572:	1d11      	adds	r1, r2, #4
    4574:	6019      	str	r1, [r3, #0]
    4576:	6815      	ldr	r5, [r2, #0]
    4578:	e025      	b.n	45c6 <_printf_i+0x9a>
    457a:	2a73      	cmp	r2, #115	; 0x73
    457c:	d100      	bne.n	4580 <_printf_i+0x54>
    457e:	e088      	b.n	4692 <_printf_i+0x166>
    4580:	d808      	bhi.n	4594 <_printf_i+0x68>
    4582:	2a6f      	cmp	r2, #111	; 0x6f
    4584:	d029      	beq.n	45da <_printf_i+0xae>
    4586:	2a70      	cmp	r2, #112	; 0x70
    4588:	d1e7      	bne.n	455a <_printf_i+0x2e>
    458a:	2220      	movs	r2, #32
    458c:	6809      	ldr	r1, [r1, #0]
    458e:	430a      	orrs	r2, r1
    4590:	6022      	str	r2, [r4, #0]
    4592:	e003      	b.n	459c <_printf_i+0x70>
    4594:	2a75      	cmp	r2, #117	; 0x75
    4596:	d020      	beq.n	45da <_printf_i+0xae>
    4598:	2a78      	cmp	r2, #120	; 0x78
    459a:	d1de      	bne.n	455a <_printf_i+0x2e>
    459c:	0022      	movs	r2, r4
    459e:	2178      	movs	r1, #120	; 0x78
    45a0:	3245      	adds	r2, #69	; 0x45
    45a2:	7011      	strb	r1, [r2, #0]
    45a4:	4a6c      	ldr	r2, [pc, #432]	; (4758 <_printf_i+0x22c>)
    45a6:	e030      	b.n	460a <_printf_i+0xde>
    45a8:	000e      	movs	r6, r1
    45aa:	681a      	ldr	r2, [r3, #0]
    45ac:	3642      	adds	r6, #66	; 0x42
    45ae:	1d11      	adds	r1, r2, #4
    45b0:	6019      	str	r1, [r3, #0]
    45b2:	6813      	ldr	r3, [r2, #0]
    45b4:	7033      	strb	r3, [r6, #0]
    45b6:	2301      	movs	r3, #1
    45b8:	e079      	b.n	46ae <_printf_i+0x182>
    45ba:	0649      	lsls	r1, r1, #25
    45bc:	d5d9      	bpl.n	4572 <_printf_i+0x46>
    45be:	1d11      	adds	r1, r2, #4
    45c0:	6019      	str	r1, [r3, #0]
    45c2:	2300      	movs	r3, #0
    45c4:	5ed5      	ldrsh	r5, [r2, r3]
    45c6:	2d00      	cmp	r5, #0
    45c8:	da03      	bge.n	45d2 <_printf_i+0xa6>
    45ca:	232d      	movs	r3, #45	; 0x2d
    45cc:	9a04      	ldr	r2, [sp, #16]
    45ce:	426d      	negs	r5, r5
    45d0:	7013      	strb	r3, [r2, #0]
    45d2:	4b62      	ldr	r3, [pc, #392]	; (475c <_printf_i+0x230>)
    45d4:	270a      	movs	r7, #10
    45d6:	9303      	str	r3, [sp, #12]
    45d8:	e02f      	b.n	463a <_printf_i+0x10e>
    45da:	6820      	ldr	r0, [r4, #0]
    45dc:	6819      	ldr	r1, [r3, #0]
    45de:	0605      	lsls	r5, r0, #24
    45e0:	d503      	bpl.n	45ea <_printf_i+0xbe>
    45e2:	1d08      	adds	r0, r1, #4
    45e4:	6018      	str	r0, [r3, #0]
    45e6:	680d      	ldr	r5, [r1, #0]
    45e8:	e005      	b.n	45f6 <_printf_i+0xca>
    45ea:	0640      	lsls	r0, r0, #25
    45ec:	d5f9      	bpl.n	45e2 <_printf_i+0xb6>
    45ee:	680d      	ldr	r5, [r1, #0]
    45f0:	1d08      	adds	r0, r1, #4
    45f2:	6018      	str	r0, [r3, #0]
    45f4:	b2ad      	uxth	r5, r5
    45f6:	4b59      	ldr	r3, [pc, #356]	; (475c <_printf_i+0x230>)
    45f8:	2708      	movs	r7, #8
    45fa:	9303      	str	r3, [sp, #12]
    45fc:	2a6f      	cmp	r2, #111	; 0x6f
    45fe:	d018      	beq.n	4632 <_printf_i+0x106>
    4600:	270a      	movs	r7, #10
    4602:	e016      	b.n	4632 <_printf_i+0x106>
    4604:	3145      	adds	r1, #69	; 0x45
    4606:	700a      	strb	r2, [r1, #0]
    4608:	4a54      	ldr	r2, [pc, #336]	; (475c <_printf_i+0x230>)
    460a:	9203      	str	r2, [sp, #12]
    460c:	681a      	ldr	r2, [r3, #0]
    460e:	6821      	ldr	r1, [r4, #0]
    4610:	1d10      	adds	r0, r2, #4
    4612:	6018      	str	r0, [r3, #0]
    4614:	6815      	ldr	r5, [r2, #0]
    4616:	0608      	lsls	r0, r1, #24
    4618:	d522      	bpl.n	4660 <_printf_i+0x134>
    461a:	07cb      	lsls	r3, r1, #31
    461c:	d502      	bpl.n	4624 <_printf_i+0xf8>
    461e:	2320      	movs	r3, #32
    4620:	4319      	orrs	r1, r3
    4622:	6021      	str	r1, [r4, #0]
    4624:	2710      	movs	r7, #16
    4626:	2d00      	cmp	r5, #0
    4628:	d103      	bne.n	4632 <_printf_i+0x106>
    462a:	2320      	movs	r3, #32
    462c:	6822      	ldr	r2, [r4, #0]
    462e:	439a      	bics	r2, r3
    4630:	6022      	str	r2, [r4, #0]
    4632:	0023      	movs	r3, r4
    4634:	2200      	movs	r2, #0
    4636:	3343      	adds	r3, #67	; 0x43
    4638:	701a      	strb	r2, [r3, #0]
    463a:	6863      	ldr	r3, [r4, #4]
    463c:	60a3      	str	r3, [r4, #8]
    463e:	2b00      	cmp	r3, #0
    4640:	db5c      	blt.n	46fc <_printf_i+0x1d0>
    4642:	2204      	movs	r2, #4
    4644:	6821      	ldr	r1, [r4, #0]
    4646:	4391      	bics	r1, r2
    4648:	6021      	str	r1, [r4, #0]
    464a:	2d00      	cmp	r5, #0
    464c:	d158      	bne.n	4700 <_printf_i+0x1d4>
    464e:	9e04      	ldr	r6, [sp, #16]
    4650:	2b00      	cmp	r3, #0
    4652:	d064      	beq.n	471e <_printf_i+0x1f2>
    4654:	0026      	movs	r6, r4
    4656:	9b03      	ldr	r3, [sp, #12]
    4658:	3642      	adds	r6, #66	; 0x42
    465a:	781b      	ldrb	r3, [r3, #0]
    465c:	7033      	strb	r3, [r6, #0]
    465e:	e05e      	b.n	471e <_printf_i+0x1f2>
    4660:	0648      	lsls	r0, r1, #25
    4662:	d5da      	bpl.n	461a <_printf_i+0xee>
    4664:	b2ad      	uxth	r5, r5
    4666:	e7d8      	b.n	461a <_printf_i+0xee>
    4668:	6809      	ldr	r1, [r1, #0]
    466a:	681a      	ldr	r2, [r3, #0]
    466c:	0608      	lsls	r0, r1, #24
    466e:	d505      	bpl.n	467c <_printf_i+0x150>
    4670:	1d11      	adds	r1, r2, #4
    4672:	6019      	str	r1, [r3, #0]
    4674:	6813      	ldr	r3, [r2, #0]
    4676:	6962      	ldr	r2, [r4, #20]
    4678:	601a      	str	r2, [r3, #0]
    467a:	e006      	b.n	468a <_printf_i+0x15e>
    467c:	0649      	lsls	r1, r1, #25
    467e:	d5f7      	bpl.n	4670 <_printf_i+0x144>
    4680:	1d11      	adds	r1, r2, #4
    4682:	6019      	str	r1, [r3, #0]
    4684:	6813      	ldr	r3, [r2, #0]
    4686:	8aa2      	ldrh	r2, [r4, #20]
    4688:	801a      	strh	r2, [r3, #0]
    468a:	2300      	movs	r3, #0
    468c:	9e04      	ldr	r6, [sp, #16]
    468e:	6123      	str	r3, [r4, #16]
    4690:	e054      	b.n	473c <_printf_i+0x210>
    4692:	681a      	ldr	r2, [r3, #0]
    4694:	1d11      	adds	r1, r2, #4
    4696:	6019      	str	r1, [r3, #0]
    4698:	6816      	ldr	r6, [r2, #0]
    469a:	2100      	movs	r1, #0
    469c:	6862      	ldr	r2, [r4, #4]
    469e:	0030      	movs	r0, r6
    46a0:	f000 f9e6 	bl	4a70 <memchr>
    46a4:	2800      	cmp	r0, #0
    46a6:	d001      	beq.n	46ac <_printf_i+0x180>
    46a8:	1b80      	subs	r0, r0, r6
    46aa:	6060      	str	r0, [r4, #4]
    46ac:	6863      	ldr	r3, [r4, #4]
    46ae:	6123      	str	r3, [r4, #16]
    46b0:	2300      	movs	r3, #0
    46b2:	9a04      	ldr	r2, [sp, #16]
    46b4:	7013      	strb	r3, [r2, #0]
    46b6:	e041      	b.n	473c <_printf_i+0x210>
    46b8:	6923      	ldr	r3, [r4, #16]
    46ba:	0032      	movs	r2, r6
    46bc:	9906      	ldr	r1, [sp, #24]
    46be:	9805      	ldr	r0, [sp, #20]
    46c0:	9d07      	ldr	r5, [sp, #28]
    46c2:	47a8      	blx	r5
    46c4:	1c43      	adds	r3, r0, #1
    46c6:	d043      	beq.n	4750 <_printf_i+0x224>
    46c8:	6823      	ldr	r3, [r4, #0]
    46ca:	2500      	movs	r5, #0
    46cc:	079b      	lsls	r3, r3, #30
    46ce:	d40f      	bmi.n	46f0 <_printf_i+0x1c4>
    46d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    46d2:	68e0      	ldr	r0, [r4, #12]
    46d4:	4298      	cmp	r0, r3
    46d6:	da3d      	bge.n	4754 <_printf_i+0x228>
    46d8:	0018      	movs	r0, r3
    46da:	e03b      	b.n	4754 <_printf_i+0x228>
    46dc:	0022      	movs	r2, r4
    46de:	2301      	movs	r3, #1
    46e0:	3219      	adds	r2, #25
    46e2:	9906      	ldr	r1, [sp, #24]
    46e4:	9805      	ldr	r0, [sp, #20]
    46e6:	9e07      	ldr	r6, [sp, #28]
    46e8:	47b0      	blx	r6
    46ea:	1c43      	adds	r3, r0, #1
    46ec:	d030      	beq.n	4750 <_printf_i+0x224>
    46ee:	3501      	adds	r5, #1
    46f0:	68e3      	ldr	r3, [r4, #12]
    46f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    46f4:	1a9b      	subs	r3, r3, r2
    46f6:	429d      	cmp	r5, r3
    46f8:	dbf0      	blt.n	46dc <_printf_i+0x1b0>
    46fa:	e7e9      	b.n	46d0 <_printf_i+0x1a4>
    46fc:	2d00      	cmp	r5, #0
    46fe:	d0a9      	beq.n	4654 <_printf_i+0x128>
    4700:	9e04      	ldr	r6, [sp, #16]
    4702:	0028      	movs	r0, r5
    4704:	0039      	movs	r1, r7
    4706:	f7fe ff8f 	bl	3628 <__aeabi_uidivmod>
    470a:	9b03      	ldr	r3, [sp, #12]
    470c:	3e01      	subs	r6, #1
    470e:	5c5b      	ldrb	r3, [r3, r1]
    4710:	0028      	movs	r0, r5
    4712:	7033      	strb	r3, [r6, #0]
    4714:	0039      	movs	r1, r7
    4716:	f7fe ff01 	bl	351c <__udivsi3>
    471a:	1e05      	subs	r5, r0, #0
    471c:	d1f1      	bne.n	4702 <_printf_i+0x1d6>
    471e:	2f08      	cmp	r7, #8
    4720:	d109      	bne.n	4736 <_printf_i+0x20a>
    4722:	6823      	ldr	r3, [r4, #0]
    4724:	07db      	lsls	r3, r3, #31
    4726:	d506      	bpl.n	4736 <_printf_i+0x20a>
    4728:	6863      	ldr	r3, [r4, #4]
    472a:	6922      	ldr	r2, [r4, #16]
    472c:	4293      	cmp	r3, r2
    472e:	dc02      	bgt.n	4736 <_printf_i+0x20a>
    4730:	2330      	movs	r3, #48	; 0x30
    4732:	3e01      	subs	r6, #1
    4734:	7033      	strb	r3, [r6, #0]
    4736:	9b04      	ldr	r3, [sp, #16]
    4738:	1b9b      	subs	r3, r3, r6
    473a:	6123      	str	r3, [r4, #16]
    473c:	9b07      	ldr	r3, [sp, #28]
    473e:	aa09      	add	r2, sp, #36	; 0x24
    4740:	9300      	str	r3, [sp, #0]
    4742:	0021      	movs	r1, r4
    4744:	9b06      	ldr	r3, [sp, #24]
    4746:	9805      	ldr	r0, [sp, #20]
    4748:	f7ff fe82 	bl	4450 <_printf_common>
    474c:	1c43      	adds	r3, r0, #1
    474e:	d1b3      	bne.n	46b8 <_printf_i+0x18c>
    4750:	2001      	movs	r0, #1
    4752:	4240      	negs	r0, r0
    4754:	b00b      	add	sp, #44	; 0x2c
    4756:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4758:	00004d4e 	.word	0x00004d4e
    475c:	00004d3d 	.word	0x00004d3d

00004760 <_sbrk_r>:
    4760:	2300      	movs	r3, #0
    4762:	b570      	push	{r4, r5, r6, lr}
    4764:	4c06      	ldr	r4, [pc, #24]	; (4780 <_sbrk_r+0x20>)
    4766:	0005      	movs	r5, r0
    4768:	0008      	movs	r0, r1
    476a:	6023      	str	r3, [r4, #0]
    476c:	f7fd ffea 	bl	2744 <_sbrk>
    4770:	1c43      	adds	r3, r0, #1
    4772:	d103      	bne.n	477c <_sbrk_r+0x1c>
    4774:	6823      	ldr	r3, [r4, #0]
    4776:	2b00      	cmp	r3, #0
    4778:	d000      	beq.n	477c <_sbrk_r+0x1c>
    477a:	602b      	str	r3, [r5, #0]
    477c:	bd70      	pop	{r4, r5, r6, pc}
    477e:	46c0      	nop			; (mov r8, r8)
    4780:	20000528 	.word	0x20000528

00004784 <__sread>:
    4784:	b570      	push	{r4, r5, r6, lr}
    4786:	000c      	movs	r4, r1
    4788:	250e      	movs	r5, #14
    478a:	5f49      	ldrsh	r1, [r1, r5]
    478c:	f000 f97e 	bl	4a8c <_read_r>
    4790:	2800      	cmp	r0, #0
    4792:	db03      	blt.n	479c <__sread+0x18>
    4794:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4796:	181b      	adds	r3, r3, r0
    4798:	6563      	str	r3, [r4, #84]	; 0x54
    479a:	bd70      	pop	{r4, r5, r6, pc}
    479c:	89a3      	ldrh	r3, [r4, #12]
    479e:	4a02      	ldr	r2, [pc, #8]	; (47a8 <__sread+0x24>)
    47a0:	4013      	ands	r3, r2
    47a2:	81a3      	strh	r3, [r4, #12]
    47a4:	e7f9      	b.n	479a <__sread+0x16>
    47a6:	46c0      	nop			; (mov r8, r8)
    47a8:	ffffefff 	.word	0xffffefff

000047ac <__swrite>:
    47ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47ae:	001f      	movs	r7, r3
    47b0:	898b      	ldrh	r3, [r1, #12]
    47b2:	0005      	movs	r5, r0
    47b4:	000c      	movs	r4, r1
    47b6:	0016      	movs	r6, r2
    47b8:	05db      	lsls	r3, r3, #23
    47ba:	d505      	bpl.n	47c8 <__swrite+0x1c>
    47bc:	230e      	movs	r3, #14
    47be:	5ec9      	ldrsh	r1, [r1, r3]
    47c0:	2200      	movs	r2, #0
    47c2:	2302      	movs	r3, #2
    47c4:	f000 f940 	bl	4a48 <_lseek_r>
    47c8:	89a3      	ldrh	r3, [r4, #12]
    47ca:	4a05      	ldr	r2, [pc, #20]	; (47e0 <__swrite+0x34>)
    47cc:	0028      	movs	r0, r5
    47ce:	4013      	ands	r3, r2
    47d0:	81a3      	strh	r3, [r4, #12]
    47d2:	0032      	movs	r2, r6
    47d4:	230e      	movs	r3, #14
    47d6:	5ee1      	ldrsh	r1, [r4, r3]
    47d8:	003b      	movs	r3, r7
    47da:	f000 f875 	bl	48c8 <_write_r>
    47de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    47e0:	ffffefff 	.word	0xffffefff

000047e4 <__sseek>:
    47e4:	b570      	push	{r4, r5, r6, lr}
    47e6:	000c      	movs	r4, r1
    47e8:	250e      	movs	r5, #14
    47ea:	5f49      	ldrsh	r1, [r1, r5]
    47ec:	f000 f92c 	bl	4a48 <_lseek_r>
    47f0:	89a3      	ldrh	r3, [r4, #12]
    47f2:	1c42      	adds	r2, r0, #1
    47f4:	d103      	bne.n	47fe <__sseek+0x1a>
    47f6:	4a05      	ldr	r2, [pc, #20]	; (480c <__sseek+0x28>)
    47f8:	4013      	ands	r3, r2
    47fa:	81a3      	strh	r3, [r4, #12]
    47fc:	bd70      	pop	{r4, r5, r6, pc}
    47fe:	2280      	movs	r2, #128	; 0x80
    4800:	0152      	lsls	r2, r2, #5
    4802:	4313      	orrs	r3, r2
    4804:	81a3      	strh	r3, [r4, #12]
    4806:	6560      	str	r0, [r4, #84]	; 0x54
    4808:	e7f8      	b.n	47fc <__sseek+0x18>
    480a:	46c0      	nop			; (mov r8, r8)
    480c:	ffffefff 	.word	0xffffefff

00004810 <__sclose>:
    4810:	b510      	push	{r4, lr}
    4812:	230e      	movs	r3, #14
    4814:	5ec9      	ldrsh	r1, [r1, r3]
    4816:	f000 f8e1 	bl	49dc <_close_r>
    481a:	bd10      	pop	{r4, pc}

0000481c <__swbuf_r>:
    481c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    481e:	0005      	movs	r5, r0
    4820:	000e      	movs	r6, r1
    4822:	0014      	movs	r4, r2
    4824:	2800      	cmp	r0, #0
    4826:	d004      	beq.n	4832 <__swbuf_r+0x16>
    4828:	6983      	ldr	r3, [r0, #24]
    482a:	2b00      	cmp	r3, #0
    482c:	d101      	bne.n	4832 <__swbuf_r+0x16>
    482e:	f7ff fb1d 	bl	3e6c <__sinit>
    4832:	4b22      	ldr	r3, [pc, #136]	; (48bc <__swbuf_r+0xa0>)
    4834:	429c      	cmp	r4, r3
    4836:	d12d      	bne.n	4894 <__swbuf_r+0x78>
    4838:	686c      	ldr	r4, [r5, #4]
    483a:	69a3      	ldr	r3, [r4, #24]
    483c:	60a3      	str	r3, [r4, #8]
    483e:	89a3      	ldrh	r3, [r4, #12]
    4840:	071b      	lsls	r3, r3, #28
    4842:	d531      	bpl.n	48a8 <__swbuf_r+0x8c>
    4844:	6923      	ldr	r3, [r4, #16]
    4846:	2b00      	cmp	r3, #0
    4848:	d02e      	beq.n	48a8 <__swbuf_r+0x8c>
    484a:	6823      	ldr	r3, [r4, #0]
    484c:	6922      	ldr	r2, [r4, #16]
    484e:	b2f7      	uxtb	r7, r6
    4850:	1a98      	subs	r0, r3, r2
    4852:	6963      	ldr	r3, [r4, #20]
    4854:	b2f6      	uxtb	r6, r6
    4856:	4298      	cmp	r0, r3
    4858:	db05      	blt.n	4866 <__swbuf_r+0x4a>
    485a:	0021      	movs	r1, r4
    485c:	0028      	movs	r0, r5
    485e:	f7ff fa97 	bl	3d90 <_fflush_r>
    4862:	2800      	cmp	r0, #0
    4864:	d126      	bne.n	48b4 <__swbuf_r+0x98>
    4866:	68a3      	ldr	r3, [r4, #8]
    4868:	3001      	adds	r0, #1
    486a:	3b01      	subs	r3, #1
    486c:	60a3      	str	r3, [r4, #8]
    486e:	6823      	ldr	r3, [r4, #0]
    4870:	1c5a      	adds	r2, r3, #1
    4872:	6022      	str	r2, [r4, #0]
    4874:	701f      	strb	r7, [r3, #0]
    4876:	6963      	ldr	r3, [r4, #20]
    4878:	4298      	cmp	r0, r3
    487a:	d004      	beq.n	4886 <__swbuf_r+0x6a>
    487c:	89a3      	ldrh	r3, [r4, #12]
    487e:	07db      	lsls	r3, r3, #31
    4880:	d51a      	bpl.n	48b8 <__swbuf_r+0x9c>
    4882:	2e0a      	cmp	r6, #10
    4884:	d118      	bne.n	48b8 <__swbuf_r+0x9c>
    4886:	0021      	movs	r1, r4
    4888:	0028      	movs	r0, r5
    488a:	f7ff fa81 	bl	3d90 <_fflush_r>
    488e:	2800      	cmp	r0, #0
    4890:	d012      	beq.n	48b8 <__swbuf_r+0x9c>
    4892:	e00f      	b.n	48b4 <__swbuf_r+0x98>
    4894:	4b0a      	ldr	r3, [pc, #40]	; (48c0 <__swbuf_r+0xa4>)
    4896:	429c      	cmp	r4, r3
    4898:	d101      	bne.n	489e <__swbuf_r+0x82>
    489a:	68ac      	ldr	r4, [r5, #8]
    489c:	e7cd      	b.n	483a <__swbuf_r+0x1e>
    489e:	4b09      	ldr	r3, [pc, #36]	; (48c4 <__swbuf_r+0xa8>)
    48a0:	429c      	cmp	r4, r3
    48a2:	d1ca      	bne.n	483a <__swbuf_r+0x1e>
    48a4:	68ec      	ldr	r4, [r5, #12]
    48a6:	e7c8      	b.n	483a <__swbuf_r+0x1e>
    48a8:	0021      	movs	r1, r4
    48aa:	0028      	movs	r0, r5
    48ac:	f000 f820 	bl	48f0 <__swsetup_r>
    48b0:	2800      	cmp	r0, #0
    48b2:	d0ca      	beq.n	484a <__swbuf_r+0x2e>
    48b4:	2601      	movs	r6, #1
    48b6:	4276      	negs	r6, r6
    48b8:	0030      	movs	r0, r6
    48ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48bc:	00004cec 	.word	0x00004cec
    48c0:	00004d0c 	.word	0x00004d0c
    48c4:	00004ccc 	.word	0x00004ccc

000048c8 <_write_r>:
    48c8:	b570      	push	{r4, r5, r6, lr}
    48ca:	0005      	movs	r5, r0
    48cc:	0008      	movs	r0, r1
    48ce:	0011      	movs	r1, r2
    48d0:	2200      	movs	r2, #0
    48d2:	4c06      	ldr	r4, [pc, #24]	; (48ec <_write_r+0x24>)
    48d4:	6022      	str	r2, [r4, #0]
    48d6:	001a      	movs	r2, r3
    48d8:	f7fd ff0c 	bl	26f4 <_write>
    48dc:	1c43      	adds	r3, r0, #1
    48de:	d103      	bne.n	48e8 <_write_r+0x20>
    48e0:	6823      	ldr	r3, [r4, #0]
    48e2:	2b00      	cmp	r3, #0
    48e4:	d000      	beq.n	48e8 <_write_r+0x20>
    48e6:	602b      	str	r3, [r5, #0]
    48e8:	bd70      	pop	{r4, r5, r6, pc}
    48ea:	46c0      	nop			; (mov r8, r8)
    48ec:	20000528 	.word	0x20000528

000048f0 <__swsetup_r>:
    48f0:	4b36      	ldr	r3, [pc, #216]	; (49cc <__swsetup_r+0xdc>)
    48f2:	b570      	push	{r4, r5, r6, lr}
    48f4:	681d      	ldr	r5, [r3, #0]
    48f6:	0006      	movs	r6, r0
    48f8:	000c      	movs	r4, r1
    48fa:	2d00      	cmp	r5, #0
    48fc:	d005      	beq.n	490a <__swsetup_r+0x1a>
    48fe:	69ab      	ldr	r3, [r5, #24]
    4900:	2b00      	cmp	r3, #0
    4902:	d102      	bne.n	490a <__swsetup_r+0x1a>
    4904:	0028      	movs	r0, r5
    4906:	f7ff fab1 	bl	3e6c <__sinit>
    490a:	4b31      	ldr	r3, [pc, #196]	; (49d0 <__swsetup_r+0xe0>)
    490c:	429c      	cmp	r4, r3
    490e:	d10f      	bne.n	4930 <__swsetup_r+0x40>
    4910:	686c      	ldr	r4, [r5, #4]
    4912:	230c      	movs	r3, #12
    4914:	5ee2      	ldrsh	r2, [r4, r3]
    4916:	b293      	uxth	r3, r2
    4918:	0719      	lsls	r1, r3, #28
    491a:	d42d      	bmi.n	4978 <__swsetup_r+0x88>
    491c:	06d9      	lsls	r1, r3, #27
    491e:	d411      	bmi.n	4944 <__swsetup_r+0x54>
    4920:	2309      	movs	r3, #9
    4922:	2001      	movs	r0, #1
    4924:	6033      	str	r3, [r6, #0]
    4926:	3337      	adds	r3, #55	; 0x37
    4928:	4313      	orrs	r3, r2
    492a:	81a3      	strh	r3, [r4, #12]
    492c:	4240      	negs	r0, r0
    492e:	bd70      	pop	{r4, r5, r6, pc}
    4930:	4b28      	ldr	r3, [pc, #160]	; (49d4 <__swsetup_r+0xe4>)
    4932:	429c      	cmp	r4, r3
    4934:	d101      	bne.n	493a <__swsetup_r+0x4a>
    4936:	68ac      	ldr	r4, [r5, #8]
    4938:	e7eb      	b.n	4912 <__swsetup_r+0x22>
    493a:	4b27      	ldr	r3, [pc, #156]	; (49d8 <__swsetup_r+0xe8>)
    493c:	429c      	cmp	r4, r3
    493e:	d1e8      	bne.n	4912 <__swsetup_r+0x22>
    4940:	68ec      	ldr	r4, [r5, #12]
    4942:	e7e6      	b.n	4912 <__swsetup_r+0x22>
    4944:	075b      	lsls	r3, r3, #29
    4946:	d513      	bpl.n	4970 <__swsetup_r+0x80>
    4948:	6b61      	ldr	r1, [r4, #52]	; 0x34
    494a:	2900      	cmp	r1, #0
    494c:	d008      	beq.n	4960 <__swsetup_r+0x70>
    494e:	0023      	movs	r3, r4
    4950:	3344      	adds	r3, #68	; 0x44
    4952:	4299      	cmp	r1, r3
    4954:	d002      	beq.n	495c <__swsetup_r+0x6c>
    4956:	0030      	movs	r0, r6
    4958:	f7ff fb8e 	bl	4078 <_free_r>
    495c:	2300      	movs	r3, #0
    495e:	6363      	str	r3, [r4, #52]	; 0x34
    4960:	2224      	movs	r2, #36	; 0x24
    4962:	89a3      	ldrh	r3, [r4, #12]
    4964:	4393      	bics	r3, r2
    4966:	81a3      	strh	r3, [r4, #12]
    4968:	2300      	movs	r3, #0
    496a:	6063      	str	r3, [r4, #4]
    496c:	6923      	ldr	r3, [r4, #16]
    496e:	6023      	str	r3, [r4, #0]
    4970:	2308      	movs	r3, #8
    4972:	89a2      	ldrh	r2, [r4, #12]
    4974:	4313      	orrs	r3, r2
    4976:	81a3      	strh	r3, [r4, #12]
    4978:	6923      	ldr	r3, [r4, #16]
    497a:	2b00      	cmp	r3, #0
    497c:	d10b      	bne.n	4996 <__swsetup_r+0xa6>
    497e:	21a0      	movs	r1, #160	; 0xa0
    4980:	2280      	movs	r2, #128	; 0x80
    4982:	89a3      	ldrh	r3, [r4, #12]
    4984:	0089      	lsls	r1, r1, #2
    4986:	0092      	lsls	r2, r2, #2
    4988:	400b      	ands	r3, r1
    498a:	4293      	cmp	r3, r2
    498c:	d003      	beq.n	4996 <__swsetup_r+0xa6>
    498e:	0021      	movs	r1, r4
    4990:	0030      	movs	r0, r6
    4992:	f7ff fb29 	bl	3fe8 <__smakebuf_r>
    4996:	2301      	movs	r3, #1
    4998:	89a2      	ldrh	r2, [r4, #12]
    499a:	4013      	ands	r3, r2
    499c:	d011      	beq.n	49c2 <__swsetup_r+0xd2>
    499e:	2300      	movs	r3, #0
    49a0:	60a3      	str	r3, [r4, #8]
    49a2:	6963      	ldr	r3, [r4, #20]
    49a4:	425b      	negs	r3, r3
    49a6:	61a3      	str	r3, [r4, #24]
    49a8:	2000      	movs	r0, #0
    49aa:	6923      	ldr	r3, [r4, #16]
    49ac:	4283      	cmp	r3, r0
    49ae:	d1be      	bne.n	492e <__swsetup_r+0x3e>
    49b0:	230c      	movs	r3, #12
    49b2:	5ee2      	ldrsh	r2, [r4, r3]
    49b4:	0613      	lsls	r3, r2, #24
    49b6:	d5ba      	bpl.n	492e <__swsetup_r+0x3e>
    49b8:	2340      	movs	r3, #64	; 0x40
    49ba:	4313      	orrs	r3, r2
    49bc:	81a3      	strh	r3, [r4, #12]
    49be:	3801      	subs	r0, #1
    49c0:	e7b5      	b.n	492e <__swsetup_r+0x3e>
    49c2:	0792      	lsls	r2, r2, #30
    49c4:	d400      	bmi.n	49c8 <__swsetup_r+0xd8>
    49c6:	6963      	ldr	r3, [r4, #20]
    49c8:	60a3      	str	r3, [r4, #8]
    49ca:	e7ed      	b.n	49a8 <__swsetup_r+0xb8>
    49cc:	20000030 	.word	0x20000030
    49d0:	00004cec 	.word	0x00004cec
    49d4:	00004d0c 	.word	0x00004d0c
    49d8:	00004ccc 	.word	0x00004ccc

000049dc <_close_r>:
    49dc:	2300      	movs	r3, #0
    49de:	b570      	push	{r4, r5, r6, lr}
    49e0:	4c06      	ldr	r4, [pc, #24]	; (49fc <_close_r+0x20>)
    49e2:	0005      	movs	r5, r0
    49e4:	0008      	movs	r0, r1
    49e6:	6023      	str	r3, [r4, #0]
    49e8:	f7fd febe 	bl	2768 <_close>
    49ec:	1c43      	adds	r3, r0, #1
    49ee:	d103      	bne.n	49f8 <_close_r+0x1c>
    49f0:	6823      	ldr	r3, [r4, #0]
    49f2:	2b00      	cmp	r3, #0
    49f4:	d000      	beq.n	49f8 <_close_r+0x1c>
    49f6:	602b      	str	r3, [r5, #0]
    49f8:	bd70      	pop	{r4, r5, r6, pc}
    49fa:	46c0      	nop			; (mov r8, r8)
    49fc:	20000528 	.word	0x20000528

00004a00 <_fstat_r>:
    4a00:	2300      	movs	r3, #0
    4a02:	b570      	push	{r4, r5, r6, lr}
    4a04:	4c06      	ldr	r4, [pc, #24]	; (4a20 <_fstat_r+0x20>)
    4a06:	0005      	movs	r5, r0
    4a08:	0008      	movs	r0, r1
    4a0a:	0011      	movs	r1, r2
    4a0c:	6023      	str	r3, [r4, #0]
    4a0e:	f7fd feae 	bl	276e <_fstat>
    4a12:	1c43      	adds	r3, r0, #1
    4a14:	d103      	bne.n	4a1e <_fstat_r+0x1e>
    4a16:	6823      	ldr	r3, [r4, #0]
    4a18:	2b00      	cmp	r3, #0
    4a1a:	d000      	beq.n	4a1e <_fstat_r+0x1e>
    4a1c:	602b      	str	r3, [r5, #0]
    4a1e:	bd70      	pop	{r4, r5, r6, pc}
    4a20:	20000528 	.word	0x20000528

00004a24 <_isatty_r>:
    4a24:	2300      	movs	r3, #0
    4a26:	b570      	push	{r4, r5, r6, lr}
    4a28:	4c06      	ldr	r4, [pc, #24]	; (4a44 <_isatty_r+0x20>)
    4a2a:	0005      	movs	r5, r0
    4a2c:	0008      	movs	r0, r1
    4a2e:	6023      	str	r3, [r4, #0]
    4a30:	f7fd fea2 	bl	2778 <_isatty>
    4a34:	1c43      	adds	r3, r0, #1
    4a36:	d103      	bne.n	4a40 <_isatty_r+0x1c>
    4a38:	6823      	ldr	r3, [r4, #0]
    4a3a:	2b00      	cmp	r3, #0
    4a3c:	d000      	beq.n	4a40 <_isatty_r+0x1c>
    4a3e:	602b      	str	r3, [r5, #0]
    4a40:	bd70      	pop	{r4, r5, r6, pc}
    4a42:	46c0      	nop			; (mov r8, r8)
    4a44:	20000528 	.word	0x20000528

00004a48 <_lseek_r>:
    4a48:	b570      	push	{r4, r5, r6, lr}
    4a4a:	0005      	movs	r5, r0
    4a4c:	0008      	movs	r0, r1
    4a4e:	0011      	movs	r1, r2
    4a50:	2200      	movs	r2, #0
    4a52:	4c06      	ldr	r4, [pc, #24]	; (4a6c <_lseek_r+0x24>)
    4a54:	6022      	str	r2, [r4, #0]
    4a56:	001a      	movs	r2, r3
    4a58:	f7fd fe90 	bl	277c <_lseek>
    4a5c:	1c43      	adds	r3, r0, #1
    4a5e:	d103      	bne.n	4a68 <_lseek_r+0x20>
    4a60:	6823      	ldr	r3, [r4, #0]
    4a62:	2b00      	cmp	r3, #0
    4a64:	d000      	beq.n	4a68 <_lseek_r+0x20>
    4a66:	602b      	str	r3, [r5, #0]
    4a68:	bd70      	pop	{r4, r5, r6, pc}
    4a6a:	46c0      	nop			; (mov r8, r8)
    4a6c:	20000528 	.word	0x20000528

00004a70 <memchr>:
    4a70:	b2c9      	uxtb	r1, r1
    4a72:	1882      	adds	r2, r0, r2
    4a74:	4290      	cmp	r0, r2
    4a76:	d101      	bne.n	4a7c <memchr+0xc>
    4a78:	2000      	movs	r0, #0
    4a7a:	4770      	bx	lr
    4a7c:	7803      	ldrb	r3, [r0, #0]
    4a7e:	428b      	cmp	r3, r1
    4a80:	d0fb      	beq.n	4a7a <memchr+0xa>
    4a82:	3001      	adds	r0, #1
    4a84:	e7f6      	b.n	4a74 <memchr+0x4>

00004a86 <__malloc_lock>:
    4a86:	4770      	bx	lr

00004a88 <__malloc_unlock>:
    4a88:	4770      	bx	lr
	...

00004a8c <_read_r>:
    4a8c:	b570      	push	{r4, r5, r6, lr}
    4a8e:	0005      	movs	r5, r0
    4a90:	0008      	movs	r0, r1
    4a92:	0011      	movs	r1, r2
    4a94:	2200      	movs	r2, #0
    4a96:	4c06      	ldr	r4, [pc, #24]	; (4ab0 <_read_r+0x24>)
    4a98:	6022      	str	r2, [r4, #0]
    4a9a:	001a      	movs	r2, r3
    4a9c:	f7fd fe08 	bl	26b0 <_read>
    4aa0:	1c43      	adds	r3, r0, #1
    4aa2:	d103      	bne.n	4aac <_read_r+0x20>
    4aa4:	6823      	ldr	r3, [r4, #0]
    4aa6:	2b00      	cmp	r3, #0
    4aa8:	d000      	beq.n	4aac <_read_r+0x20>
    4aaa:	602b      	str	r3, [r5, #0]
    4aac:	bd70      	pop	{r4, r5, r6, pc}
    4aae:	46c0      	nop			; (mov r8, r8)
    4ab0:	20000528 	.word	0x20000528
    4ab4:	000003f4 	.word	0x000003f4
    4ab8:	0000065c 	.word	0x0000065c
    4abc:	0000065c 	.word	0x0000065c
    4ac0:	0000065c 	.word	0x0000065c
    4ac4:	0000065c 	.word	0x0000065c
    4ac8:	0000065c 	.word	0x0000065c
    4acc:	0000065c 	.word	0x0000065c
    4ad0:	0000065c 	.word	0x0000065c
    4ad4:	0000065c 	.word	0x0000065c
    4ad8:	0000065c 	.word	0x0000065c
    4adc:	0000065c 	.word	0x0000065c
    4ae0:	0000065c 	.word	0x0000065c
    4ae4:	0000065c 	.word	0x0000065c
    4ae8:	0000065c 	.word	0x0000065c
    4aec:	0000065c 	.word	0x0000065c
    4af0:	0000065c 	.word	0x0000065c
    4af4:	000003dc 	.word	0x000003dc
    4af8:	0000065c 	.word	0x0000065c
    4afc:	0000065c 	.word	0x0000065c
    4b00:	0000065c 	.word	0x0000065c
    4b04:	0000065c 	.word	0x0000065c
    4b08:	0000065c 	.word	0x0000065c
    4b0c:	0000065c 	.word	0x0000065c
    4b10:	0000065c 	.word	0x0000065c
    4b14:	0000065c 	.word	0x0000065c
    4b18:	0000065c 	.word	0x0000065c
    4b1c:	0000065c 	.word	0x0000065c
    4b20:	0000065c 	.word	0x0000065c
    4b24:	0000065c 	.word	0x0000065c
    4b28:	0000065c 	.word	0x0000065c
    4b2c:	0000065c 	.word	0x0000065c
    4b30:	0000065c 	.word	0x0000065c
    4b34:	000003ec 	.word	0x000003ec
    4b38:	0000065c 	.word	0x0000065c
    4b3c:	0000065c 	.word	0x0000065c
    4b40:	0000065c 	.word	0x0000065c
    4b44:	0000065c 	.word	0x0000065c
    4b48:	0000065c 	.word	0x0000065c
    4b4c:	0000065c 	.word	0x0000065c
    4b50:	0000065c 	.word	0x0000065c
    4b54:	0000065c 	.word	0x0000065c
    4b58:	0000065c 	.word	0x0000065c
    4b5c:	0000065c 	.word	0x0000065c
    4b60:	0000065c 	.word	0x0000065c
    4b64:	0000065c 	.word	0x0000065c
    4b68:	0000065c 	.word	0x0000065c
    4b6c:	0000065c 	.word	0x0000065c
    4b70:	0000065c 	.word	0x0000065c
    4b74:	000003e4 	.word	0x000003e4
    4b78:	0000042c 	.word	0x0000042c
    4b7c:	000003c4 	.word	0x000003c4
    4b80:	000003d4 	.word	0x000003d4
    4b84:	000003cc 	.word	0x000003cc
    4b88:	00000002 	.word	0x00000002
    4b8c:	00000003 	.word	0x00000003
    4b90:	00000028 	.word	0x00000028
    4b94:	00000029 	.word	0x00000029
    4b98:	00000004 	.word	0x00000004
    4b9c:	00000005 	.word	0x00000005
    4ba0:	00000006 	.word	0x00000006
    4ba4:	00000007 	.word	0x00000007
    4ba8:	00000008 	.word	0x00000008
    4bac:	00000009 	.word	0x00000009
    4bb0:	0000000a 	.word	0x0000000a
    4bb4:	0000000b 	.word	0x0000000b
    4bb8:	00000020 	.word	0x00000020
    4bbc:	00000021 	.word	0x00000021
    4bc0:	00000022 	.word	0x00000022
    4bc4:	00000023 	.word	0x00000023
    4bc8:	00000028 	.word	0x00000028
    4bcc:	00000029 	.word	0x00000029
    4bd0:	00000024 	.word	0x00000024
    4bd4:	00000025 	.word	0x00000025
    4bd8:	00000026 	.word	0x00000026
    4bdc:	00000027 	.word	0x00000027
    4be0:	00000008 	.word	0x00000008
    4be4:	00000009 	.word	0x00000009

00004be8 <_adc_apbcmasks>:
    4be8:	00020000 00040000                       ........

00004bf0 <_adc_biascomp_addr>:
    4bf0:	00806020 00806020                        `.. `..

00004bf8 <_adc_biascomp_pos>:
    4bf8:	00000903                                ....

00004bfc <_adc_biasrefbuf_addr>:
    4bfc:	00806020 00806020                        `.. `..

00004c04 <_adc_biasrefbuf_pos>:
    4c04:	00000600                                ....

00004c08 <_adc_extchannel_msb>:
    4c08:	0000000b 0000000b                       ........

00004c10 <_adc_gclk_ids>:
    4c10:	00002221                                !"..

00004c14 <_tcc_intflag>:
    4c14:	00000001 00000002 00000004 00000008     ................
    4c24:	00001000 00002000 00004000 00008000     ..... ...@......
    4c34:	00010000 00020000 00040000 00080000     ................
    4c44:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    4c54:	42001400 42001800 00001f6a 00001f66     ...B...Bj...f...
    4c64:	00001f66 00001f98 00001f98 00001f82     f...............
    4c74:	00001f70 00001f88 0000215c 0000213c     p.......\!..<!..
    4c84:	0000213c 00002192 0000214e 0000216a     <!...!..N!..j!..
    4c94:	00002140 00002178                       @!..x!..

00004c9c <adc_interrupt_vectors.13786>:
    4c9c:	00001a19 76206425 61746c6f 25206567     ....%d voltage %
    4cac:	0a0d2064 00000000 63206425 65727275     d ......%d curre
    4cbc:	2520746e 0a0d2064 00000000              nt %d ......

00004cc8 <_global_impure_ptr>:
    4cc8:	20000034                                4.. 

00004ccc <__sf_fake_stderr>:
	...

00004cec <__sf_fake_stdin>:
	...

00004d0c <__sf_fake_stdout>:
	...
    4d2c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    4d3c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    4d4c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    4d5c:	00006665                                ef..

00004d60 <_init>:
    4d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d62:	46c0      	nop			; (mov r8, r8)
    4d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4d66:	bc08      	pop	{r3}
    4d68:	469e      	mov	lr, r3
    4d6a:	4770      	bx	lr

00004d6c <__init_array_start>:
    4d6c:	000000e5 	.word	0x000000e5

00004d70 <_fini>:
    4d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d72:	46c0      	nop			; (mov r8, r8)
    4d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4d76:	bc08      	pop	{r3}
    4d78:	469e      	mov	lr, r3
    4d7a:	4770      	bx	lr

00004d7c <__fini_array_start>:
    4d7c:	000000bd 	.word	0x000000bd
