<stg><name>kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP</name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="70" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache

]]></Node>
<StgValue><ssdm name="key_cache_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %zext_ln77_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
newFuncRoot:5 %tmp_30_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_30_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="62" op_0_bw="24">
<![CDATA[
newFuncRoot:6 %zext_ln77_1_cast = zext i24 %zext_ln77_1_read

]]></Node>
<StgValue><ssdm name="zext_ln77_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0">
<![CDATA[
newFuncRoot:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %key_cache, i1 1, void @p_str

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 256, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="70" op_0_bw="39">
<![CDATA[
newFuncRoot:9 %bound1432 = sext i39 %tmp_30_read

]]></Node>
<StgValue><ssdm name="bound1432"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="70" op_1_bw="70">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i70 0, i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln82 = store i64 0, i64 %t_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln83 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc66.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="70" op_0_bw="70" op_1_bw="0">
<![CDATA[
for.inc66.i.i.i.i:0 %indvar_flatten_load = load i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="70" op_0_bw="70" op_1_bw="70">
<![CDATA[
for.inc66.i.i.i.i:1 %add_ln82_2 = add i70 %indvar_flatten_load, i70 1

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="70" op_1_bw="70">
<![CDATA[
for.inc66.i.i.i.i:2 %icmp_ln82 = icmp_eq  i70 %indvar_flatten_load, i70 %bound1432

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66.i.i.i.i:3 %br_ln82 = br i1 %icmp_ln82, void %for.inc69.i.i.i.i, void %Q_LOAD.i.i.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="70" op_1_bw="70" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i.i:1 %store_ln82 = store i70 %add_ln82_2, i70 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i.i:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i.i:1 %t_1_load = load i64 %t_1

]]></Node>
<StgValue><ssdm name="t_1_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69.i.i.i.i:3 %icmp_ln83 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc69.i.i.i.i:4 %select_ln82 = select i1 %icmp_ln83, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i.i:5 %add_ln82_3 = add i64 %t_1_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc69.i.i.i.i:6 %select_ln82_1 = select i1 %icmp_ln83, i64 %add_ln82_3, i64 %t_1_load

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc69.i.i.i.i:7 %first_iter_0 = icmp_eq  i7 %select_ln82, i7 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="52" op_0_bw="64">
<![CDATA[
for.inc69.i.i.i.i:8 %trunc_ln82 = trunc i64 %select_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="62" op_0_bw="62" op_1_bw="52" op_2_bw="10">
<![CDATA[
for.inc69.i.i.i.i:9 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i52.i10, i52 %trunc_ln82, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="54" op_0_bw="64">
<![CDATA[
for.inc69.i.i.i.i:10 %trunc_ln82_1 = trunc i64 %select_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="62" op_0_bw="62" op_1_bw="54" op_2_bw="8">
<![CDATA[
for.inc69.i.i.i.i:11 %p_shl9 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i54.i8, i54 %trunc_ln82_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc69.i.i.i.i:12 %sub_ln82 = sub i62 %p_shl, i62 %p_shl9

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc69.i.i.i.i:13 %add_ln82 = add i62 %sub_ln82, i62 %zext_ln77_1_cast

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc69.i.i.i.i:19 %br_ln83 = br i1 %first_iter_0, void %for.inc66.split.i.i.i.i, void %for.first.iter.for.inc66.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="7">
<![CDATA[
for.inc66.split.i.i.i.i:0 %trunc_ln83 = trunc i7 %select_ln82

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66.split.i.i.i.i:5 %lshr_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln82, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:6 %trunc_ln85 = trunc i64 %select_ln82_1

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc66.split.i.i.i.i:17 %switch_ln85 = switch i3 %trunc_ln83, void %arrayidx65.case.7.i.i.i.i, i3 0, void %arrayidx65.case.0.i.i.i.i, i3 1, void %arrayidx65.case.1.i.i.i.i, i3 2, void %arrayidx65.case.2.i.i.i.i, i3 3, void %arrayidx65.case.3.i.i.i.i, i3 4, void %arrayidx65.case.4.i.i.i.i, i3 5, void %arrayidx65.case.5.i.i.i.i, i3 6, void %arrayidx65.case.6.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln85"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx65.exit.i.i.i.i:0 %add_ln83 = add i7 %select_ln82, i7 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i.i:2 %store_ln82 = store i64 %select_ln82_1, i64 %t_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i.i:3 %store_ln83 = store i7 %add_ln83, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.exit.i.i.i.i:4 %br_ln83 = br void %for.inc66.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc69.i.i.i.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_K_CACHE_VITIS_LOOP_83_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
for.inc69.i.i.i.i:14 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln82, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i.i:15 %add_ln82_1 = add i64 %shl_ln2, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc69.i.i.i.i:16 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="62">
<![CDATA[
for.inc69.i.i.i.i:17 %sext_ln83 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln83"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc69.i.i.i.i:18 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln83

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:0 %muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:1 %muxLogicAXIMBurst_to_empty = muxlogic i64 64

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:2 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem3_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc66.i.i.i.i:3 %br_ln83 = br void %for.inc66.split.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
Q_LOAD.i.i.i.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66.split.i.i.i.i:1 %specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln84"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32">
<![CDATA[
for.inc66.split.i.i.i.i:2 %muxLogicAXIMCE_to_gmem3_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem3_addr_read"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc66.split.i.i.i.i:3 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
for.inc66.split.i.i.i.i:4 %bitcast_ln85 = bitcast i32 %gmem3_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln85"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.inc66.split.i.i.i.i:7 %or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln85, i3 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
for.inc66.split.i.i.i.i:8 %zext_ln85 = zext i12 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:9 %k_cache_local_0_i_i_i_addr = getelementptr i32 %k_cache_local_0_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_0_i_i_i_addr"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:10 %k_cache_local_1_i_i_i_addr = getelementptr i32 %k_cache_local_1_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_1_i_i_i_addr"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:11 %k_cache_local_2_i_i_i_addr = getelementptr i32 %k_cache_local_2_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_2_i_i_i_addr"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:12 %k_cache_local_3_i_i_i_addr = getelementptr i32 %k_cache_local_3_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_3_i_i_i_addr"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:13 %k_cache_local_4_i_i_i_addr = getelementptr i32 %k_cache_local_4_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_4_i_i_i_addr"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:14 %k_cache_local_5_i_i_i_addr = getelementptr i32 %k_cache_local_5_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_5_i_i_i_addr"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:15 %k_cache_local_6_i_i_i_addr = getelementptr i32 %k_cache_local_6_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_6_i_i_i_addr"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split.i.i.i.i:16 %k_cache_local_7_i_i_i_addr = getelementptr i32 %k_cache_local_7_i_i_i, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="k_cache_local_7_i_i_i_addr"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.6.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.6.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_6_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.6.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_6_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.6.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.5.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.5.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_5_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.5.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_5_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.5.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.4.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.4.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_4_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.4.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_4_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.4.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.3.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.3.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_3_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.3.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_3_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.3.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.2.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.2.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_2_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.2.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_2_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.2.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.1.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.1.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_1_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.1.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_1_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.1.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.0.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.0.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_0_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.0.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_0_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.0.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32">
<![CDATA[
arrayidx65.case.7.i.i.i.i:0 %muxLogicRAMData_to_store_ln85 = muxlogic i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln85"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12">
<![CDATA[
arrayidx65.case.7.i.i.i.i:1 %muxLogicRAMAddr_to_store_ln85 = muxlogic i12 %k_cache_local_7_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln85"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx65.case.7.i.i.i.i:2 %store_ln85 = store i32 %bitcast_ln85, i12 %k_cache_local_7_i_i_i_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln83" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx65.case.7.i.i.i.i:3 %br_ln85 = br void %arrayidx65.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
