Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/DEEKSHITH/Desktop/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 820f0597714947de89a7672e413b9584 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fa_behav xil_defaultlib.fa -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ha [ha_default]
Compiling architecture beh of entity xil_defaultlib.fa
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fa_behav
