----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: %date%
-- Design Name: Wishbone intercon
-- Module Name: %iname%
-- Project Name: 
-- Target Devices:
-- Tool Versions:
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 1.00 - File Generated by wishbone intercon generator
-- https://github.com/sea212/vhdl_wishbone_intercon_generator
--
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL;

entity intercon is
    Port (  -- General intercon signals
            clk_i : in std_logic;
            rst_i : in std_logic;

            -- Wishbone Master
            %mname%_dat_i : out std_logic_vector(%mdbwidth% downto 0);
            %mname%_dat_o : in  std_logic_vector(%mdbwidth% downto 0);
            %mname%_ack_i : out std_logic;
            %mname%_adr_o : in  std_logic_vector(%madwidth% downto 0);
            %mname%_cyc_o : in  std_logic;
            %mname%_sel_o : in  std_logic_vector(%mselwidth% downto 0);
            %mname%_stb_o : in  std_logic;
            %mname%_we_o  : in  std_logic;%madditional%

            -- Wishbone Slaves
            %slaves%
        )
end intercon;

architecture Behavioral of intercon is

-- define required signals TODO
signal adr: std_logic_vector(%intabwidth% downto 0);
signal datm2s, dats2m: std_logic_vector(%intdbwidth% downto 0);
signal sel: std_logic_vector(%selwidth% downto 0);

-- define required 1-bit signals
signal we, stb, ack, cyc: std_logic;

-- define additional signals (err,rty,tga,tgc,tgd)
%additonalsignals%

begin
    -- interconnect
    interconnect : process (clk_i, rst_i)
    begin
        if (rising_edge(clk)) then
            if (rst_i = '1') then
                --reset
                stb <= 0;
                cyc <= 0;
            else
                -- address decoder (slave select)
                %address_decoder%

                -- interconnection
                %interconnection%
    end
end Behavioral;
