/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = ~(in_data[9] | celloutsig_0_8z);
  assign celloutsig_0_25z = ~(celloutsig_0_18z | celloutsig_0_9z);
  assign celloutsig_1_0z = ~in_data[99];
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_0z = in_data[76] | ~(in_data[8]);
  assign celloutsig_1_5z = celloutsig_1_3z | ~(celloutsig_1_1z[2]);
  assign celloutsig_1_6z = celloutsig_1_1z[0] | ~(celloutsig_1_0z);
  assign celloutsig_1_9z = celloutsig_1_1z[2] | ~(celloutsig_1_8z[1]);
  assign celloutsig_0_8z = celloutsig_0_0z | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_12z = celloutsig_0_10z | ~(celloutsig_0_8z);
  assign celloutsig_0_18z = celloutsig_0_17z[1] | ~(in_data[48]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z ^ celloutsig_0_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ celloutsig_0_2z);
  assign celloutsig_1_7z = { in_data[162:161], celloutsig_1_2z, celloutsig_1_2z } & { celloutsig_1_1z[5], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z } & { celloutsig_0_7z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_13z } & { celloutsig_0_23z[5:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_28z };
  assign celloutsig_1_1z = in_data[151:146] & in_data[191:186];
  assign celloutsig_1_17z = ! { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_9z = ! { in_data[26:18], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = ! in_data[157:140];
  assign celloutsig_0_13z = celloutsig_0_7z[2] & ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_29z = celloutsig_0_5z & ~(celloutsig_0_7z[1]);
  assign celloutsig_1_4z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = & { celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_28z = & { celloutsig_0_22z, celloutsig_0_10z, in_data[17:15] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[90] & celloutsig_0_4z;
  assign celloutsig_0_1z = | in_data[92:83];
  assign celloutsig_0_27z = | { celloutsig_0_22z, celloutsig_0_20z[5], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[75:74], celloutsig_0_3z, celloutsig_0_2z } << { in_data[76:74], celloutsig_0_2z };
  assign celloutsig_0_17z = in_data[23:17] << { in_data[89:84], celloutsig_0_6z };
  assign celloutsig_1_8z = { in_data[123:121], celloutsig_1_4z, celloutsig_1_2z } ~^ celloutsig_1_1z[4:0];
  assign celloutsig_1_19z = in_data[175:167] ~^ { celloutsig_1_14z[6:1], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_11z } ^ celloutsig_1_14z[6:4];
  assign celloutsig_0_15z = { in_data[14:9], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } ^ in_data[58:48];
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_21z[7:2], celloutsig_0_0z };
  assign { celloutsig_0_20z[4], celloutsig_0_20z[6:5], celloutsig_0_20z[3], celloutsig_0_20z[0], celloutsig_0_20z[2] } = { celloutsig_0_19z, celloutsig_0_7z[2:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } ~^ { in_data[72], in_data[74:73], in_data[71], celloutsig_0_0z, celloutsig_0_5z };
  assign { celloutsig_1_14z[1], celloutsig_1_14z[6:2], celloutsig_1_14z[8:7], celloutsig_1_14z[0] } = { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } ^ { celloutsig_1_7z[1], celloutsig_1_8z[0], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z[3:2], celloutsig_1_8z[2:1], celloutsig_1_7z[0] };
  assign { celloutsig_0_21z[4], celloutsig_0_21z[6:5], celloutsig_0_21z[3], celloutsig_0_21z[0], celloutsig_0_21z[2], celloutsig_0_21z[7] } = { celloutsig_0_20z[4], celloutsig_0_20z[6:5], celloutsig_0_20z[3], celloutsig_0_20z[0], celloutsig_0_20z[2], celloutsig_0_1z } ~^ { celloutsig_0_15z[6], celloutsig_0_15z[8:7], celloutsig_0_15z[5], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_15z[9] };
  assign celloutsig_0_20z[1] = 1'h1;
  assign celloutsig_0_21z[1] = celloutsig_0_0z;
  assign celloutsig_1_14z[10:9] = 2'h0;
  assign { out_data[130:128], out_data[104:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
