

================================================================
== Vivado HLS Report for 'datagdec'
================================================================
* Date:           Thu Feb 27 23:52:57 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        DataDecCPP
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.416|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   26|   26|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   24|   24|         3|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 0)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:62]   --->   Operation 6 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:63]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:64]   --->   Operation 8 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %din_V_data_V), !map !48"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_tlast), !map !52"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %control_V), !map !56"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %din_words_V_data_V), !map !60"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_words_V_tlast), !map !64"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout_words_V_data_V), !map !68"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dout_words_V_tlast), !map !72"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @datagdec_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:27]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %din_words_V_data_V, i1* %din_words_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:28]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %control_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:29]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %din_V_data_V, i1* %din_V_tlast, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:30]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %control_V, i32 0)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:62]   --->   Operation 21 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %din_words_V_data_V, i1* %din_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:63]   --->   Operation 22 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %dout_words_V_data_V, i1* %dout_words_V_tlast, i8 16, i1 true)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:64]   --->   Operation 23 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.65ns)   --->   "br label %0" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:65]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i2 = phi i4 [ 0, %arrayctor.loop1.preheader ], [ %i, %1 ]"   --->   Operation 25 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %i2, -8" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:65]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.79ns)   --->   "%i = add i4 %i2, 1" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:65]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:65]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.72ns)   --->   "%tmp_tlast = icmp ugt i4 %i2, 6" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:66]   --->   Operation 30 'icmp' 'tmp_tlast' <Predicate = (!exitcond)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %i2 to i64" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:69]   --->   Operation 31 'zext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [8 x i1]* @t, i64 0, i64 %tmp_3" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:69]   --->   Operation 32 'getelementptr' 't_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.23ns)   --->   "%t_load = load i1* %t_addr, align 1" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:69]   --->   Operation 33 'load' 't_load' <Predicate = (!exitcond)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 8> <ROM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:72]   --->   Operation 34 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 35 [1/2] (1.23ns)   --->   "%t_load = load i1* %t_addr, align 1" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:69]   --->   Operation 35 'load' 't_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 8> <ROM>
ST_4 : Operation 36 [1/1] (0.17ns)   --->   "%dat_data_V = select i1 %t_load, i128 -1, i128 0" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:69]   --->   Operation 36 'select' 'dat_data_V' <Predicate = true> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %dat_data_V, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:70]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P(i128* %din_V_data_V, i1* %din_V_tlast, i128 %dat_data_V, i1 %tmp_tlast)" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:70]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [/home/shubham/HLS_Exercises/DataDecCPP/DataDecCPP.h:65]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_words_V_tlast]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ t]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9  (specbitsmap      ) [ 000000]
StgValue_10 (specbitsmap      ) [ 000000]
StgValue_11 (specbitsmap      ) [ 000000]
StgValue_12 (specbitsmap      ) [ 000000]
StgValue_13 (specbitsmap      ) [ 000000]
StgValue_14 (specbitsmap      ) [ 000000]
StgValue_15 (specbitsmap      ) [ 000000]
StgValue_16 (spectopmodule    ) [ 000000]
StgValue_17 (specinterface    ) [ 000000]
StgValue_18 (specinterface    ) [ 000000]
StgValue_19 (specinterface    ) [ 000000]
StgValue_20 (specinterface    ) [ 000000]
StgValue_21 (write            ) [ 000000]
StgValue_22 (write            ) [ 000000]
StgValue_23 (write            ) [ 000000]
StgValue_24 (br               ) [ 001111]
i2          (phi              ) [ 000100]
exitcond    (icmp             ) [ 000111]
empty       (speclooptripcount) [ 000000]
i           (add              ) [ 001111]
StgValue_29 (br               ) [ 000000]
tmp_tlast   (icmp             ) [ 000011]
tmp_3       (zext             ) [ 000000]
t_addr      (getelementptr    ) [ 000010]
StgValue_34 (ret              ) [ 000000]
t_load      (load             ) [ 000000]
dat_data_V  (select           ) [ 000001]
StgValue_38 (write            ) [ 000000]
StgValue_39 (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_V_tlast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_words_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_words_V_tlast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dout_words_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dout_words_V_tlast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_words_V_tlast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="datagdec_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="6" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="128" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="1"/>
<pin id="100" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i2_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="1"/>
<pin id="119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i2_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_tlast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_tlast/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="dat_data_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dat_data_V/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_tlast_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tlast "/>
</bind>
</comp>

<comp id="173" class="1005" name="t_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="dat_data_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="1"/>
<pin id="180" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="dat_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="121" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="121" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="121" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="121" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="156"><net_src comp="111" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="94" pin=3"/></net>

<net id="166"><net_src comp="134" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="171"><net_src comp="140" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="176"><net_src comp="104" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="181"><net_src comp="151" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="94" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din_V_data_V | {5 }
	Port: din_V_tlast | {5 }
	Port: control_V | {2 }
	Port: din_words_V_data_V | {2 }
	Port: din_words_V_tlast | {2 }
	Port: dout_words_V_data_V | {2 }
	Port: dout_words_V_tlast | {2 }
 - Input state : 
	Port: datagdec : t | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond : 1
		i : 1
		StgValue_29 : 2
		tmp_tlast : 1
		tmp_3 : 1
		t_addr : 2
		t_load : 3
	State 4
		dat_data_V : 1
		StgValue_37 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  exitcond_fu_128  |    0    |    9    |
|          |  tmp_tlast_fu_140 |    0    |    9    |
|----------|-------------------|---------|---------|
|    add   |      i_fu_134     |    0    |    12   |
|----------|-------------------|---------|---------|
|  select  | dat_data_V_fu_151 |    0    |    2    |
|----------|-------------------|---------|---------|
|          |  grp_write_fu_62  |    0    |    0    |
|   write  |  grp_write_fu_70  |    0    |    0    |
|          |  grp_write_fu_82  |    0    |    0    |
|          |  grp_write_fu_94  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_3_fu_146   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    32   |
|----------|-------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    1   |    1   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|dat_data_V_reg_178|   128  |
|    i2_reg_117    |    4   |
|     i_reg_163    |    4   |
|  t_addr_reg_173  |    3   |
| tmp_tlast_reg_168|    1   |
+------------------+--------+
|       Total      |   140  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_94  |  p3  |   2  |  128 |   256  ||    9    |
| grp_access_fu_111 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   262  ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   32   |
|   Memory  |    0   |    -   |    1   |    1   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   141  |   51   |
+-----------+--------+--------+--------+--------+
