# Synospys Constraint Checker(syntax only), version maplat, Build 618R, built Mar 14 2013
# Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

# Written on Thu Jun 26 17:07:49 2014


##### DESIGN INFO #######################################################

Top View:                "USBAER_top_level"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                             Requested      Requested     Clock                                          Clock                
Clock                                             Frequency      Period        Type                                           Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
clockgen|CLKOP_inferred_clock                     113.7 MHz      8.793         inferred                                       Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI                       4.1 MHz        241.465       inferred                                       Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                          1000.0 MHz     1.000         inferred                                       Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO                          1.0 MHz        1000.000      inferred                                       Autoconstr_clkgroup_3
ADCStateMachine|StateColxDP_derived_clock[11]     4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
===================================================================================================================================================
