# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 13\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:14+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx7_hwreg.rst:11
msgid "hwreg"
msgstr "hwreg"

#: ../../../AMDGPU/gfx7_hwreg.rst:13
msgid "Bits of a hardware register being accessed."
msgstr "Bits d'un registre matériel auquel on est en train d'accéder."

#: ../../../AMDGPU/gfx7_hwreg.rst:15
msgid "The bits of this operand have the following meaning:"
msgstr "Les bits de cet opérande signifient :"

#: ../../../AMDGPU/gfx7_hwreg.rst:18
msgid "Bits"
msgstr "Bits"

#: ../../../AMDGPU/gfx7_hwreg.rst:18 ../../../AMDGPU/gfx7_hwreg.rst:31
#: ../../../AMDGPU/gfx7_hwreg.rst:45
msgid "Description"
msgstr "Description"

#: ../../../AMDGPU/gfx7_hwreg.rst:18
msgid "Value Range"
msgstr "Plage de valeurs"

#: ../../../AMDGPU/gfx7_hwreg.rst:20
msgid "5:0"
msgstr "5:0"

#: ../../../AMDGPU/gfx7_hwreg.rst:20
msgid "Register *id*."
msgstr "*ID* du registre."

#: ../../../AMDGPU/gfx7_hwreg.rst:20
msgid "0..63"
msgstr "0..63"

#: ../../../AMDGPU/gfx7_hwreg.rst:21
msgid "10:6"
msgstr "10:6"

#: ../../../AMDGPU/gfx7_hwreg.rst:21
msgid "First bit *offset*."
msgstr "Premier bit de *décalage*."

#: ../../../AMDGPU/gfx7_hwreg.rst:21
msgid "0..31"
msgstr "0..31"

#: ../../../AMDGPU/gfx7_hwreg.rst:22
msgid "15:11"
msgstr "15:11"

#: ../../../AMDGPU/gfx7_hwreg.rst:22
msgid "*Size* in bits."
msgstr "*Taille* en bits."

#: ../../../AMDGPU/gfx7_hwreg.rst:22
msgid "1..32"
msgstr "1..32"

#: ../../../AMDGPU/gfx7_hwreg.rst:25
msgid "This operand may be specified as one of the following:"
msgstr "Cet opérande peut prendre plusieurs formes :"

#: ../../../AMDGPU/gfx7_hwreg.rst:27
msgid ""
"An :ref:`integer_number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute_expression<amdgpu_synid_absolute_expression>`. The value must be "
"in the range 0..0xFFFF."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:28
msgid "An *hwreg* value described below."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:31
msgid "Hwreg Value Syntax"
msgstr "Syntaxe des valeurs *hwreg*"

#: ../../../AMDGPU/gfx7_hwreg.rst:33
msgid "hwreg({0..63})"
msgstr "hwreg({0..63})"

#: ../../../AMDGPU/gfx7_hwreg.rst:33
msgid "All bits of a register indicated by its *id*."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:34
msgid "hwreg(<*name*>)"
msgstr "hwreg(<*nom*>)"

#: ../../../AMDGPU/gfx7_hwreg.rst:34
msgid "All bits of a register indicated by its *name*."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:35
msgid "hwreg({0..63}, {0..31}, {1..32})"
msgstr "hwreg({0..63}, {0..31}, {1..32})"

#: ../../../AMDGPU/gfx7_hwreg.rst:35
msgid ""
"Register bits indicated by register *id*, first bit *offset* and *size*."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:36
msgid "hwreg(<*name*>, {0..31}, {1..32})"
msgstr "hwreg(<*nom*>, {0..31}, {1..32})"

#: ../../../AMDGPU/gfx7_hwreg.rst:36
msgid ""
"Register bits indicated by register *name*, first bit *offset* and *size*."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:39
msgid ""
"Numeric values may be specified as positive :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""
"Les valeurs numériques peuvent être renseignées sous la forme de :ref:"
"`nombre entiers<amdgpu_synid_integer_number>` positifs ou d':ref:"
"`expressions absolues<amdgpu_synid_absolute_expression>`."

#: ../../../AMDGPU/gfx7_hwreg.rst:42
msgid "Defined register *names* include:"
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:45
msgid "Name"
msgstr "Nom"

#: ../../../AMDGPU/gfx7_hwreg.rst:47
msgid "HW_REG_MODE"
msgstr "HW_REG_MODE"

#: ../../../AMDGPU/gfx7_hwreg.rst:47
msgid "Shader writeable mode bits."
msgstr ""

#: ../../../AMDGPU/gfx7_hwreg.rst:48
msgid "HW_REG_STATUS"
msgstr "HW_REG_STATUS"

#: ../../../AMDGPU/gfx7_hwreg.rst:48
msgid "Shader read-only status."
msgstr "Statut en lecture seule du nuanceur (*shader*)."

#: ../../../AMDGPU/gfx7_hwreg.rst:49
msgid "HW_REG_TRAPSTS"
msgstr "HW_REG_TRAPSTS"

#: ../../../AMDGPU/gfx7_hwreg.rst:49
msgid "Trap status."
msgstr "Statut du piège."

#: ../../../AMDGPU/gfx7_hwreg.rst:50
msgid "HW_REG_HW_ID"
msgstr "HW_REG_HW_ID"

#: ../../../AMDGPU/gfx7_hwreg.rst:50
msgid "Id of wave, simd, compute unit, etc."
msgstr "ID de la vague, simd, unité de calcul, etc."

#: ../../../AMDGPU/gfx7_hwreg.rst:51
msgid "HW_REG_GPR_ALLOC"
msgstr "HW_REG_GPR_ALLOC"

#: ../../../AMDGPU/gfx7_hwreg.rst:51
msgid "Per-wave SGPR and VGPR allocation."
msgstr "Allocation du SPGR et VGPR par vague."

#: ../../../AMDGPU/gfx7_hwreg.rst:52
msgid "HW_REG_LDS_ALLOC"
msgstr "HW_REG_LDS_ALLOC"

#: ../../../AMDGPU/gfx7_hwreg.rst:52
msgid "Per-wave LDS allocation."
msgstr "Allocation LDS par vague."

#: ../../../AMDGPU/gfx7_hwreg.rst:53
msgid "HW_REG_IB_STS"
msgstr "HW_REG_IB_STS"

#: ../../../AMDGPU/gfx7_hwreg.rst:53
msgid "Counters of outstanding instructions."
msgstr "Compteurs du nombre d'instructions en cours."

#: ../../../AMDGPU/gfx7_hwreg.rst:56
msgid "Examples:"
msgstr "Exemples :"
