// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/28/2022 13:48:06"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top2 (
	clock,
	rst,
	enable,
	button1_raw,
	switch_array,
	mode_switch,
	scaled_clk,
	bi_uart_rx,
	bo_uart_rx,
	bi_uart_tx,
	bo_uart_tx,
	display1_pin,
	display2_pin);
input 	clock;
input 	rst;
input 	enable;
input 	button1_raw;
input 	[7:0] switch_array;
input 	mode_switch;
output 	scaled_clk;
input 	bi_uart_rx;
input 	bo_uart_rx;
output 	bi_uart_tx;
output 	bo_uart_tx;
output 	[6:0] display1_pin;
output 	[6:0] display2_pin;

// Design Ports Information
// scaled_clk	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bi_uart_tx	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bo_uart_tx	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1_pin[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2_pin[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_switch	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button1_raw	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch_array[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bi_uart_rx	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bo_uart_rx	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \scaled_clk~output_o ;
wire \bi_uart_tx~output_o ;
wire \bo_uart_tx~output_o ;
wire \display1_pin[0]~output_o ;
wire \display1_pin[1]~output_o ;
wire \display1_pin[2]~output_o ;
wire \display1_pin[3]~output_o ;
wire \display1_pin[4]~output_o ;
wire \display1_pin[5]~output_o ;
wire \display1_pin[6]~output_o ;
wire \display2_pin[0]~output_o ;
wire \display2_pin[1]~output_o ;
wire \display2_pin[2]~output_o ;
wire \display2_pin[3]~output_o ;
wire \display2_pin[4]~output_o ;
wire \display2_pin[5]~output_o ;
wire \display2_pin[6]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \CLK_DIV|count[0]~32_combout ;
wire \CLK_DIV|count[24]~81 ;
wire \CLK_DIV|count[25]~82_combout ;
wire \enable~input_o ;
wire \CLK_DIV|count[25]~83 ;
wire \CLK_DIV|count[26]~84_combout ;
wire \CLK_DIV|count[26]~85 ;
wire \CLK_DIV|count[27]~86_combout ;
wire \CLK_DIV|count[27]~87 ;
wire \CLK_DIV|count[28]~88_combout ;
wire \CLK_DIV|count[28]~89 ;
wire \CLK_DIV|count[29]~90_combout ;
wire \CLK_DIV|count[29]~91 ;
wire \CLK_DIV|count[30]~92_combout ;
wire \CLK_DIV|count[30]~93 ;
wire \CLK_DIV|count[31]~94_combout ;
wire \CLK_DIV|LessThan0~0_combout ;
wire \CLK_DIV|LessThan0~1_combout ;
wire \CLK_DIV|LessThan0~3_combout ;
wire \CLK_DIV|LessThan0~2_combout ;
wire \CLK_DIV|LessThan0~4_combout ;
wire \CLK_DIV|LessThan0~9_combout ;
wire \CLK_DIV|count[0]~33 ;
wire \CLK_DIV|count[1]~34_combout ;
wire \CLK_DIV|count[1]~35 ;
wire \CLK_DIV|count[2]~36_combout ;
wire \CLK_DIV|count[2]~37 ;
wire \CLK_DIV|count[3]~38_combout ;
wire \CLK_DIV|count[3]~39 ;
wire \CLK_DIV|count[4]~40_combout ;
wire \CLK_DIV|count[4]~41 ;
wire \CLK_DIV|count[5]~42_combout ;
wire \CLK_DIV|count[5]~43 ;
wire \CLK_DIV|count[6]~44_combout ;
wire \CLK_DIV|count[6]~45 ;
wire \CLK_DIV|count[7]~46_combout ;
wire \CLK_DIV|count[7]~47 ;
wire \CLK_DIV|count[8]~48_combout ;
wire \CLK_DIV|count[8]~49 ;
wire \CLK_DIV|count[9]~50_combout ;
wire \CLK_DIV|count[9]~51 ;
wire \CLK_DIV|count[10]~52_combout ;
wire \CLK_DIV|count[10]~53 ;
wire \CLK_DIV|count[11]~54_combout ;
wire \CLK_DIV|count[11]~55 ;
wire \CLK_DIV|count[12]~56_combout ;
wire \CLK_DIV|count[12]~57 ;
wire \CLK_DIV|count[13]~58_combout ;
wire \CLK_DIV|count[13]~59 ;
wire \CLK_DIV|count[14]~60_combout ;
wire \CLK_DIV|count[14]~61 ;
wire \CLK_DIV|count[15]~62_combout ;
wire \CLK_DIV|count[15]~63 ;
wire \CLK_DIV|count[16]~64_combout ;
wire \CLK_DIV|count[16]~65 ;
wire \CLK_DIV|count[17]~66_combout ;
wire \CLK_DIV|count[17]~67 ;
wire \CLK_DIV|count[18]~68_combout ;
wire \CLK_DIV|count[18]~69 ;
wire \CLK_DIV|count[19]~70_combout ;
wire \CLK_DIV|count[19]~71 ;
wire \CLK_DIV|count[20]~72_combout ;
wire \CLK_DIV|count[20]~73 ;
wire \CLK_DIV|count[21]~74_combout ;
wire \CLK_DIV|count[21]~75 ;
wire \CLK_DIV|count[22]~76_combout ;
wire \CLK_DIV|count[22]~77 ;
wire \CLK_DIV|count[23]~78_combout ;
wire \CLK_DIV|count[23]~79 ;
wire \CLK_DIV|count[24]~80_combout ;
wire \CLK_DIV|LessThan0~6_combout ;
wire \CLK_DIV|LessThan0~7_combout ;
wire \CLK_DIV|LessThan0~5_combout ;
wire \CLK_DIV|LessThan0~8_combout ;
wire \CLK_DIV|clk~0_combout ;
wire \CLK_DIV|clk~q ;
wire \clk_uart~combout ;
wire \clk_uart~clkctrl_outclk ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ;
wire \rst~input_o ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~94 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ;
wire \INPUT_BRIDGE|BRIDGE|count[0]~34_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[0]~32_combout ;
wire \bi_uart_rx~input_o ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ;
wire \INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[0]~33 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[1]~34_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[1]~35 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[2]~36_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[2]~37 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[3]~38_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[3]~39 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[4]~40_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[4]~41 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[5]~42_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[5]~43 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[6]~44_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[6]~45 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[7]~46_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[7]~47 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[8]~48_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[8]~49 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[9]~50_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[9]~51 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[10]~52_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[10]~53 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[11]~54_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[11]~55 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[12]~56_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[12]~57 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[13]~58_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[13]~59 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[14]~60_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[14]~61 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[15]~62_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[15]~63 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[16]~64_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[16]~65 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[17]~66_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[17]~67 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[18]~68_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[18]~69 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[19]~70_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[19]~71 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[20]~72_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[20]~73 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[21]~74_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[21]~75 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[22]~76_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[22]~77 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[23]~78_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[23]~79 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[24]~80_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[24]~81 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[25]~82_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[25]~83 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[26]~84_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[26]~85 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[27]~86_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[27]~87 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[28]~88_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[28]~89 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[29]~90_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[29]~91 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[30]~92_combout ;
wire \INPUT_BRIDGE|BRIDGE|time_count[30]~93 ;
wire \INPUT_BRIDGE|BRIDGE|time_count[31]~94_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~8_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~9_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~3_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~2_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~4_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~5_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~6_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~7_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ;
wire \INPUT_BRIDGE|BRIDGE|Equal0~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ;
wire \INPUT_BRIDGE|BRIDGE|Equal0~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|Equal0~2_combout ;
wire \INPUT_BRIDGE|BRIDGE|Selector1~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|Selector1~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ;
wire \INPUT_BRIDGE|BRIDGE|Selector3~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ;
wire \INPUT_BRIDGE|BRIDGE|count[13]~32_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[13]~33_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[13]~98_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[0]~35 ;
wire \INPUT_BRIDGE|BRIDGE|count[1]~36_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[1]~37 ;
wire \INPUT_BRIDGE|BRIDGE|count[2]~38_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[2]~39 ;
wire \INPUT_BRIDGE|BRIDGE|count[3]~40_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[3]~41 ;
wire \INPUT_BRIDGE|BRIDGE|count[4]~42_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[4]~43 ;
wire \INPUT_BRIDGE|BRIDGE|count[5]~44_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[5]~45 ;
wire \INPUT_BRIDGE|BRIDGE|count[6]~46_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[6]~47 ;
wire \INPUT_BRIDGE|BRIDGE|count[7]~48_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[7]~49 ;
wire \INPUT_BRIDGE|BRIDGE|count[8]~50_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[8]~51 ;
wire \INPUT_BRIDGE|BRIDGE|count[9]~52_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[9]~53 ;
wire \INPUT_BRIDGE|BRIDGE|count[10]~54_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[10]~55 ;
wire \INPUT_BRIDGE|BRIDGE|count[11]~56_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[11]~57 ;
wire \INPUT_BRIDGE|BRIDGE|count[12]~58_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[12]~59 ;
wire \INPUT_BRIDGE|BRIDGE|count[13]~60_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[13]~61 ;
wire \INPUT_BRIDGE|BRIDGE|count[14]~62_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[14]~63 ;
wire \INPUT_BRIDGE|BRIDGE|count[15]~64_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[15]~65 ;
wire \INPUT_BRIDGE|BRIDGE|count[16]~66_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[16]~67 ;
wire \INPUT_BRIDGE|BRIDGE|count[17]~68_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[17]~69 ;
wire \INPUT_BRIDGE|BRIDGE|count[18]~70_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[18]~71 ;
wire \INPUT_BRIDGE|BRIDGE|count[19]~72_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[19]~73 ;
wire \INPUT_BRIDGE|BRIDGE|count[20]~74_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[20]~75 ;
wire \INPUT_BRIDGE|BRIDGE|count[21]~76_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[21]~77 ;
wire \INPUT_BRIDGE|BRIDGE|count[22]~78_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[22]~79 ;
wire \INPUT_BRIDGE|BRIDGE|count[23]~80_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[23]~81 ;
wire \INPUT_BRIDGE|BRIDGE|count[24]~82_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[24]~83 ;
wire \INPUT_BRIDGE|BRIDGE|count[25]~84_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[25]~85 ;
wire \INPUT_BRIDGE|BRIDGE|count[26]~86_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[26]~87 ;
wire \INPUT_BRIDGE|BRIDGE|count[27]~88_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[27]~89 ;
wire \INPUT_BRIDGE|BRIDGE|count[28]~90_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[28]~91 ;
wire \INPUT_BRIDGE|BRIDGE|count[29]~92_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[29]~93 ;
wire \INPUT_BRIDGE|BRIDGE|count[30]~94_combout ;
wire \INPUT_BRIDGE|BRIDGE|count[30]~95 ;
wire \INPUT_BRIDGE|BRIDGE|count[31]~96_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~7_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~8_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~6_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~5_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~9_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~3_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~2_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~4_combout ;
wire \INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ;
wire \INPUT_BRIDGE|BRIDGE|Selector2~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ;
wire \INPUT_BRIDGE|BRIDGE|Selector0~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|Selector0~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_state.000~q ;
wire \INPUT_BRIDGE|BRIDGE|Selector5~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|Selector5~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_send_sig~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34_combout ;
wire \INPUT_BRIDGE|BRIDGE|u_data_out[2]~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ;
wire \INPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32_combout ;
wire \CLK_DIV|clk~clkctrl_outclk ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ;
wire \BUS|Bus_Arbiter1|Selector4~0_combout ;
wire \BUS|Bus_Arbiter1|Selector4~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector3~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \trans_done~combout ;
wire \BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ;
wire \BUS|Bus_Arbiter1|previous_m1_grant~q ;
wire \BUS|Bus_Arbiter1|Selector7~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector14~2_combout ;
wire \BUS|Bus_Arbiter1|Selector8~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector14~3_combout ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~0_combout ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ;
wire \BUS|Bus_Arbiter1|previous_m2_grant~q ;
wire \BUS|Bus_Arbiter1|Selector15~0_combout ;
wire \BUS|Bus_Arbiter1|Selector16~0_combout ;
wire \BUS|Bus_Arbiter1|Selector15~1_combout ;
wire \BUS|Bus_Arbiter1|m2_grant~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ;
wire \BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector13~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_state~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_state~q ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_instruction~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector17~0_combout ;
wire \BUS|Bus_Arbiter1|Selector16~1_combout ;
wire \BUS|Bus_Arbiter1|Selector17~1_combout ;
wire \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ;
wire \BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~1_combout ;
wire \BUS|Bus_Arbiter1|Selector9~0_combout ;
wire \BUS|Bus_Arbiter1|Selector9~1_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~5_combout ;
wire \BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ;
wire \BUS|Bus_Arbiter1|Selector12~0_combout ;
wire \BUS|Bus_mux1|m2_rx_data~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ;
wire \BUS|Bus_mux1|m1_rx_data~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \INCREMENT|SLAVE_PORT|always0~0_combout ;
wire \INCREMENT|SLAVE_PORT|always0~1_combout ;
wire \INCREMENT|SLAVE_PORT|always0~2_combout ;
wire \INCREMENT|SLAVE_PORT|Selector1~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ;
wire \INCREMENT|SLAVE_PORT|Selector5~0_combout ;
wire \INCREMENT|SLAVE_PORT|Selector3~0_combout ;
wire \INCREMENT|SLAVE_PORT|state.VALID~q ;
wire \INCREMENT|SLAVE_PORT|Selector1~1_combout ;
wire \INCREMENT|SLAVE_PORT|state.001~q ;
wire \INCREMENT|SLAVE_PORT|Selector0~0_combout ;
wire \INCREMENT|SLAVE_PORT|Selector2~0_combout ;
wire \INCREMENT|SLAVE_PORT|state.SPLIT~q ;
wire \INCREMENT|SLAVE_PORT|Selector0~1_combout ;
wire \INCREMENT|SLAVE_PORT|slave_valid~q ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ;
wire \mode_switch~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ;
wire \button1_raw~input_o ;
wire \INCREMENT|inc1|Selector10~4_combout ;
wire \INCREMENT|inc1|always0~0_combout ;
wire \INCREMENT|inc1|Selector10~6_combout ;
wire \INCREMENT|inc1|Selector8~1_combout ;
wire \INCREMENT|inc1|inc_state.00~q ;
wire \INCREMENT|inc1|Selector10~3_combout ;
wire \INCREMENT|inc1|Selector9~0_combout ;
wire \INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ;
wire \INCREMENT|inc1|Selector8~0_combout ;
wire \INCREMENT|inc1|delay_counter[0]~7_combout ;
wire \INCREMENT|inc1|output_data[3]~11_combout ;
wire \INCREMENT|inc1|delay_counter[4]~9_combout ;
wire \INCREMENT|inc1|delay_counter[0]~8 ;
wire \INCREMENT|inc1|delay_counter[1]~10_combout ;
wire \INCREMENT|inc1|delay_counter[1]~11 ;
wire \INCREMENT|inc1|delay_counter[2]~12_combout ;
wire \INCREMENT|inc1|delay_counter[2]~13 ;
wire \INCREMENT|inc1|delay_counter[3]~14_combout ;
wire \INCREMENT|inc1|delay_counter[3]~15 ;
wire \INCREMENT|inc1|delay_counter[4]~16_combout ;
wire \INCREMENT|inc1|delay_counter[4]~17 ;
wire \INCREMENT|inc1|delay_counter[5]~18_combout ;
wire \INCREMENT|inc1|Equal0~0_combout ;
wire \INCREMENT|inc1|delay_counter[4]~6_combout ;
wire \INCREMENT|inc1|Selector10~5_combout ;
wire \INCREMENT|inc1|Selector10~7_combout ;
wire \INCREMENT|inc1|inc_state.DATA_SEND~q ;
wire \INCREMENT|inc1|Selector17~0_combout ;
wire \INCREMENT|inc1|Selector17~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~119 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~2_combout ;
wire \BUS|Bus_Arbiter1|Selector6~0_combout ;
wire \BUS|Bus_Arbiter1|slave_sel[0]~4_combout ;
wire \BUS|Bus_Arbiter1|m2_grant~0_combout ;
wire \BUS|Bus_Arbiter1|m1_grant~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|state.001~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|split_en~q ;
wire \INCREMENT|SLAVE_PORT|Selector5~1_combout ;
wire \INCREMENT|SLAVE_PORT|split_en~q ;
wire \BUS|Bus_Arbiter1|comb~0_combout ;
wire \BUS|Bus_Arbiter1|Selector5~0_combout ;
wire \BUS|Bus_Arbiter1|Selector5~1_combout ;
wire \BUS|Bus_Arbiter1|Selector5~2_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector2~0_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.000~q ;
wire \BUS|Bus_Arbiter1|Selector10~0_combout ;
wire \BUS|Bus_Arbiter1|Selector10~1_combout ;
wire \BUS|Bus_Arbiter1|Selector10~2_combout ;
wire \BUS|Bus_Arbiter1|Selector10~3_combout ;
wire \BUS|Bus_Arbiter1|arbiter_busy~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|arbiter_state~15_combout ;
wire \BUS|Bus_Arbiter1|Selector11~3_combout ;
wire \BUS|Bus_Arbiter1|Selector11~1_combout ;
wire \BUS|Bus_Arbiter1|Selector11~4_combout ;
wire \BUS|Bus_Arbiter1|Selector11~5_combout ;
wire \BUS|Bus_Arbiter1|Selector11~2_combout ;
wire \BUS|Bus_Arbiter1|Selector11~6_combout ;
wire \BUS|Bus_Arbiter1|bus_busy~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr2~q ;
wire \BUS|Bus_Arbiter1|Selector0~0_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.00~q ;
wire \BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ;
wire \BUS|Bus_Arbiter1|slave_addr_state.addr1~q ;
wire \BUS|Bus_Arbiter1|Selector1~0_combout ;
wire \BUS|Bus_Arbiter1|slave_sel_done~q ;
wire \BUS|Bus_Arbiter1|Selector6~1_combout ;
wire \BUS|Bus_Arbiter1|Selector6~2_combout ;
wire \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ;
wire \BUS|Bus_Arbiter1|Selector11~0_combout ;
wire \BUS|Bus_Arbiter1|Selector16~2_combout ;
wire \BUS|Bus_Arbiter1|Selector16~3_combout ;
wire \BUS|Bus_mux1|m1_rx_data~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ;
wire \OUTPUT_BRIDGE|BRIDGE|count[0]~33_combout ;
wire \bo_uart_rx~input_o ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[30]~97_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector2~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector0~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector0~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector0~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state.000~q ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[30]~98_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[0]~34_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[1]~36_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[1]~37 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[2]~38_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[3]~40_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[3]~41 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[4]~42_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[5]~44_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[5]~45 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[6]~46_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[7]~48_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[7]~49 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[8]~50_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[9]~52_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[9]~53 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~54_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[11]~56_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[11]~57 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[12]~58_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[13]~60_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[13]~61 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[14]~62_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[15]~64_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[15]~65 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[16]~66_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[17]~68_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[17]~69 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[18]~70_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[19]~72_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[19]~73 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[20]~74_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[21]~76_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[21]~77 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[22]~78_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[23]~80_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[23]~81 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[24]~82_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[25]~84_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[25]~85 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[26]~86_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[27]~88_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[27]~89 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[28]~90_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[29]~92_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[29]~93 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[30]~94_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~8_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~9_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[30]~95 ;
wire \OUTPUT_BRIDGE|BRIDGE|time_count[31]~96_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~6_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~5_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~7_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~3_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~4_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count~32_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[0]~34 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[1]~35_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[1]~36 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[2]~37_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[2]~38 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[3]~39_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[3]~40 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[4]~41_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[4]~42 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[5]~43_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[5]~44 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[6]~45_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[6]~46 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[7]~47_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[7]~48 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[8]~49_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[8]~50 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[9]~51_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[9]~52 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[10]~53_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[10]~54 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[11]~55_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[11]~56 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[12]~57_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[12]~58 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[13]~59_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[13]~60 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[14]~61_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[14]~62 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[15]~63_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[15]~64 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[16]~65_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[16]~66 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[17]~67_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[17]~68 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[18]~69_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[18]~70 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[19]~71_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[19]~72 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[20]~73_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[20]~74 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[21]~75_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[21]~76 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[22]~77_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[22]~78 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[23]~79_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[23]~80 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[24]~81_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[24]~82 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[25]~83_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[25]~84 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[26]~85_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[26]~86 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[27]~87_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[27]~88 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[28]~89_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[28]~90 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[29]~91_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[29]~92 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[30]~93_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|count[30]~94 ;
wire \OUTPUT_BRIDGE|BRIDGE|count[31]~95_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~5_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~6_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~7_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~8_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~9_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~3_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~4_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector1~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector1~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector1~3_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector3~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state~11_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector4~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector5~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|Selector5~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ;
wire \INCREMENT|inc1|output_data[0]~8_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder_combout ;
wire \INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ;
wire \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|s1_rx_data~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ;
wire \switch_array[0]~input_o ;
wire \INCREMENT|inc1|Selector7~0_combout ;
wire \INCREMENT|inc1|output_data[3]~10_combout ;
wire \INCREMENT|inc1|output_data[3]~12_combout ;
wire \INCREMENT|inc1|output_data[0]~9 ;
wire \INCREMENT|inc1|output_data[1]~13_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4_combout ;
wire \switch_array[1]~input_o ;
wire \INCREMENT|inc1|Selector6~0_combout ;
wire \INCREMENT|inc1|data_to_master[1]~feeder_combout ;
wire \INCREMENT|inc1|data_to_master[7]~0_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder_combout ;
wire \INCREMENT|inc1|data_to_master[0]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ;
wire \INCREMENT|inc1|output_data[1]~14 ;
wire \INCREMENT|inc1|output_data[2]~15_combout ;
wire \switch_array[2]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ;
wire \INCREMENT|inc1|Selector5~0_combout ;
wire \INCREMENT|inc1|output_data[2]~16 ;
wire \INCREMENT|inc1|output_data[3]~17_combout ;
wire \switch_array[3]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2_combout ;
wire \INCREMENT|inc1|Selector4~0_combout ;
wire \INCREMENT|inc1|data_to_master[3]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder_combout ;
wire \INCREMENT|inc1|data_to_master[2]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ;
wire \INCREMENT|inc1|output_data[3]~18 ;
wire \INCREMENT|inc1|output_data[4]~19_combout ;
wire \switch_array[4]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ;
wire \INCREMENT|inc1|Selector3~0_combout ;
wire \INCREMENT|inc1|output_data[4]~20 ;
wire \INCREMENT|inc1|output_data[5]~21_combout ;
wire \switch_array[5]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8_combout ;
wire \INCREMENT|inc1|Selector2~0_combout ;
wire \INCREMENT|inc1|output_data[5]~22 ;
wire \INCREMENT|inc1|output_data[6]~23_combout ;
wire \switch_array[6]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ;
wire \INCREMENT|inc1|Selector1~0_combout ;
wire \INCREMENT|inc1|data_to_master[6]~feeder_combout ;
wire \INCREMENT|inc1|data_to_master[4]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ;
wire \INCREMENT|inc1|data_to_master[5]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder_combout ;
wire \INCREMENT|inc1|output_data[6]~24 ;
wire \INCREMENT|inc1|output_data[7]~25_combout ;
wire \switch_array[7]~input_o ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ;
wire \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ;
wire \INCREMENT|inc1|Selector0~0_combout ;
wire \INCREMENT|inc1|data_to_master[7]~feeder_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ;
wire \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ;
wire \BUS|Bus_mux1|s2_rx_data~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~4_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~7_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~5_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~6_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~2_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~0_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ;
wire \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4_combout ;
wire \OUTPUT_BRIDGE|BRIDGE|u_data_out~3_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1_combout ;
wire \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5_combout ;
wire \INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5_combout ;
wire \INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6_combout ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m2_slave ;
wire [7:0] \INCREMENT|inc1|output_data ;
wire [31:0] \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count ;
wire [31:0] \CLK_DIV|count ;
wire [31:0] \INPUT_BRIDGE|BRIDGE|count ;
wire [31:0] \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [31:0] \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count ;
wire [31:0] \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count ;
wire [31:0] \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count ;
wire [1:0] \BUS|Bus_Arbiter1|previous_slave_sel ;
wire [5:0] \INCREMENT|inc1|delay_counter ;
wire [31:0] \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count ;
wire [11:0] \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter ;
wire [31:0] \INPUT_BRIDGE|BRIDGE|time_count ;
wire [7:0] \OUTPUT_BRIDGE|UART_PORT|UART_RX|data ;
wire [31:0] \OUTPUT_BRIDGE|BRIDGE|count ;
wire [31:0] \OUTPUT_BRIDGE|BRIDGE|time_count ;
wire [7:0] \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [31:0] \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count ;
wire [31:0] \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count ;
wire [11:0] \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter ;
wire [1:0] \INPUT_BRIDGE|BRIDGE|m_instruction ;
wire [31:0] \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 ;
wire [31:0] \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count ;
wire [31:0] \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 ;
wire [31:0] \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count ;
wire [7:0] \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data ;
wire [7:0] \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data ;
wire [7:0] \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data ;
wire [7:0] \INPUT_BRIDGE|BRIDGE|u_data_out ;
wire [7:0] \OUTPUT_BRIDGE|BRIDGE|u_data_out ;
wire [1:0] \BUS|Bus_Arbiter1|bus_grant ;
wire [1:0] \BUS|Bus_Arbiter1|slave_sel ;
wire [3:0] \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [3:0] \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [7:0] \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data ;
wire [7:0] \INPUT_BRIDGE|UART_PORT|UART_RX|data ;
wire [7:0] \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data ;
wire [7:0] \INCREMENT|inc1|data_to_master ;
wire [1:0] \BUS|Bus_Arbiter1|previous_grant ;
wire [1:0] \INCREMENT|inc1|m_instruction ;
wire [1:0] \BUS|Bus_Arbiter1|rx_m1_slave ;
wire [3:0] \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter ;
wire [7:0] \INPUT_BRIDGE|BRIDGE|m_data_out ;
wire [3:0] \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter ;
wire [3:0] \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;
wire [3:0] \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \scaled_clk~output (
	.i(\CLK_DIV|clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scaled_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \scaled_clk~output .bus_hold = "false";
defparam \scaled_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \bi_uart_tx~output (
	.i(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bi_uart_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \bi_uart_tx~output .bus_hold = "false";
defparam \bi_uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \bo_uart_tx~output (
	.i(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bo_uart_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \bo_uart_tx~output .bus_hold = "false";
defparam \bo_uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \display1_pin[0]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[0]~output .bus_hold = "false";
defparam \display1_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \display1_pin[1]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[1]~output .bus_hold = "false";
defparam \display1_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \display1_pin[2]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[2]~output .bus_hold = "false";
defparam \display1_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \display1_pin[3]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[3]~output .bus_hold = "false";
defparam \display1_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \display1_pin[4]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[4]~output .bus_hold = "false";
defparam \display1_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \display1_pin[5]~output (
	.i(\INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[5]~output .bus_hold = "false";
defparam \display1_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \display1_pin[6]~output (
	.i(!\INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1_pin[6]~output .bus_hold = "false";
defparam \display1_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display2_pin[0]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[0]~output .bus_hold = "false";
defparam \display2_pin[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \display2_pin[1]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[1]~output .bus_hold = "false";
defparam \display2_pin[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \display2_pin[2]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[2]~output .bus_hold = "false";
defparam \display2_pin[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \display2_pin[3]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[3]~output .bus_hold = "false";
defparam \display2_pin[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \display2_pin[4]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[4]~output .bus_hold = "false";
defparam \display2_pin[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \display2_pin[5]~output (
	.i(\INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[5]~output .bus_hold = "false";
defparam \display2_pin[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \display2_pin[6]~output (
	.i(!\INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2_pin[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2_pin[6]~output .bus_hold = "false";
defparam \display2_pin[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \CLK_DIV|count[0]~32 (
// Equation(s):
// \CLK_DIV|count[0]~32_combout  = \CLK_DIV|count [0] $ (VCC)
// \CLK_DIV|count[0]~33  = CARRY(\CLK_DIV|count [0])

	.dataa(gnd),
	.datab(\CLK_DIV|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CLK_DIV|count[0]~32_combout ),
	.cout(\CLK_DIV|count[0]~33 ));
// synopsys translate_off
defparam \CLK_DIV|count[0]~32 .lut_mask = 16'h33CC;
defparam \CLK_DIV|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \CLK_DIV|count[24]~80 (
// Equation(s):
// \CLK_DIV|count[24]~80_combout  = (\CLK_DIV|count [24] & (\CLK_DIV|count[23]~79  $ (GND))) # (!\CLK_DIV|count [24] & (!\CLK_DIV|count[23]~79  & VCC))
// \CLK_DIV|count[24]~81  = CARRY((\CLK_DIV|count [24] & !\CLK_DIV|count[23]~79 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[23]~79 ),
	.combout(\CLK_DIV|count[24]~80_combout ),
	.cout(\CLK_DIV|count[24]~81 ));
// synopsys translate_off
defparam \CLK_DIV|count[24]~80 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \CLK_DIV|count[25]~82 (
// Equation(s):
// \CLK_DIV|count[25]~82_combout  = (\CLK_DIV|count [25] & (!\CLK_DIV|count[24]~81 )) # (!\CLK_DIV|count [25] & ((\CLK_DIV|count[24]~81 ) # (GND)))
// \CLK_DIV|count[25]~83  = CARRY((!\CLK_DIV|count[24]~81 ) # (!\CLK_DIV|count [25]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[24]~81 ),
	.combout(\CLK_DIV|count[25]~82_combout ),
	.cout(\CLK_DIV|count[25]~83 ));
// synopsys translate_off
defparam \CLK_DIV|count[25]~82 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \CLK_DIV|count[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[25] .is_wysiwyg = "true";
defparam \CLK_DIV|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \CLK_DIV|count[26]~84 (
// Equation(s):
// \CLK_DIV|count[26]~84_combout  = (\CLK_DIV|count [26] & (\CLK_DIV|count[25]~83  $ (GND))) # (!\CLK_DIV|count [26] & (!\CLK_DIV|count[25]~83  & VCC))
// \CLK_DIV|count[26]~85  = CARRY((\CLK_DIV|count [26] & !\CLK_DIV|count[25]~83 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[25]~83 ),
	.combout(\CLK_DIV|count[26]~84_combout ),
	.cout(\CLK_DIV|count[26]~85 ));
// synopsys translate_off
defparam \CLK_DIV|count[26]~84 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \CLK_DIV|count[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[26] .is_wysiwyg = "true";
defparam \CLK_DIV|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \CLK_DIV|count[27]~86 (
// Equation(s):
// \CLK_DIV|count[27]~86_combout  = (\CLK_DIV|count [27] & (!\CLK_DIV|count[26]~85 )) # (!\CLK_DIV|count [27] & ((\CLK_DIV|count[26]~85 ) # (GND)))
// \CLK_DIV|count[27]~87  = CARRY((!\CLK_DIV|count[26]~85 ) # (!\CLK_DIV|count [27]))

	.dataa(\CLK_DIV|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[26]~85 ),
	.combout(\CLK_DIV|count[27]~86_combout ),
	.cout(\CLK_DIV|count[27]~87 ));
// synopsys translate_off
defparam \CLK_DIV|count[27]~86 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \CLK_DIV|count[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[27] .is_wysiwyg = "true";
defparam \CLK_DIV|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \CLK_DIV|count[28]~88 (
// Equation(s):
// \CLK_DIV|count[28]~88_combout  = (\CLK_DIV|count [28] & (\CLK_DIV|count[27]~87  $ (GND))) # (!\CLK_DIV|count [28] & (!\CLK_DIV|count[27]~87  & VCC))
// \CLK_DIV|count[28]~89  = CARRY((\CLK_DIV|count [28] & !\CLK_DIV|count[27]~87 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[27]~87 ),
	.combout(\CLK_DIV|count[28]~88_combout ),
	.cout(\CLK_DIV|count[28]~89 ));
// synopsys translate_off
defparam \CLK_DIV|count[28]~88 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \CLK_DIV|count[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[28] .is_wysiwyg = "true";
defparam \CLK_DIV|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \CLK_DIV|count[29]~90 (
// Equation(s):
// \CLK_DIV|count[29]~90_combout  = (\CLK_DIV|count [29] & (!\CLK_DIV|count[28]~89 )) # (!\CLK_DIV|count [29] & ((\CLK_DIV|count[28]~89 ) # (GND)))
// \CLK_DIV|count[29]~91  = CARRY((!\CLK_DIV|count[28]~89 ) # (!\CLK_DIV|count [29]))

	.dataa(\CLK_DIV|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[28]~89 ),
	.combout(\CLK_DIV|count[29]~90_combout ),
	.cout(\CLK_DIV|count[29]~91 ));
// synopsys translate_off
defparam \CLK_DIV|count[29]~90 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \CLK_DIV|count[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[29] .is_wysiwyg = "true";
defparam \CLK_DIV|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \CLK_DIV|count[30]~92 (
// Equation(s):
// \CLK_DIV|count[30]~92_combout  = (\CLK_DIV|count [30] & (\CLK_DIV|count[29]~91  $ (GND))) # (!\CLK_DIV|count [30] & (!\CLK_DIV|count[29]~91  & VCC))
// \CLK_DIV|count[30]~93  = CARRY((\CLK_DIV|count [30] & !\CLK_DIV|count[29]~91 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[29]~91 ),
	.combout(\CLK_DIV|count[30]~92_combout ),
	.cout(\CLK_DIV|count[30]~93 ));
// synopsys translate_off
defparam \CLK_DIV|count[30]~92 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N29
dffeas \CLK_DIV|count[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[30] .is_wysiwyg = "true";
defparam \CLK_DIV|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \CLK_DIV|count[31]~94 (
// Equation(s):
// \CLK_DIV|count[31]~94_combout  = \CLK_DIV|count [31] $ (\CLK_DIV|count[30]~93 )

	.dataa(\CLK_DIV|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CLK_DIV|count[30]~93 ),
	.combout(\CLK_DIV|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|count[31]~94 .lut_mask = 16'h5A5A;
defparam \CLK_DIV|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \CLK_DIV|count[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[31] .is_wysiwyg = "true";
defparam \CLK_DIV|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \CLK_DIV|LessThan0~0 (
// Equation(s):
// \CLK_DIV|LessThan0~0_combout  = (!\CLK_DIV|count [4] & (!\CLK_DIV|count [2] & (!\CLK_DIV|count [3] & !\CLK_DIV|count [5])))

	.dataa(\CLK_DIV|count [4]),
	.datab(\CLK_DIV|count [2]),
	.datac(\CLK_DIV|count [3]),
	.datad(\CLK_DIV|count [5]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~0 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \CLK_DIV|LessThan0~1 (
// Equation(s):
// \CLK_DIV|LessThan0~1_combout  = (!\CLK_DIV|count [7] & (!\CLK_DIV|count [9] & (!\CLK_DIV|count [8] & !\CLK_DIV|count [6])))

	.dataa(\CLK_DIV|count [7]),
	.datab(\CLK_DIV|count [9]),
	.datac(\CLK_DIV|count [8]),
	.datad(\CLK_DIV|count [6]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~1 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \CLK_DIV|LessThan0~3 (
// Equation(s):
// \CLK_DIV|LessThan0~3_combout  = (!\CLK_DIV|count [14] & (!\CLK_DIV|count [15] & (!\CLK_DIV|count [16] & !\CLK_DIV|count [17])))

	.dataa(\CLK_DIV|count [14]),
	.datab(\CLK_DIV|count [15]),
	.datac(\CLK_DIV|count [16]),
	.datad(\CLK_DIV|count [17]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~3 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \CLK_DIV|LessThan0~2 (
// Equation(s):
// \CLK_DIV|LessThan0~2_combout  = (!\CLK_DIV|count [12] & (!\CLK_DIV|count [10] & (!\CLK_DIV|count [13] & !\CLK_DIV|count [11])))

	.dataa(\CLK_DIV|count [12]),
	.datab(\CLK_DIV|count [10]),
	.datac(\CLK_DIV|count [13]),
	.datad(\CLK_DIV|count [11]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~2 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \CLK_DIV|LessThan0~4 (
// Equation(s):
// \CLK_DIV|LessThan0~4_combout  = (\CLK_DIV|LessThan0~0_combout  & (\CLK_DIV|LessThan0~1_combout  & (\CLK_DIV|LessThan0~3_combout  & \CLK_DIV|LessThan0~2_combout )))

	.dataa(\CLK_DIV|LessThan0~0_combout ),
	.datab(\CLK_DIV|LessThan0~1_combout ),
	.datac(\CLK_DIV|LessThan0~3_combout ),
	.datad(\CLK_DIV|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~4 .lut_mask = 16'h8000;
defparam \CLK_DIV|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \CLK_DIV|LessThan0~9 (
// Equation(s):
// \CLK_DIV|LessThan0~9_combout  = (!\CLK_DIV|count [31] & ((!\CLK_DIV|LessThan0~8_combout ) # (!\CLK_DIV|LessThan0~4_combout )))

	.dataa(\CLK_DIV|count [31]),
	.datab(gnd),
	.datac(\CLK_DIV|LessThan0~4_combout ),
	.datad(\CLK_DIV|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~9 .lut_mask = 16'h0555;
defparam \CLK_DIV|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \CLK_DIV|count[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[0] .is_wysiwyg = "true";
defparam \CLK_DIV|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \CLK_DIV|count[1]~34 (
// Equation(s):
// \CLK_DIV|count[1]~34_combout  = (\CLK_DIV|count [1] & (!\CLK_DIV|count[0]~33 )) # (!\CLK_DIV|count [1] & ((\CLK_DIV|count[0]~33 ) # (GND)))
// \CLK_DIV|count[1]~35  = CARRY((!\CLK_DIV|count[0]~33 ) # (!\CLK_DIV|count [1]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[0]~33 ),
	.combout(\CLK_DIV|count[1]~34_combout ),
	.cout(\CLK_DIV|count[1]~35 ));
// synopsys translate_off
defparam \CLK_DIV|count[1]~34 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N3
dffeas \CLK_DIV|count[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[1] .is_wysiwyg = "true";
defparam \CLK_DIV|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \CLK_DIV|count[2]~36 (
// Equation(s):
// \CLK_DIV|count[2]~36_combout  = (\CLK_DIV|count [2] & (\CLK_DIV|count[1]~35  $ (GND))) # (!\CLK_DIV|count [2] & (!\CLK_DIV|count[1]~35  & VCC))
// \CLK_DIV|count[2]~37  = CARRY((\CLK_DIV|count [2] & !\CLK_DIV|count[1]~35 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[1]~35 ),
	.combout(\CLK_DIV|count[2]~36_combout ),
	.cout(\CLK_DIV|count[2]~37 ));
// synopsys translate_off
defparam \CLK_DIV|count[2]~36 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N5
dffeas \CLK_DIV|count[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[2] .is_wysiwyg = "true";
defparam \CLK_DIV|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \CLK_DIV|count[3]~38 (
// Equation(s):
// \CLK_DIV|count[3]~38_combout  = (\CLK_DIV|count [3] & (!\CLK_DIV|count[2]~37 )) # (!\CLK_DIV|count [3] & ((\CLK_DIV|count[2]~37 ) # (GND)))
// \CLK_DIV|count[3]~39  = CARRY((!\CLK_DIV|count[2]~37 ) # (!\CLK_DIV|count [3]))

	.dataa(\CLK_DIV|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[2]~37 ),
	.combout(\CLK_DIV|count[3]~38_combout ),
	.cout(\CLK_DIV|count[3]~39 ));
// synopsys translate_off
defparam \CLK_DIV|count[3]~38 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \CLK_DIV|count[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[3] .is_wysiwyg = "true";
defparam \CLK_DIV|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \CLK_DIV|count[4]~40 (
// Equation(s):
// \CLK_DIV|count[4]~40_combout  = (\CLK_DIV|count [4] & (\CLK_DIV|count[3]~39  $ (GND))) # (!\CLK_DIV|count [4] & (!\CLK_DIV|count[3]~39  & VCC))
// \CLK_DIV|count[4]~41  = CARRY((\CLK_DIV|count [4] & !\CLK_DIV|count[3]~39 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[3]~39 ),
	.combout(\CLK_DIV|count[4]~40_combout ),
	.cout(\CLK_DIV|count[4]~41 ));
// synopsys translate_off
defparam \CLK_DIV|count[4]~40 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \CLK_DIV|count[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[4] .is_wysiwyg = "true";
defparam \CLK_DIV|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \CLK_DIV|count[5]~42 (
// Equation(s):
// \CLK_DIV|count[5]~42_combout  = (\CLK_DIV|count [5] & (!\CLK_DIV|count[4]~41 )) # (!\CLK_DIV|count [5] & ((\CLK_DIV|count[4]~41 ) # (GND)))
// \CLK_DIV|count[5]~43  = CARRY((!\CLK_DIV|count[4]~41 ) # (!\CLK_DIV|count [5]))

	.dataa(\CLK_DIV|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[4]~41 ),
	.combout(\CLK_DIV|count[5]~42_combout ),
	.cout(\CLK_DIV|count[5]~43 ));
// synopsys translate_off
defparam \CLK_DIV|count[5]~42 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \CLK_DIV|count[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[5] .is_wysiwyg = "true";
defparam \CLK_DIV|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \CLK_DIV|count[6]~44 (
// Equation(s):
// \CLK_DIV|count[6]~44_combout  = (\CLK_DIV|count [6] & (\CLK_DIV|count[5]~43  $ (GND))) # (!\CLK_DIV|count [6] & (!\CLK_DIV|count[5]~43  & VCC))
// \CLK_DIV|count[6]~45  = CARRY((\CLK_DIV|count [6] & !\CLK_DIV|count[5]~43 ))

	.dataa(\CLK_DIV|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[5]~43 ),
	.combout(\CLK_DIV|count[6]~44_combout ),
	.cout(\CLK_DIV|count[6]~45 ));
// synopsys translate_off
defparam \CLK_DIV|count[6]~44 .lut_mask = 16'hA50A;
defparam \CLK_DIV|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \CLK_DIV|count[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[6] .is_wysiwyg = "true";
defparam \CLK_DIV|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \CLK_DIV|count[7]~46 (
// Equation(s):
// \CLK_DIV|count[7]~46_combout  = (\CLK_DIV|count [7] & (!\CLK_DIV|count[6]~45 )) # (!\CLK_DIV|count [7] & ((\CLK_DIV|count[6]~45 ) # (GND)))
// \CLK_DIV|count[7]~47  = CARRY((!\CLK_DIV|count[6]~45 ) # (!\CLK_DIV|count [7]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[6]~45 ),
	.combout(\CLK_DIV|count[7]~46_combout ),
	.cout(\CLK_DIV|count[7]~47 ));
// synopsys translate_off
defparam \CLK_DIV|count[7]~46 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \CLK_DIV|count[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[7] .is_wysiwyg = "true";
defparam \CLK_DIV|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \CLK_DIV|count[8]~48 (
// Equation(s):
// \CLK_DIV|count[8]~48_combout  = (\CLK_DIV|count [8] & (\CLK_DIV|count[7]~47  $ (GND))) # (!\CLK_DIV|count [8] & (!\CLK_DIV|count[7]~47  & VCC))
// \CLK_DIV|count[8]~49  = CARRY((\CLK_DIV|count [8] & !\CLK_DIV|count[7]~47 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[7]~47 ),
	.combout(\CLK_DIV|count[8]~48_combout ),
	.cout(\CLK_DIV|count[8]~49 ));
// synopsys translate_off
defparam \CLK_DIV|count[8]~48 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \CLK_DIV|count[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[8] .is_wysiwyg = "true";
defparam \CLK_DIV|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \CLK_DIV|count[9]~50 (
// Equation(s):
// \CLK_DIV|count[9]~50_combout  = (\CLK_DIV|count [9] & (!\CLK_DIV|count[8]~49 )) # (!\CLK_DIV|count [9] & ((\CLK_DIV|count[8]~49 ) # (GND)))
// \CLK_DIV|count[9]~51  = CARRY((!\CLK_DIV|count[8]~49 ) # (!\CLK_DIV|count [9]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[8]~49 ),
	.combout(\CLK_DIV|count[9]~50_combout ),
	.cout(\CLK_DIV|count[9]~51 ));
// synopsys translate_off
defparam \CLK_DIV|count[9]~50 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \CLK_DIV|count[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[9] .is_wysiwyg = "true";
defparam \CLK_DIV|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \CLK_DIV|count[10]~52 (
// Equation(s):
// \CLK_DIV|count[10]~52_combout  = (\CLK_DIV|count [10] & (\CLK_DIV|count[9]~51  $ (GND))) # (!\CLK_DIV|count [10] & (!\CLK_DIV|count[9]~51  & VCC))
// \CLK_DIV|count[10]~53  = CARRY((\CLK_DIV|count [10] & !\CLK_DIV|count[9]~51 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[9]~51 ),
	.combout(\CLK_DIV|count[10]~52_combout ),
	.cout(\CLK_DIV|count[10]~53 ));
// synopsys translate_off
defparam \CLK_DIV|count[10]~52 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \CLK_DIV|count[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[10] .is_wysiwyg = "true";
defparam \CLK_DIV|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \CLK_DIV|count[11]~54 (
// Equation(s):
// \CLK_DIV|count[11]~54_combout  = (\CLK_DIV|count [11] & (!\CLK_DIV|count[10]~53 )) # (!\CLK_DIV|count [11] & ((\CLK_DIV|count[10]~53 ) # (GND)))
// \CLK_DIV|count[11]~55  = CARRY((!\CLK_DIV|count[10]~53 ) # (!\CLK_DIV|count [11]))

	.dataa(\CLK_DIV|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[10]~53 ),
	.combout(\CLK_DIV|count[11]~54_combout ),
	.cout(\CLK_DIV|count[11]~55 ));
// synopsys translate_off
defparam \CLK_DIV|count[11]~54 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N23
dffeas \CLK_DIV|count[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[11] .is_wysiwyg = "true";
defparam \CLK_DIV|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \CLK_DIV|count[12]~56 (
// Equation(s):
// \CLK_DIV|count[12]~56_combout  = (\CLK_DIV|count [12] & (\CLK_DIV|count[11]~55  $ (GND))) # (!\CLK_DIV|count [12] & (!\CLK_DIV|count[11]~55  & VCC))
// \CLK_DIV|count[12]~57  = CARRY((\CLK_DIV|count [12] & !\CLK_DIV|count[11]~55 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[11]~55 ),
	.combout(\CLK_DIV|count[12]~56_combout ),
	.cout(\CLK_DIV|count[12]~57 ));
// synopsys translate_off
defparam \CLK_DIV|count[12]~56 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \CLK_DIV|count[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[12] .is_wysiwyg = "true";
defparam \CLK_DIV|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \CLK_DIV|count[13]~58 (
// Equation(s):
// \CLK_DIV|count[13]~58_combout  = (\CLK_DIV|count [13] & (!\CLK_DIV|count[12]~57 )) # (!\CLK_DIV|count [13] & ((\CLK_DIV|count[12]~57 ) # (GND)))
// \CLK_DIV|count[13]~59  = CARRY((!\CLK_DIV|count[12]~57 ) # (!\CLK_DIV|count [13]))

	.dataa(\CLK_DIV|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[12]~57 ),
	.combout(\CLK_DIV|count[13]~58_combout ),
	.cout(\CLK_DIV|count[13]~59 ));
// synopsys translate_off
defparam \CLK_DIV|count[13]~58 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \CLK_DIV|count[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[13] .is_wysiwyg = "true";
defparam \CLK_DIV|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \CLK_DIV|count[14]~60 (
// Equation(s):
// \CLK_DIV|count[14]~60_combout  = (\CLK_DIV|count [14] & (\CLK_DIV|count[13]~59  $ (GND))) # (!\CLK_DIV|count [14] & (!\CLK_DIV|count[13]~59  & VCC))
// \CLK_DIV|count[14]~61  = CARRY((\CLK_DIV|count [14] & !\CLK_DIV|count[13]~59 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[13]~59 ),
	.combout(\CLK_DIV|count[14]~60_combout ),
	.cout(\CLK_DIV|count[14]~61 ));
// synopsys translate_off
defparam \CLK_DIV|count[14]~60 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N29
dffeas \CLK_DIV|count[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[14] .is_wysiwyg = "true";
defparam \CLK_DIV|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \CLK_DIV|count[15]~62 (
// Equation(s):
// \CLK_DIV|count[15]~62_combout  = (\CLK_DIV|count [15] & (!\CLK_DIV|count[14]~61 )) # (!\CLK_DIV|count [15] & ((\CLK_DIV|count[14]~61 ) # (GND)))
// \CLK_DIV|count[15]~63  = CARRY((!\CLK_DIV|count[14]~61 ) # (!\CLK_DIV|count [15]))

	.dataa(\CLK_DIV|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[14]~61 ),
	.combout(\CLK_DIV|count[15]~62_combout ),
	.cout(\CLK_DIV|count[15]~63 ));
// synopsys translate_off
defparam \CLK_DIV|count[15]~62 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y30_N31
dffeas \CLK_DIV|count[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[15] .is_wysiwyg = "true";
defparam \CLK_DIV|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \CLK_DIV|count[16]~64 (
// Equation(s):
// \CLK_DIV|count[16]~64_combout  = (\CLK_DIV|count [16] & (\CLK_DIV|count[15]~63  $ (GND))) # (!\CLK_DIV|count [16] & (!\CLK_DIV|count[15]~63  & VCC))
// \CLK_DIV|count[16]~65  = CARRY((\CLK_DIV|count [16] & !\CLK_DIV|count[15]~63 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[15]~63 ),
	.combout(\CLK_DIV|count[16]~64_combout ),
	.cout(\CLK_DIV|count[16]~65 ));
// synopsys translate_off
defparam \CLK_DIV|count[16]~64 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N1
dffeas \CLK_DIV|count[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[16] .is_wysiwyg = "true";
defparam \CLK_DIV|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \CLK_DIV|count[17]~66 (
// Equation(s):
// \CLK_DIV|count[17]~66_combout  = (\CLK_DIV|count [17] & (!\CLK_DIV|count[16]~65 )) # (!\CLK_DIV|count [17] & ((\CLK_DIV|count[16]~65 ) # (GND)))
// \CLK_DIV|count[17]~67  = CARRY((!\CLK_DIV|count[16]~65 ) # (!\CLK_DIV|count [17]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[16]~65 ),
	.combout(\CLK_DIV|count[17]~66_combout ),
	.cout(\CLK_DIV|count[17]~67 ));
// synopsys translate_off
defparam \CLK_DIV|count[17]~66 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \CLK_DIV|count[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[17] .is_wysiwyg = "true";
defparam \CLK_DIV|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \CLK_DIV|count[18]~68 (
// Equation(s):
// \CLK_DIV|count[18]~68_combout  = (\CLK_DIV|count [18] & (\CLK_DIV|count[17]~67  $ (GND))) # (!\CLK_DIV|count [18] & (!\CLK_DIV|count[17]~67  & VCC))
// \CLK_DIV|count[18]~69  = CARRY((\CLK_DIV|count [18] & !\CLK_DIV|count[17]~67 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[17]~67 ),
	.combout(\CLK_DIV|count[18]~68_combout ),
	.cout(\CLK_DIV|count[18]~69 ));
// synopsys translate_off
defparam \CLK_DIV|count[18]~68 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \CLK_DIV|count[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[18] .is_wysiwyg = "true";
defparam \CLK_DIV|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \CLK_DIV|count[19]~70 (
// Equation(s):
// \CLK_DIV|count[19]~70_combout  = (\CLK_DIV|count [19] & (!\CLK_DIV|count[18]~69 )) # (!\CLK_DIV|count [19] & ((\CLK_DIV|count[18]~69 ) # (GND)))
// \CLK_DIV|count[19]~71  = CARRY((!\CLK_DIV|count[18]~69 ) # (!\CLK_DIV|count [19]))

	.dataa(\CLK_DIV|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[18]~69 ),
	.combout(\CLK_DIV|count[19]~70_combout ),
	.cout(\CLK_DIV|count[19]~71 ));
// synopsys translate_off
defparam \CLK_DIV|count[19]~70 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \CLK_DIV|count[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[19] .is_wysiwyg = "true";
defparam \CLK_DIV|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \CLK_DIV|count[20]~72 (
// Equation(s):
// \CLK_DIV|count[20]~72_combout  = (\CLK_DIV|count [20] & (\CLK_DIV|count[19]~71  $ (GND))) # (!\CLK_DIV|count [20] & (!\CLK_DIV|count[19]~71  & VCC))
// \CLK_DIV|count[20]~73  = CARRY((\CLK_DIV|count [20] & !\CLK_DIV|count[19]~71 ))

	.dataa(gnd),
	.datab(\CLK_DIV|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[19]~71 ),
	.combout(\CLK_DIV|count[20]~72_combout ),
	.cout(\CLK_DIV|count[20]~73 ));
// synopsys translate_off
defparam \CLK_DIV|count[20]~72 .lut_mask = 16'hC30C;
defparam \CLK_DIV|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N9
dffeas \CLK_DIV|count[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[20] .is_wysiwyg = "true";
defparam \CLK_DIV|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \CLK_DIV|count[21]~74 (
// Equation(s):
// \CLK_DIV|count[21]~74_combout  = (\CLK_DIV|count [21] & (!\CLK_DIV|count[20]~73 )) # (!\CLK_DIV|count [21] & ((\CLK_DIV|count[20]~73 ) # (GND)))
// \CLK_DIV|count[21]~75  = CARRY((!\CLK_DIV|count[20]~73 ) # (!\CLK_DIV|count [21]))

	.dataa(\CLK_DIV|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[20]~73 ),
	.combout(\CLK_DIV|count[21]~74_combout ),
	.cout(\CLK_DIV|count[21]~75 ));
// synopsys translate_off
defparam \CLK_DIV|count[21]~74 .lut_mask = 16'h5A5F;
defparam \CLK_DIV|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N11
dffeas \CLK_DIV|count[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[21] .is_wysiwyg = "true";
defparam \CLK_DIV|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \CLK_DIV|count[22]~76 (
// Equation(s):
// \CLK_DIV|count[22]~76_combout  = (\CLK_DIV|count [22] & (\CLK_DIV|count[21]~75  $ (GND))) # (!\CLK_DIV|count [22] & (!\CLK_DIV|count[21]~75  & VCC))
// \CLK_DIV|count[22]~77  = CARRY((\CLK_DIV|count [22] & !\CLK_DIV|count[21]~75 ))

	.dataa(\CLK_DIV|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[21]~75 ),
	.combout(\CLK_DIV|count[22]~76_combout ),
	.cout(\CLK_DIV|count[22]~77 ));
// synopsys translate_off
defparam \CLK_DIV|count[22]~76 .lut_mask = 16'hA50A;
defparam \CLK_DIV|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \CLK_DIV|count[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[22] .is_wysiwyg = "true";
defparam \CLK_DIV|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \CLK_DIV|count[23]~78 (
// Equation(s):
// \CLK_DIV|count[23]~78_combout  = (\CLK_DIV|count [23] & (!\CLK_DIV|count[22]~77 )) # (!\CLK_DIV|count [23] & ((\CLK_DIV|count[22]~77 ) # (GND)))
// \CLK_DIV|count[23]~79  = CARRY((!\CLK_DIV|count[22]~77 ) # (!\CLK_DIV|count [23]))

	.dataa(gnd),
	.datab(\CLK_DIV|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CLK_DIV|count[22]~77 ),
	.combout(\CLK_DIV|count[23]~78_combout ),
	.cout(\CLK_DIV|count[23]~79 ));
// synopsys translate_off
defparam \CLK_DIV|count[23]~78 .lut_mask = 16'h3C3F;
defparam \CLK_DIV|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \CLK_DIV|count[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[23] .is_wysiwyg = "true";
defparam \CLK_DIV|count[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \CLK_DIV|count[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\CLK_DIV|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLK_DIV|LessThan0~9_combout ),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|count[24] .is_wysiwyg = "true";
defparam \CLK_DIV|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \CLK_DIV|LessThan0~6 (
// Equation(s):
// \CLK_DIV|LessThan0~6_combout  = (!\CLK_DIV|count [24] & (!\CLK_DIV|count [25] & (!\CLK_DIV|count [22] & !\CLK_DIV|count [23])))

	.dataa(\CLK_DIV|count [24]),
	.datab(\CLK_DIV|count [25]),
	.datac(\CLK_DIV|count [22]),
	.datad(\CLK_DIV|count [23]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~6 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \CLK_DIV|LessThan0~7 (
// Equation(s):
// \CLK_DIV|LessThan0~7_combout  = (!\CLK_DIV|count [29] & (!\CLK_DIV|count [27] & (!\CLK_DIV|count [28] & !\CLK_DIV|count [26])))

	.dataa(\CLK_DIV|count [29]),
	.datab(\CLK_DIV|count [27]),
	.datac(\CLK_DIV|count [28]),
	.datad(\CLK_DIV|count [26]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~7 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \CLK_DIV|LessThan0~5 (
// Equation(s):
// \CLK_DIV|LessThan0~5_combout  = (!\CLK_DIV|count [18] & (!\CLK_DIV|count [20] & (!\CLK_DIV|count [19] & !\CLK_DIV|count [21])))

	.dataa(\CLK_DIV|count [18]),
	.datab(\CLK_DIV|count [20]),
	.datac(\CLK_DIV|count [19]),
	.datad(\CLK_DIV|count [21]),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~5 .lut_mask = 16'h0001;
defparam \CLK_DIV|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \CLK_DIV|LessThan0~8 (
// Equation(s):
// \CLK_DIV|LessThan0~8_combout  = (\CLK_DIV|LessThan0~6_combout  & (!\CLK_DIV|count [30] & (\CLK_DIV|LessThan0~7_combout  & \CLK_DIV|LessThan0~5_combout )))

	.dataa(\CLK_DIV|LessThan0~6_combout ),
	.datab(\CLK_DIV|count [30]),
	.datac(\CLK_DIV|LessThan0~7_combout ),
	.datad(\CLK_DIV|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\CLK_DIV|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|LessThan0~8 .lut_mask = 16'h2000;
defparam \CLK_DIV|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \CLK_DIV|clk~0 (
// Equation(s):
// \CLK_DIV|clk~0_combout  = \CLK_DIV|clk~q  $ (((!\CLK_DIV|count [31] & ((!\CLK_DIV|LessThan0~4_combout ) # (!\CLK_DIV|LessThan0~8_combout )))))

	.dataa(\CLK_DIV|LessThan0~8_combout ),
	.datab(\CLK_DIV|count [31]),
	.datac(\CLK_DIV|LessThan0~4_combout ),
	.datad(\CLK_DIV|clk~q ),
	.cin(gnd),
	.combout(\CLK_DIV|clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \CLK_DIV|clk~0 .lut_mask = 16'hEC13;
defparam \CLK_DIV|clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \CLK_DIV|clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CLK_DIV|clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\enable~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLK_DIV|clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLK_DIV|clk .is_wysiwyg = "true";
defparam \CLK_DIV|clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N2
cycloneive_lcell_comb clk_uart(
// Equation(s):
// \clk_uart~combout  = LCELL((\enable~input_o  & \clock~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\enable~input_o ),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\clk_uart~combout ),
	.cout());
// synopsys translate_off
defparam clk_uart.lut_mask = 16'hF000;
defparam clk_uart.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \clk_uart~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_uart~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_uart~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_uart~clkctrl .clock_type = "global clock";
defparam \clk_uart~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout  = \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] $ (VCC)
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33  = CARRY(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~35 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & (((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2])) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [0])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 .lut_mask = 16'h1333;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [11])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [14])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [20])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 .lut_mask = 16'h0003;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [27])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y33_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [17])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33_combout  = \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0] $ (VCC)
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34  = CARRY(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ) # ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & 
// \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout )))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1 .lut_mask = 16'hECA0;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y36_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|state~11 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q  & !\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state~11 .lut_mask = 16'h00F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ) # (\INPUT_BRIDGE|BRIDGE|u_send_sig~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32 .lut_mask = 16'h00FA;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder .lut_mask = 16'hF0F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97 .lut_mask = 16'h0FFF;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y36_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~34 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~36 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~38 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~40 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~42 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~44 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~46 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~48 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~50 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~52 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~54 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~56 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~58 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~60 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~62 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y36_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~64 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~66 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~68 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~70 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~72 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~74 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~76 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~78 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~80 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~82 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~84 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~86 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~88 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~90 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~94  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~92 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~94 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y35_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95_combout  = \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31] $ (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~94 )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~94 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y35_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30])

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 .lut_mask = 16'h0055;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [10])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & ((!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [0]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 .lut_mask = 16'h0013;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 .lut_mask = 16'hC040;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [16])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [20])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [26])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y35_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & !\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [21])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]) # ((\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 .lut_mask = 16'hEAAA;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & ((!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 .lut_mask = 16'h0015;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & (((!\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout  & \INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout  & (\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 .lut_mask = 16'h30BA;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y36_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ) # ((\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ) # 
// (\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 .lut_mask = 16'hFFE0;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[0]~34 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[0]~34_combout  = (\INPUT_BRIDGE|BRIDGE|count [0] & (\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  $ (VCC))) # (!\INPUT_BRIDGE|BRIDGE|count [0] & (\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[0]~35  = CARRY((\INPUT_BRIDGE|BRIDGE|count [0] & \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [0]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|count[0]~34_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[0]~35 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[0]~34 .lut_mask = 16'h6688;
defparam \INPUT_BRIDGE|BRIDGE|count[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[0]~32 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[0]~32_combout  = \INPUT_BRIDGE|BRIDGE|time_count [0] $ (VCC)
// \INPUT_BRIDGE|BRIDGE|time_count[0]~33  = CARRY(\INPUT_BRIDGE|BRIDGE|time_count [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[0]~32_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[0]~33 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[0]~32 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|BRIDGE|time_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \bi_uart_rx~input (
	.i(bi_uart_rx),
	.ibar(gnd),
	.o(\bi_uart_rx~input_o ));
// synopsys translate_off
defparam \bi_uart_rx~input .bus_hold = "false";
defparam \bi_uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout  = !\bi_uart_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bi_uart_rx~input_o ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 .lut_mask = 16'h00FF;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0] $ (VCC)
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33  = CARRY(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] $ (VCC)
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33  = CARRY(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34 .lut_mask = 16'h55FF;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout  = ((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [3])

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 .lut_mask = 16'h0F1F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31] $ (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]) # ((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 .lut_mask = 16'hCECC;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 .lut_mask = 16'hF222;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & !\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & ((!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35 .lut_mask = 16'h0ACE;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 .lut_mask = 16'hF000;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y39_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31] $ (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y38_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~34_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [27])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [23])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [28])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [9])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [13])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & !\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [17])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]) # ((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout  & ((!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 .lut_mask = 16'hF7F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & (\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & !\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 .lut_mask = 16'h00C0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ) # ((\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ) # 
// (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 .lut_mask = 16'hFFE0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q )))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & 
// (\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & ((!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 .lut_mask = 16'hC0E2;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 .lut_mask = 16'hFF20;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (((!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout  & \INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 .lut_mask = 16'h0703;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout  & !\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 .lut_mask = 16'h000F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ) # (\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98 .lut_mask = 16'h3322;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y40_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y39_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y39_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [24])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [27])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 .lut_mask = 16'h000F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [9])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [19])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [13])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5] & !\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & (\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96 .lut_mask = 16'h3B0B;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout  = ((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31] & ((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96_combout ) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout )))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~96_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97 .lut_mask = 16'h1F3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y40_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~97_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & ((!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [1]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 .lut_mask = 16'h0103;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]) # ((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 .lut_mask = 16'hEFCC;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|state~11 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & \INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state~11 .lut_mask = 16'h0500;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[20]~96 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((!\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ) # (!\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~96 .lut_mask = 16'hCFFF;
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[20]~97 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout  = (\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ) # ((\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ))

	.dataa(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~97 .lut_mask = 16'hFAAA;
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y35_N1
dffeas \INPUT_BRIDGE|BRIDGE|time_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N2
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[1]~34 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[1]~34_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [1] & (!\INPUT_BRIDGE|BRIDGE|time_count[0]~33 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [1] & ((\INPUT_BRIDGE|BRIDGE|time_count[0]~33 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[1]~35  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[0]~33 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[0]~33 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[1]~34_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[1]~35 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[1]~34 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N3
dffeas \INPUT_BRIDGE|BRIDGE|time_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[2]~36 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[2]~36_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [2] & (\INPUT_BRIDGE|BRIDGE|time_count[1]~35  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [2] & (!\INPUT_BRIDGE|BRIDGE|time_count[1]~35  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[2]~37  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [2] & !\INPUT_BRIDGE|BRIDGE|time_count[1]~35 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[1]~35 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[2]~36_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[2]~37 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[2]~36 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N5
dffeas \INPUT_BRIDGE|BRIDGE|time_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[3]~38 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[3]~38_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [3] & (!\INPUT_BRIDGE|BRIDGE|time_count[2]~37 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [3] & ((\INPUT_BRIDGE|BRIDGE|time_count[2]~37 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[3]~39  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[2]~37 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [3]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[2]~37 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[3]~38_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[3]~39 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[3]~38 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N7
dffeas \INPUT_BRIDGE|BRIDGE|time_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[4]~40 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[4]~40_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [4] & (\INPUT_BRIDGE|BRIDGE|time_count[3]~39  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [4] & (!\INPUT_BRIDGE|BRIDGE|time_count[3]~39  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[4]~41  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [4] & !\INPUT_BRIDGE|BRIDGE|time_count[3]~39 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[3]~39 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[4]~40_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[4]~41 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[4]~40 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N9
dffeas \INPUT_BRIDGE|BRIDGE|time_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[5]~42 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[5]~42_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [5] & (!\INPUT_BRIDGE|BRIDGE|time_count[4]~41 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [5] & ((\INPUT_BRIDGE|BRIDGE|time_count[4]~41 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[5]~43  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[4]~41 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [5]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[4]~41 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[5]~42_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[5]~43 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[5]~42 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N11
dffeas \INPUT_BRIDGE|BRIDGE|time_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[6]~44 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[6]~44_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [6] & (\INPUT_BRIDGE|BRIDGE|time_count[5]~43  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [6] & (!\INPUT_BRIDGE|BRIDGE|time_count[5]~43  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[6]~45  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [6] & !\INPUT_BRIDGE|BRIDGE|time_count[5]~43 ))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[5]~43 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[6]~44_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[6]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[6]~44 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|BRIDGE|time_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N13
dffeas \INPUT_BRIDGE|BRIDGE|time_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[7]~46 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[7]~46_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [7] & (!\INPUT_BRIDGE|BRIDGE|time_count[6]~45 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [7] & ((\INPUT_BRIDGE|BRIDGE|time_count[6]~45 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[7]~47  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[6]~45 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[6]~45 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[7]~46_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[7]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[7]~46 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N15
dffeas \INPUT_BRIDGE|BRIDGE|time_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[8]~48 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[8]~48_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [8] & (\INPUT_BRIDGE|BRIDGE|time_count[7]~47  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [8] & (!\INPUT_BRIDGE|BRIDGE|time_count[7]~47  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[8]~49  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [8] & !\INPUT_BRIDGE|BRIDGE|time_count[7]~47 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[7]~47 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[8]~48_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[8]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[8]~48 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N17
dffeas \INPUT_BRIDGE|BRIDGE|time_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[9]~50 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[9]~50_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [9] & (!\INPUT_BRIDGE|BRIDGE|time_count[8]~49 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [9] & ((\INPUT_BRIDGE|BRIDGE|time_count[8]~49 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[9]~51  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[8]~49 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[8]~49 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[9]~50_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[9]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[9]~50 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N19
dffeas \INPUT_BRIDGE|BRIDGE|time_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[10]~52 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[10]~52_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [10] & (\INPUT_BRIDGE|BRIDGE|time_count[9]~51  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [10] & (!\INPUT_BRIDGE|BRIDGE|time_count[9]~51  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[10]~53  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [10] & !\INPUT_BRIDGE|BRIDGE|time_count[9]~51 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[9]~51 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[10]~52_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[10]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[10]~52 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N21
dffeas \INPUT_BRIDGE|BRIDGE|time_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[11]~54 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[11]~54_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [11] & (!\INPUT_BRIDGE|BRIDGE|time_count[10]~53 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [11] & ((\INPUT_BRIDGE|BRIDGE|time_count[10]~53 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[11]~55  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[10]~53 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [11]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[10]~53 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[11]~54_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[11]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[11]~54 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N23
dffeas \INPUT_BRIDGE|BRIDGE|time_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[12]~56 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[12]~56_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [12] & (\INPUT_BRIDGE|BRIDGE|time_count[11]~55  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [12] & (!\INPUT_BRIDGE|BRIDGE|time_count[11]~55  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[12]~57  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [12] & !\INPUT_BRIDGE|BRIDGE|time_count[11]~55 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[11]~55 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[12]~56_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[12]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[12]~56 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N25
dffeas \INPUT_BRIDGE|BRIDGE|time_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[13]~58 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[13]~58_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [13] & (!\INPUT_BRIDGE|BRIDGE|time_count[12]~57 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [13] & ((\INPUT_BRIDGE|BRIDGE|time_count[12]~57 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[13]~59  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[12]~57 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [13]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[12]~57 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[13]~58_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[13]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[13]~58 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N27
dffeas \INPUT_BRIDGE|BRIDGE|time_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[14]~60 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[14]~60_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [14] & (\INPUT_BRIDGE|BRIDGE|time_count[13]~59  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [14] & (!\INPUT_BRIDGE|BRIDGE|time_count[13]~59  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[14]~61  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [14] & !\INPUT_BRIDGE|BRIDGE|time_count[13]~59 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[13]~59 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[14]~60_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[14]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[14]~60 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N29
dffeas \INPUT_BRIDGE|BRIDGE|time_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y35_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[15]~62 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[15]~62_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [15] & (!\INPUT_BRIDGE|BRIDGE|time_count[14]~61 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [15] & ((\INPUT_BRIDGE|BRIDGE|time_count[14]~61 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[15]~63  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[14]~61 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [15]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[14]~61 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[15]~62_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[15]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[15]~62 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y35_N31
dffeas \INPUT_BRIDGE|BRIDGE|time_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[16]~64 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[16]~64_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [16] & (\INPUT_BRIDGE|BRIDGE|time_count[15]~63  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [16] & (!\INPUT_BRIDGE|BRIDGE|time_count[15]~63  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[16]~65  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [16] & !\INPUT_BRIDGE|BRIDGE|time_count[15]~63 ))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[15]~63 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[16]~64_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[16]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[16]~64 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|BRIDGE|time_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y35_N13
dffeas \INPUT_BRIDGE|BRIDGE|time_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|time_count[16]~64_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N2
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[17]~66 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[17]~66_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [17] & (!\INPUT_BRIDGE|BRIDGE|time_count[16]~65 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [17] & ((\INPUT_BRIDGE|BRIDGE|time_count[16]~65 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[17]~67  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[16]~65 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[16]~65 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[17]~66_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[17]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[17]~66 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N3
dffeas \INPUT_BRIDGE|BRIDGE|time_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[18]~68 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[18]~68_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [18] & (\INPUT_BRIDGE|BRIDGE|time_count[17]~67  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [18] & (!\INPUT_BRIDGE|BRIDGE|time_count[17]~67  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[18]~69  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [18] & !\INPUT_BRIDGE|BRIDGE|time_count[17]~67 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[17]~67 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[18]~68_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[18]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[18]~68 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N5
dffeas \INPUT_BRIDGE|BRIDGE|time_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[19]~70 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[19]~70_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [19] & (!\INPUT_BRIDGE|BRIDGE|time_count[18]~69 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [19] & ((\INPUT_BRIDGE|BRIDGE|time_count[18]~69 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[19]~71  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[18]~69 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [19]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[18]~69 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[19]~70_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[19]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[19]~70 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N7
dffeas \INPUT_BRIDGE|BRIDGE|time_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[20]~72 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[20]~72_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [20] & (\INPUT_BRIDGE|BRIDGE|time_count[19]~71  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [20] & (!\INPUT_BRIDGE|BRIDGE|time_count[19]~71  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[20]~73  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [20] & !\INPUT_BRIDGE|BRIDGE|time_count[19]~71 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[19]~71 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[20]~72_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[20]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~72 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N9
dffeas \INPUT_BRIDGE|BRIDGE|time_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[21]~74 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[21]~74_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [21] & (!\INPUT_BRIDGE|BRIDGE|time_count[20]~73 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [21] & ((\INPUT_BRIDGE|BRIDGE|time_count[20]~73 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[21]~75  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[20]~73 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [21]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[20]~73 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[21]~74_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[21]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[21]~74 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N11
dffeas \INPUT_BRIDGE|BRIDGE|time_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[22]~76 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[22]~76_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [22] & (\INPUT_BRIDGE|BRIDGE|time_count[21]~75  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [22] & (!\INPUT_BRIDGE|BRIDGE|time_count[21]~75  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[22]~77  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [22] & !\INPUT_BRIDGE|BRIDGE|time_count[21]~75 ))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[21]~75 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[22]~76_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[22]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[22]~76 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|BRIDGE|time_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N13
dffeas \INPUT_BRIDGE|BRIDGE|time_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[23]~78 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[23]~78_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [23] & (!\INPUT_BRIDGE|BRIDGE|time_count[22]~77 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [23] & ((\INPUT_BRIDGE|BRIDGE|time_count[22]~77 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[23]~79  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[22]~77 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[22]~77 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[23]~78_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[23]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[23]~78 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N15
dffeas \INPUT_BRIDGE|BRIDGE|time_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[24]~80 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[24]~80_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [24] & (\INPUT_BRIDGE|BRIDGE|time_count[23]~79  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [24] & (!\INPUT_BRIDGE|BRIDGE|time_count[23]~79  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[24]~81  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [24] & !\INPUT_BRIDGE|BRIDGE|time_count[23]~79 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[23]~79 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[24]~80_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[24]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[24]~80 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N17
dffeas \INPUT_BRIDGE|BRIDGE|time_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[25]~82 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[25]~82_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [25] & (!\INPUT_BRIDGE|BRIDGE|time_count[24]~81 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [25] & ((\INPUT_BRIDGE|BRIDGE|time_count[24]~81 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[25]~83  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[24]~81 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[24]~81 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[25]~82_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[25]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[25]~82 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N19
dffeas \INPUT_BRIDGE|BRIDGE|time_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[26]~84 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[26]~84_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [26] & (\INPUT_BRIDGE|BRIDGE|time_count[25]~83  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [26] & (!\INPUT_BRIDGE|BRIDGE|time_count[25]~83  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[26]~85  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [26] & !\INPUT_BRIDGE|BRIDGE|time_count[25]~83 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[25]~83 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[26]~84_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[26]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[26]~84 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N21
dffeas \INPUT_BRIDGE|BRIDGE|time_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[27]~86 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[27]~86_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [27] & (!\INPUT_BRIDGE|BRIDGE|time_count[26]~85 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [27] & ((\INPUT_BRIDGE|BRIDGE|time_count[26]~85 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[27]~87  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[26]~85 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [27]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[26]~85 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[27]~86_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[27]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[27]~86 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N23
dffeas \INPUT_BRIDGE|BRIDGE|time_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[28]~88 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[28]~88_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [28] & (\INPUT_BRIDGE|BRIDGE|time_count[27]~87  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [28] & (!\INPUT_BRIDGE|BRIDGE|time_count[27]~87  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[28]~89  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [28] & !\INPUT_BRIDGE|BRIDGE|time_count[27]~87 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[27]~87 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[28]~88_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[28]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[28]~88 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N25
dffeas \INPUT_BRIDGE|BRIDGE|time_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[29]~90 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[29]~90_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [29] & (!\INPUT_BRIDGE|BRIDGE|time_count[28]~89 )) # (!\INPUT_BRIDGE|BRIDGE|time_count [29] & ((\INPUT_BRIDGE|BRIDGE|time_count[28]~89 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|time_count[29]~91  = CARRY((!\INPUT_BRIDGE|BRIDGE|time_count[28]~89 ) # (!\INPUT_BRIDGE|BRIDGE|time_count [29]))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[28]~89 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[29]~90_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[29]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[29]~90 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|time_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N27
dffeas \INPUT_BRIDGE|BRIDGE|time_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[30]~92 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[30]~92_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [30] & (\INPUT_BRIDGE|BRIDGE|time_count[29]~91  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|time_count [30] & (!\INPUT_BRIDGE|BRIDGE|time_count[29]~91  & VCC))
// \INPUT_BRIDGE|BRIDGE|time_count[30]~93  = CARRY((\INPUT_BRIDGE|BRIDGE|time_count [30] & !\INPUT_BRIDGE|BRIDGE|time_count[29]~91 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[29]~91 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[30]~92_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|time_count[30]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[30]~92 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|time_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N29
dffeas \INPUT_BRIDGE|BRIDGE|time_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y34_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|time_count[31]~94 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|time_count[31]~94_combout  = \INPUT_BRIDGE|BRIDGE|time_count [31] $ (\INPUT_BRIDGE|BRIDGE|time_count[30]~93 )

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|BRIDGE|time_count[30]~93 ),
	.combout(\INPUT_BRIDGE|BRIDGE|time_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[31]~94 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|BRIDGE|time_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y34_N31
dffeas \INPUT_BRIDGE|BRIDGE|time_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|time_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|time_count[20]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|time_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|time_count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|time_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~8 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~8_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [27] & (!\INPUT_BRIDGE|BRIDGE|time_count [26] & (!\INPUT_BRIDGE|BRIDGE|time_count [28] & !\INPUT_BRIDGE|BRIDGE|time_count [25])))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [27]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [26]),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [28]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [25]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~8 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~9 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~9_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [30] & (!\INPUT_BRIDGE|BRIDGE|time_count [29] & \INPUT_BRIDGE|BRIDGE|LessThan0~8_combout ))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [30]),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [29]),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~9 .lut_mask = 16'h0500;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~3 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~3_combout  = ((!\INPUT_BRIDGE|BRIDGE|time_count [7]) # (!\INPUT_BRIDGE|BRIDGE|time_count [8])) # (!\INPUT_BRIDGE|BRIDGE|time_count [6])

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [6]),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [8]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~3 .lut_mask = 16'h5FFF;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~0_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [11] & (!\INPUT_BRIDGE|BRIDGE|time_count [10] & (!\INPUT_BRIDGE|BRIDGE|time_count [12] & !\INPUT_BRIDGE|BRIDGE|time_count [9])))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [11]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [10]),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [12]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [9]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~0 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~2 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~2_combout  = (((!\INPUT_BRIDGE|BRIDGE|time_count [3] & !\INPUT_BRIDGE|BRIDGE|time_count [2])) # (!\INPUT_BRIDGE|BRIDGE|time_count [5])) # (!\INPUT_BRIDGE|BRIDGE|time_count [4])

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [4]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [3]),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [2]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [5]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~2 .lut_mask = 16'h57FF;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~1_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [16] & (!\INPUT_BRIDGE|BRIDGE|time_count [15] & (!\INPUT_BRIDGE|BRIDGE|time_count [13] & !\INPUT_BRIDGE|BRIDGE|time_count [14])))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [16]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [15]),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [13]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [14]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~4 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~4_combout  = (\INPUT_BRIDGE|BRIDGE|LessThan0~0_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan0~1_combout  & ((\INPUT_BRIDGE|BRIDGE|LessThan0~3_combout ) # (\INPUT_BRIDGE|BRIDGE|LessThan0~2_combout ))))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan0~3_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|LessThan0~0_combout ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan0~2_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~4 .lut_mask = 16'hC800;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~5 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~5_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [19] & !\INPUT_BRIDGE|BRIDGE|time_count [20])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [19]),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [20]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~5 .lut_mask = 16'h0033;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y34_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~6 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~6_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [23] & (!\INPUT_BRIDGE|BRIDGE|time_count [21] & (!\INPUT_BRIDGE|BRIDGE|time_count [24] & !\INPUT_BRIDGE|BRIDGE|time_count [22])))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [23]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [21]),
	.datac(\INPUT_BRIDGE|BRIDGE|time_count [24]),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count [22]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~7 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~7_combout  = (!\INPUT_BRIDGE|BRIDGE|time_count [17] & (!\INPUT_BRIDGE|BRIDGE|time_count [18] & (\INPUT_BRIDGE|BRIDGE|LessThan0~5_combout  & \INPUT_BRIDGE|BRIDGE|LessThan0~6_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [17]),
	.datab(\INPUT_BRIDGE|BRIDGE|time_count [18]),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan0~5_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~7 .lut_mask = 16'h1000;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan0~10 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan0~10_combout  = (\INPUT_BRIDGE|BRIDGE|time_count [31]) # ((\INPUT_BRIDGE|BRIDGE|LessThan0~9_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan0~4_combout  & \INPUT_BRIDGE|BRIDGE|LessThan0~7_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|time_count [31]),
	.datab(\INPUT_BRIDGE|BRIDGE|LessThan0~9_combout ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan0~4_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~10 .lut_mask = 16'hEAAA;
defparam \INPUT_BRIDGE|BRIDGE|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31] & (\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & 
// \INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 .lut_mask = 16'h0400;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 .lut_mask = 16'h5500;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 .lut_mask = 16'hAA00;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 .lut_mask = 16'h0A00;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 .lut_mask = 16'h0500;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Equal0~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Equal0~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|data [6] & (\INPUT_BRIDGE|UART_PORT|UART_RX|data [7] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|data [5] & !\INPUT_BRIDGE|UART_PORT|UART_RX|data [4])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Equal0~0 .lut_mask = 16'h0008;
defparam \INPUT_BRIDGE|BRIDGE|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & \INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 .lut_mask = 16'h0F00;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]))))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 .lut_mask = 16'h74F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [1])))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  
// & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [1])))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 .lut_mask = 16'hD1F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\INPUT_BRIDGE|UART_PORT|UART_RX|data [0])))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  
// & (!\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|data [0])))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 .lut_mask = 16'hD1F0;
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_RX|data[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_RX|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Equal0~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Equal0~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|data [3] & (\INPUT_BRIDGE|UART_PORT|UART_RX|data [2] & (!\INPUT_BRIDGE|UART_PORT|UART_RX|data [1] & !\INPUT_BRIDGE|UART_PORT|UART_RX|data [0])))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Equal0~1 .lut_mask = 16'h0008;
defparam \INPUT_BRIDGE|BRIDGE|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Equal0~2 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Equal0~2_combout  = (\INPUT_BRIDGE|BRIDGE|Equal0~0_combout  & \INPUT_BRIDGE|BRIDGE|Equal0~1_combout )

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.datac(\INPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Equal0~2 .lut_mask = 16'hC0C0;
defparam \INPUT_BRIDGE|BRIDGE|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector1~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector1~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (((!\INPUT_BRIDGE|BRIDGE|Equal0~2_combout )))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (!\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout  & 
// (\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|Equal0~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector1~0 .lut_mask = 16'h04F4;
defparam \INPUT_BRIDGE|BRIDGE|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector1~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector1~1_combout  = (\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & ((\INPUT_BRIDGE|BRIDGE|Selector1~0_combout ) # ((!\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q )))) # 
// (!\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & (!\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & (\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q )))

	.dataa(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|Selector1~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector1~1 .lut_mask = 16'hBA30;
defparam \INPUT_BRIDGE|BRIDGE|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N17
dffeas \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector3~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector3~0_combout  = ((\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q  & \INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q )) # (!\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout )

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|time_count[20]~96_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector3~0 .lut_mask = 16'hC0FF;
defparam \INPUT_BRIDGE|BRIDGE|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N13
dffeas \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[13]~32 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[13]~32_combout  = (\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & (((\INPUT_BRIDGE|BRIDGE|Equal0~1_combout  & \INPUT_BRIDGE|BRIDGE|Equal0~0_combout )) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )))

	.dataa(\INPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|count[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[13]~32 .lut_mask = 16'h8C0C;
defparam \INPUT_BRIDGE|BRIDGE|count[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[13]~33 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[13]~33_combout  = (\INPUT_BRIDGE|BRIDGE|count[13]~32_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((!\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout  & !\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ))))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|count[13]~32_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|count[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[13]~33 .lut_mask = 16'hCD00;
defparam \INPUT_BRIDGE|BRIDGE|count[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[13]~98 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[13]~98_combout  = (\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ) # (\INPUT_BRIDGE|BRIDGE|count[13]~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|count[13]~33_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[13]~98 .lut_mask = 16'hFFF0;
defparam \INPUT_BRIDGE|BRIDGE|count[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y37_N1
dffeas \INPUT_BRIDGE|BRIDGE|count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[0]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N2
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[1]~36 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[1]~36_combout  = (\INPUT_BRIDGE|BRIDGE|count [1] & (!\INPUT_BRIDGE|BRIDGE|count[0]~35 )) # (!\INPUT_BRIDGE|BRIDGE|count [1] & ((\INPUT_BRIDGE|BRIDGE|count[0]~35 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[1]~37  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[0]~35 ) # (!\INPUT_BRIDGE|BRIDGE|count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[0]~35 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[1]~36_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[1]~37 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[1]~36 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N3
dffeas \INPUT_BRIDGE|BRIDGE|count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[1]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[2]~38 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[2]~38_combout  = (\INPUT_BRIDGE|BRIDGE|count [2] & (\INPUT_BRIDGE|BRIDGE|count[1]~37  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [2] & (!\INPUT_BRIDGE|BRIDGE|count[1]~37  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[2]~39  = CARRY((\INPUT_BRIDGE|BRIDGE|count [2] & !\INPUT_BRIDGE|BRIDGE|count[1]~37 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[1]~37 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[2]~38_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[2]~39 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[2]~38 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N5
dffeas \INPUT_BRIDGE|BRIDGE|count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[3]~40 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[3]~40_combout  = (\INPUT_BRIDGE|BRIDGE|count [3] & (!\INPUT_BRIDGE|BRIDGE|count[2]~39 )) # (!\INPUT_BRIDGE|BRIDGE|count [3] & ((\INPUT_BRIDGE|BRIDGE|count[2]~39 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[3]~41  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[2]~39 ) # (!\INPUT_BRIDGE|BRIDGE|count [3]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[2]~39 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[3]~40_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[3]~41 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[3]~40 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N7
dffeas \INPUT_BRIDGE|BRIDGE|count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[4]~42 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[4]~42_combout  = (\INPUT_BRIDGE|BRIDGE|count [4] & (\INPUT_BRIDGE|BRIDGE|count[3]~41  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [4] & (!\INPUT_BRIDGE|BRIDGE|count[3]~41  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[4]~43  = CARRY((\INPUT_BRIDGE|BRIDGE|count [4] & !\INPUT_BRIDGE|BRIDGE|count[3]~41 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[3]~41 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[4]~42_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[4]~43 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[4]~42 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N9
dffeas \INPUT_BRIDGE|BRIDGE|count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[5]~44 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[5]~44_combout  = (\INPUT_BRIDGE|BRIDGE|count [5] & (!\INPUT_BRIDGE|BRIDGE|count[4]~43 )) # (!\INPUT_BRIDGE|BRIDGE|count [5] & ((\INPUT_BRIDGE|BRIDGE|count[4]~43 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[5]~45  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[4]~43 ) # (!\INPUT_BRIDGE|BRIDGE|count [5]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[4]~43 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[5]~44_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[5]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[5]~44 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N11
dffeas \INPUT_BRIDGE|BRIDGE|count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[6]~46 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[6]~46_combout  = (\INPUT_BRIDGE|BRIDGE|count [6] & (\INPUT_BRIDGE|BRIDGE|count[5]~45  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [6] & (!\INPUT_BRIDGE|BRIDGE|count[5]~45  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[6]~47  = CARRY((\INPUT_BRIDGE|BRIDGE|count [6] & !\INPUT_BRIDGE|BRIDGE|count[5]~45 ))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[5]~45 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[6]~46_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[6]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[6]~46 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|BRIDGE|count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N13
dffeas \INPUT_BRIDGE|BRIDGE|count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[7]~48 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[7]~48_combout  = (\INPUT_BRIDGE|BRIDGE|count [7] & (!\INPUT_BRIDGE|BRIDGE|count[6]~47 )) # (!\INPUT_BRIDGE|BRIDGE|count [7] & ((\INPUT_BRIDGE|BRIDGE|count[6]~47 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[7]~49  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[6]~47 ) # (!\INPUT_BRIDGE|BRIDGE|count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[6]~47 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[7]~48_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[7]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[7]~48 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N15
dffeas \INPUT_BRIDGE|BRIDGE|count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[8]~50 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[8]~50_combout  = (\INPUT_BRIDGE|BRIDGE|count [8] & (\INPUT_BRIDGE|BRIDGE|count[7]~49  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [8] & (!\INPUT_BRIDGE|BRIDGE|count[7]~49  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[8]~51  = CARRY((\INPUT_BRIDGE|BRIDGE|count [8] & !\INPUT_BRIDGE|BRIDGE|count[7]~49 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[7]~49 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[8]~50_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[8]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[8]~50 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N17
dffeas \INPUT_BRIDGE|BRIDGE|count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[9]~52 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[9]~52_combout  = (\INPUT_BRIDGE|BRIDGE|count [9] & (!\INPUT_BRIDGE|BRIDGE|count[8]~51 )) # (!\INPUT_BRIDGE|BRIDGE|count [9] & ((\INPUT_BRIDGE|BRIDGE|count[8]~51 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[9]~53  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[8]~51 ) # (!\INPUT_BRIDGE|BRIDGE|count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[8]~51 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[9]~52_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[9]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[9]~52 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N19
dffeas \INPUT_BRIDGE|BRIDGE|count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[10]~54 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[10]~54_combout  = (\INPUT_BRIDGE|BRIDGE|count [10] & (\INPUT_BRIDGE|BRIDGE|count[9]~53  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [10] & (!\INPUT_BRIDGE|BRIDGE|count[9]~53  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[10]~55  = CARRY((\INPUT_BRIDGE|BRIDGE|count [10] & !\INPUT_BRIDGE|BRIDGE|count[9]~53 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[9]~53 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[10]~54_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[10]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[10]~54 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N21
dffeas \INPUT_BRIDGE|BRIDGE|count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[11]~56 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[11]~56_combout  = (\INPUT_BRIDGE|BRIDGE|count [11] & (!\INPUT_BRIDGE|BRIDGE|count[10]~55 )) # (!\INPUT_BRIDGE|BRIDGE|count [11] & ((\INPUT_BRIDGE|BRIDGE|count[10]~55 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[11]~57  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[10]~55 ) # (!\INPUT_BRIDGE|BRIDGE|count [11]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[10]~55 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[11]~56_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[11]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[11]~56 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N23
dffeas \INPUT_BRIDGE|BRIDGE|count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[12]~58 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[12]~58_combout  = (\INPUT_BRIDGE|BRIDGE|count [12] & (\INPUT_BRIDGE|BRIDGE|count[11]~57  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [12] & (!\INPUT_BRIDGE|BRIDGE|count[11]~57  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[12]~59  = CARRY((\INPUT_BRIDGE|BRIDGE|count [12] & !\INPUT_BRIDGE|BRIDGE|count[11]~57 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[11]~57 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[12]~58_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[12]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[12]~58 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N25
dffeas \INPUT_BRIDGE|BRIDGE|count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[13]~60 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[13]~60_combout  = (\INPUT_BRIDGE|BRIDGE|count [13] & (!\INPUT_BRIDGE|BRIDGE|count[12]~59 )) # (!\INPUT_BRIDGE|BRIDGE|count [13] & ((\INPUT_BRIDGE|BRIDGE|count[12]~59 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[13]~61  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[12]~59 ) # (!\INPUT_BRIDGE|BRIDGE|count [13]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[12]~59 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[13]~60_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[13]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[13]~60 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N27
dffeas \INPUT_BRIDGE|BRIDGE|count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[14]~62 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[14]~62_combout  = (\INPUT_BRIDGE|BRIDGE|count [14] & (\INPUT_BRIDGE|BRIDGE|count[13]~61  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [14] & (!\INPUT_BRIDGE|BRIDGE|count[13]~61  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[14]~63  = CARRY((\INPUT_BRIDGE|BRIDGE|count [14] & !\INPUT_BRIDGE|BRIDGE|count[13]~61 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[13]~61 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[14]~62_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[14]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[14]~62 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N29
dffeas \INPUT_BRIDGE|BRIDGE|count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y37_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[15]~64 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[15]~64_combout  = (\INPUT_BRIDGE|BRIDGE|count [15] & (!\INPUT_BRIDGE|BRIDGE|count[14]~63 )) # (!\INPUT_BRIDGE|BRIDGE|count [15] & ((\INPUT_BRIDGE|BRIDGE|count[14]~63 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[15]~65  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[14]~63 ) # (!\INPUT_BRIDGE|BRIDGE|count [15]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[14]~63 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[15]~64_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[15]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[15]~64 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y37_N31
dffeas \INPUT_BRIDGE|BRIDGE|count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[16]~66 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[16]~66_combout  = (\INPUT_BRIDGE|BRIDGE|count [16] & (\INPUT_BRIDGE|BRIDGE|count[15]~65  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [16] & (!\INPUT_BRIDGE|BRIDGE|count[15]~65  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[16]~67  = CARRY((\INPUT_BRIDGE|BRIDGE|count [16] & !\INPUT_BRIDGE|BRIDGE|count[15]~65 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[15]~65 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[16]~66_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[16]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[16]~66 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N1
dffeas \INPUT_BRIDGE|BRIDGE|count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[17]~68 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[17]~68_combout  = (\INPUT_BRIDGE|BRIDGE|count [17] & (!\INPUT_BRIDGE|BRIDGE|count[16]~67 )) # (!\INPUT_BRIDGE|BRIDGE|count [17] & ((\INPUT_BRIDGE|BRIDGE|count[16]~67 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[17]~69  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[16]~67 ) # (!\INPUT_BRIDGE|BRIDGE|count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[16]~67 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[17]~68_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[17]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[17]~68 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N3
dffeas \INPUT_BRIDGE|BRIDGE|count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[18]~70 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[18]~70_combout  = (\INPUT_BRIDGE|BRIDGE|count [18] & (\INPUT_BRIDGE|BRIDGE|count[17]~69  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [18] & (!\INPUT_BRIDGE|BRIDGE|count[17]~69  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[18]~71  = CARRY((\INPUT_BRIDGE|BRIDGE|count [18] & !\INPUT_BRIDGE|BRIDGE|count[17]~69 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[17]~69 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[18]~70_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[18]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[18]~70 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N5
dffeas \INPUT_BRIDGE|BRIDGE|count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[19]~72 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[19]~72_combout  = (\INPUT_BRIDGE|BRIDGE|count [19] & (!\INPUT_BRIDGE|BRIDGE|count[18]~71 )) # (!\INPUT_BRIDGE|BRIDGE|count [19] & ((\INPUT_BRIDGE|BRIDGE|count[18]~71 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[19]~73  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[18]~71 ) # (!\INPUT_BRIDGE|BRIDGE|count [19]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[18]~71 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[19]~72_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[19]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[19]~72 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N7
dffeas \INPUT_BRIDGE|BRIDGE|count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[20]~74 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[20]~74_combout  = (\INPUT_BRIDGE|BRIDGE|count [20] & (\INPUT_BRIDGE|BRIDGE|count[19]~73  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [20] & (!\INPUT_BRIDGE|BRIDGE|count[19]~73  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[20]~75  = CARRY((\INPUT_BRIDGE|BRIDGE|count [20] & !\INPUT_BRIDGE|BRIDGE|count[19]~73 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[19]~73 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[20]~74_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[20]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[20]~74 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N9
dffeas \INPUT_BRIDGE|BRIDGE|count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[21]~76 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[21]~76_combout  = (\INPUT_BRIDGE|BRIDGE|count [21] & (!\INPUT_BRIDGE|BRIDGE|count[20]~75 )) # (!\INPUT_BRIDGE|BRIDGE|count [21] & ((\INPUT_BRIDGE|BRIDGE|count[20]~75 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[21]~77  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[20]~75 ) # (!\INPUT_BRIDGE|BRIDGE|count [21]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[20]~75 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[21]~76_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[21]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[21]~76 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N11
dffeas \INPUT_BRIDGE|BRIDGE|count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[22]~78 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[22]~78_combout  = (\INPUT_BRIDGE|BRIDGE|count [22] & (\INPUT_BRIDGE|BRIDGE|count[21]~77  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [22] & (!\INPUT_BRIDGE|BRIDGE|count[21]~77  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[22]~79  = CARRY((\INPUT_BRIDGE|BRIDGE|count [22] & !\INPUT_BRIDGE|BRIDGE|count[21]~77 ))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[21]~77 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[22]~78_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[22]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[22]~78 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|BRIDGE|count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N13
dffeas \INPUT_BRIDGE|BRIDGE|count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[23]~80 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[23]~80_combout  = (\INPUT_BRIDGE|BRIDGE|count [23] & (!\INPUT_BRIDGE|BRIDGE|count[22]~79 )) # (!\INPUT_BRIDGE|BRIDGE|count [23] & ((\INPUT_BRIDGE|BRIDGE|count[22]~79 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[23]~81  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[22]~79 ) # (!\INPUT_BRIDGE|BRIDGE|count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[22]~79 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[23]~80_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[23]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[23]~80 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N15
dffeas \INPUT_BRIDGE|BRIDGE|count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[24]~82 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[24]~82_combout  = (\INPUT_BRIDGE|BRIDGE|count [24] & (\INPUT_BRIDGE|BRIDGE|count[23]~81  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [24] & (!\INPUT_BRIDGE|BRIDGE|count[23]~81  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[24]~83  = CARRY((\INPUT_BRIDGE|BRIDGE|count [24] & !\INPUT_BRIDGE|BRIDGE|count[23]~81 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[23]~81 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[24]~82_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[24]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[24]~82 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N17
dffeas \INPUT_BRIDGE|BRIDGE|count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[25]~84 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[25]~84_combout  = (\INPUT_BRIDGE|BRIDGE|count [25] & (!\INPUT_BRIDGE|BRIDGE|count[24]~83 )) # (!\INPUT_BRIDGE|BRIDGE|count [25] & ((\INPUT_BRIDGE|BRIDGE|count[24]~83 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[25]~85  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[24]~83 ) # (!\INPUT_BRIDGE|BRIDGE|count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[24]~83 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[25]~84_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[25]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[25]~84 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|BRIDGE|count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N19
dffeas \INPUT_BRIDGE|BRIDGE|count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[26]~86 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[26]~86_combout  = (\INPUT_BRIDGE|BRIDGE|count [26] & (\INPUT_BRIDGE|BRIDGE|count[25]~85  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [26] & (!\INPUT_BRIDGE|BRIDGE|count[25]~85  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[26]~87  = CARRY((\INPUT_BRIDGE|BRIDGE|count [26] & !\INPUT_BRIDGE|BRIDGE|count[25]~85 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[25]~85 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[26]~86_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[26]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[26]~86 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N21
dffeas \INPUT_BRIDGE|BRIDGE|count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[27]~88 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[27]~88_combout  = (\INPUT_BRIDGE|BRIDGE|count [27] & (!\INPUT_BRIDGE|BRIDGE|count[26]~87 )) # (!\INPUT_BRIDGE|BRIDGE|count [27] & ((\INPUT_BRIDGE|BRIDGE|count[26]~87 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[27]~89  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[26]~87 ) # (!\INPUT_BRIDGE|BRIDGE|count [27]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[26]~87 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[27]~88_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[27]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[27]~88 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N23
dffeas \INPUT_BRIDGE|BRIDGE|count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[28]~90 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[28]~90_combout  = (\INPUT_BRIDGE|BRIDGE|count [28] & (\INPUT_BRIDGE|BRIDGE|count[27]~89  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [28] & (!\INPUT_BRIDGE|BRIDGE|count[27]~89  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[28]~91  = CARRY((\INPUT_BRIDGE|BRIDGE|count [28] & !\INPUT_BRIDGE|BRIDGE|count[27]~89 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[27]~89 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[28]~90_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[28]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[28]~90 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N25
dffeas \INPUT_BRIDGE|BRIDGE|count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[29]~92 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[29]~92_combout  = (\INPUT_BRIDGE|BRIDGE|count [29] & (!\INPUT_BRIDGE|BRIDGE|count[28]~91 )) # (!\INPUT_BRIDGE|BRIDGE|count [29] & ((\INPUT_BRIDGE|BRIDGE|count[28]~91 ) # (GND)))
// \INPUT_BRIDGE|BRIDGE|count[29]~93  = CARRY((!\INPUT_BRIDGE|BRIDGE|count[28]~91 ) # (!\INPUT_BRIDGE|BRIDGE|count [29]))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[28]~91 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[29]~92_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[29]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[29]~92 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|BRIDGE|count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N27
dffeas \INPUT_BRIDGE|BRIDGE|count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[30]~94 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[30]~94_combout  = (\INPUT_BRIDGE|BRIDGE|count [30] & (\INPUT_BRIDGE|BRIDGE|count[29]~93  $ (GND))) # (!\INPUT_BRIDGE|BRIDGE|count [30] & (!\INPUT_BRIDGE|BRIDGE|count[29]~93  & VCC))
// \INPUT_BRIDGE|BRIDGE|count[30]~95  = CARRY((\INPUT_BRIDGE|BRIDGE|count [30] & !\INPUT_BRIDGE|BRIDGE|count[29]~93 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|BRIDGE|count[29]~93 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[30]~94_combout ),
	.cout(\INPUT_BRIDGE|BRIDGE|count[30]~95 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[30]~94 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|BRIDGE|count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N29
dffeas \INPUT_BRIDGE|BRIDGE|count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|count[31]~96 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|count[31]~96_combout  = \INPUT_BRIDGE|BRIDGE|count [31] $ (\INPUT_BRIDGE|BRIDGE|count[30]~95 )

	.dataa(\INPUT_BRIDGE|BRIDGE|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|BRIDGE|count[30]~95 ),
	.combout(\INPUT_BRIDGE|BRIDGE|count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[31]~96 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|BRIDGE|count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y36_N31
dffeas \INPUT_BRIDGE|BRIDGE|count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|count[13]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~7 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~7_combout  = (!\INPUT_BRIDGE|BRIDGE|count [26] & (!\INPUT_BRIDGE|BRIDGE|count [27] & (!\INPUT_BRIDGE|BRIDGE|count [25] & !\INPUT_BRIDGE|BRIDGE|count [24])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [26]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [27]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [25]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [24]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~7 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~8 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~8_combout  = (!\INPUT_BRIDGE|BRIDGE|count [30] & (!\INPUT_BRIDGE|BRIDGE|count [29] & !\INPUT_BRIDGE|BRIDGE|count [28]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [30]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [29]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [28]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~8 .lut_mask = 16'h0003;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~6 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~6_combout  = (!\INPUT_BRIDGE|BRIDGE|count [23] & (!\INPUT_BRIDGE|BRIDGE|count [22] & (!\INPUT_BRIDGE|BRIDGE|count [20] & !\INPUT_BRIDGE|BRIDGE|count [21])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [23]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [22]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [20]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [21]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~5 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~5_combout  = (!\INPUT_BRIDGE|BRIDGE|count [16] & (!\INPUT_BRIDGE|BRIDGE|count [19] & (!\INPUT_BRIDGE|BRIDGE|count [18] & !\INPUT_BRIDGE|BRIDGE|count [17])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [16]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [19]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [18]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [17]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~5 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~9 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~9_combout  = (\INPUT_BRIDGE|BRIDGE|LessThan1~7_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan1~8_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan1~6_combout  & \INPUT_BRIDGE|BRIDGE|LessThan1~5_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan1~7_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|LessThan1~8_combout ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan1~6_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~9 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N8
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~0_combout  = (!\INPUT_BRIDGE|BRIDGE|count [3] & (((!\INPUT_BRIDGE|BRIDGE|count [0] & !\INPUT_BRIDGE|BRIDGE|count [1])) # (!\INPUT_BRIDGE|BRIDGE|count [2])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [3]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [0]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [1]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~0 .lut_mask = 16'h0155;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~1_combout  = (!\INPUT_BRIDGE|BRIDGE|count [5] & (!\INPUT_BRIDGE|BRIDGE|count [6] & (!\INPUT_BRIDGE|BRIDGE|count [4] & !\INPUT_BRIDGE|BRIDGE|count [7])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [5]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [6]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [4]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~3 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~3_combout  = (!\INPUT_BRIDGE|BRIDGE|count [14] & (!\INPUT_BRIDGE|BRIDGE|count [12] & (!\INPUT_BRIDGE|BRIDGE|count [15] & !\INPUT_BRIDGE|BRIDGE|count [13])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [14]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [12]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [15]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [13]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~3 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y37_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~2 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~2_combout  = (!\INPUT_BRIDGE|BRIDGE|count [10] & (!\INPUT_BRIDGE|BRIDGE|count [8] & (!\INPUT_BRIDGE|BRIDGE|count [11] & !\INPUT_BRIDGE|BRIDGE|count [9])))

	.dataa(\INPUT_BRIDGE|BRIDGE|count [10]),
	.datab(\INPUT_BRIDGE|BRIDGE|count [8]),
	.datac(\INPUT_BRIDGE|BRIDGE|count [11]),
	.datad(\INPUT_BRIDGE|BRIDGE|count [9]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~2 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~4 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~4_combout  = (\INPUT_BRIDGE|BRIDGE|LessThan1~0_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan1~1_combout  & (\INPUT_BRIDGE|BRIDGE|LessThan1~3_combout  & \INPUT_BRIDGE|BRIDGE|LessThan1~2_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan1~0_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|LessThan1~1_combout ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan1~3_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~4 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y36_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|LessThan1~10 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|LessThan1~10_combout  = (\INPUT_BRIDGE|BRIDGE|count [31]) # ((\INPUT_BRIDGE|BRIDGE|LessThan1~9_combout  & \INPUT_BRIDGE|BRIDGE|LessThan1~4_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|count [31]),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan1~9_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~10 .lut_mask = 16'hFCCC;
defparam \INPUT_BRIDGE|BRIDGE|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector2~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector2~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & (!\INPUT_BRIDGE|BRIDGE|u_state.000~q  & ((\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & 
// ((\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ) # ((!\INPUT_BRIDGE|BRIDGE|u_state.000~q  & \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datab(\INPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector2~0 .lut_mask = 16'h7350;
defparam \INPUT_BRIDGE|BRIDGE|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N21
dffeas \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector0~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector0~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & ((\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ) # ((!\INPUT_BRIDGE|BRIDGE|u_state.000~q  & !\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & (((!\INPUT_BRIDGE|BRIDGE|u_state.000~q  & !\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datab(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector0~0 .lut_mask = 16'h888F;
defparam \INPUT_BRIDGE|BRIDGE|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector0~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector0~1_combout  = (!\INPUT_BRIDGE|BRIDGE|Selector0~0_combout  & !\INPUT_BRIDGE|BRIDGE|count[13]~33_combout )

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|Selector0~0_combout ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|count[13]~33_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector0~1 .lut_mask = 16'h0033;
defparam \INPUT_BRIDGE|BRIDGE|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y36_N25
dffeas \INPUT_BRIDGE|BRIDGE|u_state.000 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_state.000 .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector5~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector5~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (\INPUT_BRIDGE|BRIDGE|u_state.000~q  & ((\INPUT_BRIDGE|BRIDGE|Equal0~2_combout ) # (!\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q )))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (((\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ))))

	.dataa(\INPUT_BRIDGE|BRIDGE|Equal0~2_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector5~0 .lut_mask = 16'hB3C0;
defparam \INPUT_BRIDGE|BRIDGE|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|Selector5~1 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|Selector5~1_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (((!\INPUT_BRIDGE|BRIDGE|Selector5~0_combout )))) # (!\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout  & 
// (!\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout  & \INPUT_BRIDGE|BRIDGE|Selector5~0_combout )))

	.dataa(\INPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.datad(\INPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|Selector5~1 .lut_mask = 16'h02CC;
defparam \INPUT_BRIDGE|BRIDGE|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N31
dffeas \INPUT_BRIDGE|BRIDGE|u_send_sig (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_send_sig .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_send_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout  = (\INPUT_BRIDGE|BRIDGE|u_send_sig~q  & (((\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q 
// ))) # (!\INPUT_BRIDGE|BRIDGE|u_send_sig~q  & (((\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & \INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ))))

	.dataa(\INPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 .lut_mask = 16'hF222;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y36_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout  = (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & ((\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ) # (\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37 .lut_mask = 16'h00FA;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y34_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y34_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y34_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N0
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N2
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N4
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N5
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N6
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N7
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N8
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N9
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N10
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N11
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N12
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N13
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N14
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N15
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N16
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N17
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N18
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N19
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N20
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N21
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N22
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N23
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 )) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & 
// ((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ) # (GND)))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  = CARRY((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N27
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  $ (GND))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  & VCC))
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95  = CARRY((\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & !\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ),
	.cout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y33_N30
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout  = \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31] $ (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X91_Y33_N31
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N26
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout  = ((!\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31] & ((!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout )))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36 .lut_mask = 16'h1F5F;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y34_N1
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y34_N3
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~36_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|u_data_out[2]~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|u_data_out[2]~0_combout  = (\INPUT_BRIDGE|BRIDGE|u_data_out [2]) # ((!\INPUT_BRIDGE|BRIDGE|u_state.000~q  & \INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|u_data_out [2]),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|u_data_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_data_out[2]~0 .lut_mask = 16'hF3F0;
defparam \INPUT_BRIDGE|BRIDGE|u_data_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y38_N29
dffeas \INPUT_BRIDGE|BRIDGE|u_data_out[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|u_data_out[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|u_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|u_data_out[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|u_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y37_N28
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q  & (((\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2])))) # (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q  & ((\INPUT_BRIDGE|BRIDGE|u_send_sig~q  & 
// ((\INPUT_BRIDGE|BRIDGE|u_data_out [2]))) # (!\INPUT_BRIDGE|BRIDGE|u_send_sig~q  & (\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datab(\INPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]),
	.datad(\INPUT_BRIDGE|BRIDGE|u_data_out [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0 .lut_mask = 16'hF4B0;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y37_N29
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y34_N24
cycloneive_lcell_comb \INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 (
// Equation(s):
// \INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & (\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & ((\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2])))) # 
// (!\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & (((!\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ))))

	.dataa(\INPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 .lut_mask = 16'hA303;
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y34_N25
dffeas \INPUT_BRIDGE|UART_PORT|UART_TX|tx_data (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|tx_data .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|UART_PORT|UART_TX|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0] $ (VCC)
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33  = CARRY(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \CLK_DIV|clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_DIV|clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_DIV|clk~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK_DIV|clk~clkctrl .clock_type = "global clock";
defparam \CLK_DIV|clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0] $ (VCC)
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34  = CARRY(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0])

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .lut_mask = 16'h33CC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~0 .lut_mask = 16'h00F0;
defparam \BUS|Bus_Arbiter1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector4~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector4~1_combout  = (\BUS|Bus_Arbiter1|Selector4~0_combout  & (((!\BUS|Bus_Arbiter1|slave_sel_done~q  & \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q )) # (!\BUS|Bus_Arbiter1|arbiter_state.000~q ))) # 
// (!\BUS|Bus_Arbiter1|Selector4~0_combout  & (!\BUS|Bus_Arbiter1|slave_sel_done~q  & (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector4~1 .lut_mask = 16'h30BA;
defparam \BUS|Bus_Arbiter1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N29
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector3~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector3~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & (((!\BUS|Bus_Arbiter1|slave_sel_done~q  & \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q )) # (!\BUS|Bus_Arbiter1|arbiter_state.000~q ))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q  & (!\BUS|Bus_Arbiter1|slave_sel_done~q  & (\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector3~0 .lut_mask = 16'h30BA;
defparam \BUS|Bus_Arbiter1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N27
dffeas \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000 .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44  = CARRY(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43 .lut_mask = 16'h55AA;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .lut_mask = 16'h1000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1])) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h070F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5 .lut_mask = 16'h0800;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0] $ (VCC)
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34  = CARRY(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .lut_mask = 16'h33CC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41 .lut_mask = 16'h2200;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout 
// ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42 .lut_mask = 16'h00B0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb trans_done(
// Equation(s):
// \trans_done~combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\trans_done~combout ),
	.cout());
// synopsys translate_off
defparam trans_done.lut_mask = 16'hFFF0;
defparam trans_done.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & (\rst~input_o  & (!\trans_done~combout  & \BUS|Bus_Arbiter1|comb~0_combout )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datab(\rst~input_o ),
	.datac(\trans_done~combout ),
	.datad(\BUS|Bus_Arbiter1|comb~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 .lut_mask = 16'h0800;
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N11
dffeas \BUS|Bus_Arbiter1|previous_m1_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|m1_grant~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_m1_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_m1_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_m1_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector7~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector7~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # ((!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (!\BUS|Bus_Arbiter1|slave_sel_done~q  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector7~0 .lut_mask = 16'hBA30;
defparam \BUS|Bus_Arbiter1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N21
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector14~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector14~2_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ) # ((\BUS|Bus_Arbiter1|previous_m1_grant~q ) # 
// (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|previous_m1_grant~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector14~2 .lut_mask = 16'h3332;
defparam \BUS|Bus_Arbiter1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector8~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector8~0_combout  = (\BUS|Bus_Arbiter1|Selector4~0_combout  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ) # ((!\BUS|Bus_Arbiter1|slave_sel_done~q  & \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )))) # 
// (!\BUS|Bus_Arbiter1|Selector4~0_combout  & (!\BUS|Bus_Arbiter1|slave_sel_done~q  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|Selector4~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector8~0 .lut_mask = 16'hBA30;
defparam \BUS|Bus_Arbiter1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N23
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector14~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector14~3_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|Selector14~2_combout  & !\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|Selector14~2_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector14~3 .lut_mask = 16'h0010;
defparam \BUS|Bus_Arbiter1|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~0_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~0 .lut_mask = 16'h000F;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~3_combout  = (!\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ) # (!\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~3 .lut_mask = 16'h0E0F;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & !\BUS|Bus_Arbiter1|arbiter_busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7 .lut_mask = 16'h000F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \BUS|Bus_Arbiter1|previous_m2_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BUS|Bus_Arbiter1|m2_grant~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_m2_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_m2_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_m2_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector15~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector15~0_combout  = (\BUS|Bus_Arbiter1|previous_m2_grant~q  & !\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|previous_m2_grant~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector15~0 .lut_mask = 16'h00F0;
defparam \BUS|Bus_Arbiter1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~0_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~0 .lut_mask = 16'h000F;
defparam \BUS|Bus_Arbiter1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector15~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector15~1_combout  = ((\BUS|Bus_Arbiter1|Selector15~0_combout  & (\BUS|Bus_Arbiter1|slave_sel[0]~0_combout  & !\BUS|Bus_Arbiter1|Selector11~0_combout ))) # (!\BUS|Bus_Arbiter1|Selector16~0_combout )

	.dataa(\BUS|Bus_Arbiter1|Selector15~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector15~1 .lut_mask = 16'h08FF;
defparam \BUS|Bus_Arbiter1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N13
dffeas \BUS|Bus_Arbiter1|m2_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m2_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m2_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m2_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (!\BUS|Bus_Arbiter1|m2_grant~q  & \BUS|Bus_Arbiter1|bus_busy~q ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .lut_mask = 16'h0C00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) 
// # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .lut_mask = 16'hBBBA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N3
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0] $ (VCC)
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40  = CARRY(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0])

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 .lut_mask = 16'h33CC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m2_grant~q )

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35 .lut_mask = 16'h00CC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~61 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36 .lut_mask = 16'h00CC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m2_grant~q )

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0 .lut_mask = 16'hCC00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_grant[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout  = \BUS|Bus_Arbiter1|bus_grant [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_grant [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N9
dffeas \BUS|Bus_Arbiter1|previous_grant[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector13~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector13~0_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & (\BUS|Bus_Arbiter1|Selector16~0_combout  & ((\BUS|Bus_Arbiter1|previous_grant [0]) # (!\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ))))

	.dataa(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ),
	.datac(\BUS|Bus_Arbiter1|previous_grant [0]),
	.datad(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector13~0 .lut_mask = 16'h5100;
defparam \BUS|Bus_Arbiter1|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout  = (\BUS|Bus_Arbiter1|m1_grant~q ) # (!\BUS|Bus_Arbiter1|bus_busy~q )

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4 .lut_mask = 16'hAAFF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_state~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_state~0_combout  = (\INPUT_BRIDGE|BRIDGE|m_state~q  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )) # (!\INPUT_BRIDGE|BRIDGE|m_state~q  & (((\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & 
// !\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ))))

	.dataa(\INPUT_BRIDGE|BRIDGE|m_state~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_state~0 .lut_mask = 16'h2272;
defparam \INPUT_BRIDGE|BRIDGE|m_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N23
dffeas \INPUT_BRIDGE|BRIDGE|m_state (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_state~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_state .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[7]~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout  = (\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & (!\INPUT_BRIDGE|BRIDGE|m_state~q  & !\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|m_state~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7]~0 .lut_mask = 16'h000C;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_instruction~0 (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_instruction~0_combout  = (\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ) # ((\INPUT_BRIDGE|BRIDGE|m_state~q  & (\INPUT_BRIDGE|BRIDGE|m_instruction [1] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))

	.dataa(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.datab(\INPUT_BRIDGE|BRIDGE|m_state~q ),
	.datac(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_instruction~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_instruction~0 .lut_mask = 16'hAAEA;
defparam \INPUT_BRIDGE|BRIDGE|m_instruction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \INPUT_BRIDGE|BRIDGE|m_instruction[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_instruction~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_instruction[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ) # 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & !\INPUT_BRIDGE|BRIDGE|m_instruction [1])))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & 
// !\INPUT_BRIDGE|BRIDGE|m_instruction [1]))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~4_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5 .lut_mask = 16'h888F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # (!\INPUT_BRIDGE|BRIDGE|m_instruction [1])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56 .lut_mask = 16'h2233;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout )))) # 
// (!\BUS|Bus_Arbiter1|bus_busy~q  & (\BUS|Bus_Arbiter1|arbiter_busy~q  & ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .lut_mask = 16'hC0FA;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 .lut_mask = 16'h4444;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout  & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 .lut_mask = 16'h0437;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout )))) # (!\BUS|Bus_Arbiter1|bus_busy~q  & (!\BUS|Bus_Arbiter1|arbiter_busy~q  & 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7 .lut_mask = 16'hC0C5;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~7_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 .lut_mask = 16'h0504;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6 .lut_mask = 16'hFFE0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector53~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m1_slave[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \BUS|Bus_Arbiter1|rx_m1_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m2_slave[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector17~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector17~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [0])) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (\BUS|Bus_Arbiter1|rx_m2_slave [0])) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m1_slave [0])))))

	.dataa(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector17~0 .lut_mask = 16'hAAB8;
defparam \BUS|Bus_Arbiter1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~1_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & (((\BUS|Bus_Arbiter1|comb~0_combout ) # (\BUS|Bus_Arbiter1|arbiter_state~15_combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|comb~0_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~1 .lut_mask = 16'h3331;
defparam \BUS|Bus_Arbiter1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector17~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector17~1_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|Selector16~1_combout  & (\BUS|Bus_Arbiter1|Selector17~0_combout )) # (!\BUS|Bus_Arbiter1|Selector16~1_combout  & 
// ((\BUS|Bus_Arbiter1|previous_slave_sel [0])))))

	.dataa(\BUS|Bus_Arbiter1|Selector17~0_combout ),
	.datab(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.datac(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector17~1 .lut_mask = 16'h0A0C;
defparam \BUS|Bus_Arbiter1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \BUS|Bus_Arbiter1|slave_sel[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_sel[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout  = \BUS|Bus_Arbiter1|slave_sel [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_sel [0]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N23
dffeas \BUS|Bus_Arbiter1|previous_slave_sel[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_slave_sel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_slave_sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder_combout  = \BUS|Bus_Arbiter1|slave_sel [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_sel [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N13
dffeas \BUS|Bus_Arbiter1|previous_slave_sel[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_slave_sel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_slave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~1_combout  = (\BUS|Bus_Arbiter1|rx_m1_slave [1] & (\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m1_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0])))) # (!\BUS|Bus_Arbiter1|rx_m1_slave [1] & 
// (!\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m1_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0]))))

	.dataa(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.datab(\BUS|Bus_Arbiter1|rx_m1_slave [0]),
	.datac(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.datad(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~1 .lut_mask = 16'h8241;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector9~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector9~0_combout  = (\BUS|Bus_Arbiter1|slave_sel[0]~2_combout  & (((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q  & !\BUS|Bus_Arbiter1|slave_sel[0]~1_combout )))) # (!\BUS|Bus_Arbiter1|slave_sel[0]~2_combout  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q  & !\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel[0]~2_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector9~0 .lut_mask = 16'h44F4;
defparam \BUS|Bus_Arbiter1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector9~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector9~1_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|Selector9~0_combout ) # ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & !\trans_done~combout )))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// (((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q  & !\trans_done~combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|Selector9~0_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector9~1 .lut_mask = 16'h88F8;
defparam \BUS|Bus_Arbiter1|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~5 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~5_combout  = (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & (\BUS|Bus_Arbiter1|slave_sel[0]~4_combout  & ((\trans_done~combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel[0]~4_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~5 .lut_mask = 16'h4404;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N29
dffeas \BUS|Bus_Arbiter1|bus_grant[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_sel[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[0] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|previous_grant[1]~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout  = \BUS|Bus_Arbiter1|bus_grant [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|bus_grant [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[1]~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|previous_grant[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N1
dffeas \BUS|Bus_Arbiter1|previous_grant[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|previous_grant[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|previous_slave_sel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|previous_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|previous_grant[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|previous_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector12~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector12~0_combout  = ((!\BUS|Bus_Arbiter1|Selector11~0_combout  & (\BUS|Bus_Arbiter1|previous_grant [1] & \BUS|Bus_Arbiter1|slave_sel[0]~0_combout ))) # (!\BUS|Bus_Arbiter1|Selector16~0_combout )

	.dataa(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector16~0_combout ),
	.datac(\BUS|Bus_Arbiter1|previous_grant [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel[0]~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector12~0 .lut_mask = 16'h7333;
defparam \BUS|Bus_Arbiter1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N9
dffeas \BUS|Bus_Arbiter1|bus_grant[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_sel[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_grant[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \BUS|Bus_mux1|m2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m2_rx_data~0_combout  = (!\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|slave_sel [0] & \BUS|Bus_Arbiter1|bus_grant [1])))

	.dataa(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [0]),
	.datad(\BUS|Bus_Arbiter1|bus_grant [1]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m2_rx_data~0 .lut_mask = 16'h1000;
defparam \BUS|Bus_mux1|m2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  = ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .lut_mask = 16'h0F7F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .lut_mask = 16'h2000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6 .lut_mask = 16'h0030;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7 .lut_mask = 16'h0300;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'h8808;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .lut_mask = 16'h000F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .lut_mask = 16'hCCEC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .lut_mask = 16'h5444;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'hEA00;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .lut_mask = 16'h2000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  = (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout 
// )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3 .lut_mask = 16'hF7FF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout )) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4 .lut_mask = 16'h3313;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'h0800;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .lut_mask = 16'hFFE0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'h8000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hFFEC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout )))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hCCC0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 .lut_mask = 16'h0004;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m1_grant~q )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout )))

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2 .lut_mask = 16'hB8B8;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N27
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector54~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout  = (\BUS|Bus_Arbiter1|m1_grant~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .lut_mask = 16'h8888;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0 .lut_mask = 16'hCF00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout  = \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] $ (VCC)
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15  = CARRY(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q 
// )))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q 
// ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 .lut_mask = 16'hDC50;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N5
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter 
// [1] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ) # (GND)))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  = CARRY((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N7
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  $ (GND))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  & VCC))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19  = CARRY((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N9
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter 
// [3] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) # (GND)))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  = CARRY((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N11
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  $ (GND))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  & VCC))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23  = CARRY((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N13
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter 
// [5] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) # (GND)))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  = CARRY((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N15
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  $ (GND))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  & VCC))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27  = CARRY((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N17
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter 
// [7] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) # (GND)))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  = CARRY((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N19
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  $ (GND))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  & VCC))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31  = CARRY((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N21
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter 
// [9] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) # (GND)))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  = CARRY((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N23
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  $ (GND))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  & VCC))
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35  = CARRY((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.cout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N25
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout  = \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] $ (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y35_N27
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1 .lut_mask = 16'h0100;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4 .lut_mask = 16'h4000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .lut_mask = 16'h0111;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .lut_mask = 16'hF000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & 
// (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .lut_mask = 16'hFF08;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N5
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & 
// ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0 .lut_mask = 16'hA820;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ) # 
// ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  & !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 .lut_mask = 16'h0C0E;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N7
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~0_combout ),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1 .lut_mask = 16'hAAFA;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .lut_mask = 16'h5A00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N29
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 .lut_mask = 16'h7800;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y33_N17
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .lut_mask = 16'h0FFF;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout )))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0]~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .lut_mask = 16'hD200;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y33_N7
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5 .lut_mask = 16'h4050;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q 
// )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  & 
// (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .lut_mask = 16'hC0EA;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N27
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ) # (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .lut_mask = 16'hFCFC;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 .lut_mask = 16'hEE44;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N13
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ),
	.asdata(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter 
// [2]) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 .lut_mask = 16'h0F0B;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  & ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 .lut_mask = 16'h0222;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout 
// ))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 .lut_mask = 16'h5702;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N3
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  = (!\BUS|Bus_Arbiter1|slave_sel [0] & (!\BUS|Bus_Arbiter1|bus_grant [0] & (\BUS|Bus_Arbiter1|bus_grant [1] & \BUS|Bus_Arbiter1|slave_sel [1])))

	.dataa(\BUS|Bus_Arbiter1|slave_sel [0]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [0]),
	.datac(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datad(\BUS|Bus_Arbiter1|slave_sel [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0 .lut_mask = 16'h1000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & 
// \BUS|Bus_mux1|m1_rx_data~1_combout )))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & ((\BUS|Bus_mux1|m1_rx_data~1_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .lut_mask = 16'hECA0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 .lut_mask = 16'h0300;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ) # 
// (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ) # (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 .lut_mask = 16'h7770;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N21
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 .lut_mask = 16'h0702;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N17
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 .lut_mask = 16'h3F30;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .lut_mask = 16'h3C00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N15
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .lut_mask = 16'h7800;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N25
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  = \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .lut_mask = 16'h6AAA;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 .lut_mask = 16'h2A20;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N23
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 .lut_mask = 16'hF080;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout 
// )))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ) # ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout 
// ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .lut_mask = 16'h7350;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N21
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h1515;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N27
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1 .lut_mask = 16'h0300;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~0_combout  = (!\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [1] & (\BUS|Bus_Arbiter1|slave_sel [0] & \BUS|Bus_Arbiter1|bus_grant [0])))

	.dataa(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [0]),
	.datad(\BUS|Bus_Arbiter1|bus_grant [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~0 .lut_mask = 16'h1000;
defparam \BUS|Bus_mux1|m1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  & ((\BUS|Bus_mux1|m1_rx_data~1_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2 .lut_mask = 16'hCCA0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 .lut_mask = 16'hDCFC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~11_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12 .lut_mask = 16'hA000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .lut_mask = 16'h0200;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ) # 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .lut_mask = 16'h00BA;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .lut_mask = 16'h0E0A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'h0080;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .lut_mask = 16'hFFEC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3 .lut_mask = 16'hCCC8;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1 .lut_mask = 16'hFCF0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .lut_mask = 16'hEAE0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~1_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2 .lut_mask = 16'hC0C8;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count 
// [31]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5 .lut_mask = 16'h0088;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4 .lut_mask = 16'hC800;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5_combout  & 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~12_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6 .lut_mask = 16'hFF2A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~3_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~2_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~6_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector55~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  = ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3])

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .lut_mask = 16'h373F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~1_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~2_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .lut_mask = 16'h8000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .lut_mask = 16'h0001;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~6_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .lut_mask = 16'h1000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .lut_mask = 16'hA000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3] & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2])) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .lut_mask = 16'h1333;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .lut_mask = 16'hC000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout )) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4 .lut_mask = 16'h00DF;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3 .lut_mask = 16'h5505;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2 .lut_mask = 16'h0080;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .lut_mask = 16'hA888;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11 .lut_mask = 16'hAA20;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~11_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .lut_mask = 16'hAAEA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector39~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .lut_mask = 16'h0080;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  
// & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .lut_mask = 16'h1000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8 .lut_mask = 16'hFBFA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .lut_mask = 16'h00EA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1 .lut_mask = 16'hEECC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9 .lut_mask = 16'h0100;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout 
// )))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .lut_mask = 16'hDC50;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .lut_mask = 16'hF8F0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector44~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .lut_mask = 16'h0F00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~38_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2 .lut_mask = 16'h0222;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5 .lut_mask = 16'hFFA8;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46 .lut_mask = 16'hD0C0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout )))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~9_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .lut_mask = 16'hC0F0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10 .lut_mask = 16'h0010;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout  
// & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .lut_mask = 16'h5444;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N17
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37 .lut_mask = 16'h000F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .lut_mask = 16'h0A0F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0 .lut_mask = 16'h0002;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout )))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .lut_mask = 16'h5140;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout 
//  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1 .lut_mask = 16'h00F4;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout  & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~5_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|read_en~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1 .lut_mask = 16'hF0E2;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y34_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q )) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (((!\BUS|Bus_mux1|m2_rx_data~0_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0 .lut_mask = 16'h553F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\BUS|Bus_mux1|m2_rx_data~0_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datac(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .lut_mask = 16'hEC20;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N2
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 .lut_mask = 16'h1100;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 .lut_mask = 16'h020E;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N25
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 .lut_mask = 16'h7722;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] $ (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1])))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .lut_mask = 16'h3C00;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N31
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] $ (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .lut_mask = 16'h7800;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N21
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  = \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] $ (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .lut_mask = 16'h78F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout )))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Add0~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 .lut_mask = 16'h2A20;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N15
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 .lut_mask = 16'hE0C0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ) # 
// (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q )))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 .lut_mask = 16'h54FC;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N13
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .lut_mask = 16'h44F4;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N19
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .lut_mask = 16'h0100;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N17
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N26
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1 .lut_mask = 16'hF300;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1 .lut_mask = 16'hCECE;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] $ (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 .lut_mask = 16'h7800;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N29
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N2
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .lut_mask = 16'h0FFF;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N22
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] $ (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout )))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .lut_mask = 16'hD200;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N23
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .lut_mask = 16'h1000;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N6
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout  = \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] $ (VCC)
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15  = CARRY(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0])

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 .lut_mask = 16'h55AA;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 .lut_mask = 16'hD5C0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N7
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ) # (GND)))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  = CARRY((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[0]~15 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .lut_mask = 16'h3C3F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N9
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N10
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  $ (GND))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17  & VCC))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19  = CARRY((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[1]~17 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .lut_mask = 16'hA50A;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N11
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) # (GND)))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  = CARRY((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[2]~19 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .lut_mask = 16'h5A5F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N13
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N14
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  $ (GND))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21  & VCC))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23  = CARRY((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[3]~21 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .lut_mask = 16'hC30C;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N15
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) # (GND)))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  = CARRY((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[4]~23 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .lut_mask = 16'h3C3F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N17
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  $ (GND))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25  & VCC))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27  = CARRY((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6] & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[5]~25 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .lut_mask = 16'hC30C;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N19
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N20
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7] & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) # (GND)))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  = CARRY((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[6]~27 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .lut_mask = 16'h3C3F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N21
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N22
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  $ (GND))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29  & VCC))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31  = CARRY((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[7]~29 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .lut_mask = 16'hA50A;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N23
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 )) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & 
// ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) # (GND)))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  = CARRY((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[8]~31 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .lut_mask = 16'h3C3F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N25
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N26
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  $ (GND))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33  & VCC))
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35  = CARRY((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[9]~33 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.cout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .lut_mask = 16'hA50A;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N27
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout  = \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35  $ (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.cin(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[10]~35 ),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .lut_mask = 16'h0FF0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y35_N29
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.sload(gnd),
	.ena(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N2
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [3]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [5]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [4]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [6]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4 .lut_mask = 16'h0001;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [10]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [9]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [8]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [7]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5 .lut_mask = 16'h0001;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N0
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3 .lut_mask = 16'h0010;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout  & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [11]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~4_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~5_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6 .lut_mask = 16'h4000;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N0
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2 .lut_mask = 16'h5010;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout  & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .lut_mask = 16'hCCEC;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N5
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N14
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout )))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_BURST_GAP~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 .lut_mask = 16'hA280;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N20
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ) # ((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 .lut_mask = 16'h0D0C;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N21
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N26
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] $ (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[2]~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .lut_mask = 16'h3C00;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N27
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & ((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .lut_mask = 16'h0103;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N10
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ) # (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .lut_mask = 16'hFFF0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan5~0_combout ),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state~8_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 .lut_mask = 16'hEE44;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N13
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~0_combout ),
	.asdata(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N6
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .lut_mask = 16'hF222;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y33_N7
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]) # ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 .lut_mask = 16'h5455;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout  & ((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~6_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 .lut_mask = 16'h002A;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout  & ((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout )))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 .lut_mask = 16'h3074;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N5
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector50~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N0
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\BUS|Bus_mux1|m2_rx_data~0_combout  & 
// ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datab(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h0C2E;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|always0~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|always0~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|always0~0 .lut_mask = 16'h2000;
defparam \INCREMENT|SLAVE_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|always0~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|always0~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & \INCREMENT|SLAVE_PORT|always0~0_combout 
// )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datad(\INCREMENT|SLAVE_PORT|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|always0~1 .lut_mask = 16'h2000;
defparam \INCREMENT|SLAVE_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|always0~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|always0~2_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & \INCREMENT|SLAVE_PORT|always0~0_combout 
// )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datad(\INCREMENT|SLAVE_PORT|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|always0~2 .lut_mask = 16'h4000;
defparam \INCREMENT|SLAVE_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector1~0_combout  = (\INCREMENT|SLAVE_PORT|state.001~q  & (((!\INCREMENT|SLAVE_PORT|state.SPLIT~q )) # (!\INCREMENT|SLAVE_PORT|always0~1_combout ))) # (!\INCREMENT|SLAVE_PORT|state.001~q  & (\INCREMENT|SLAVE_PORT|always0~2_combout 
//  & ((!\INCREMENT|SLAVE_PORT|state.SPLIT~q ) # (!\INCREMENT|SLAVE_PORT|always0~1_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|state.001~q ),
	.datab(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.datac(\INCREMENT|SLAVE_PORT|state.SPLIT~q ),
	.datad(\INCREMENT|SLAVE_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector1~0 .lut_mask = 16'h3F2A;
defparam \INCREMENT|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\INCREMENT|SLAVE_PORT|slave_valid~q  & \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout )

	.dataa(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hAA00;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\INCREMENT|SLAVE_PORT|slave_valid~q  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout )))

	.dataa(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .lut_mask = 16'hF088;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N13
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ))) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hC0EA;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N19
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]))) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h3404;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N29
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N26
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h480C;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N27
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N22
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hC0F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  $ (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'h4848;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N25
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  & 
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h48C0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N31
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h1555;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y36_N6
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h0F00;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y36_N7
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector5~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector5~0_combout  = (\INCREMENT|SLAVE_PORT|state.SPLIT~q ) # ((\INCREMENT|SLAVE_PORT|state.VALID~q  & ((!\INCREMENT|SLAVE_PORT|slave_valid~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ))))

	.dataa(\INCREMENT|SLAVE_PORT|state.SPLIT~q ),
	.datab(\INCREMENT|SLAVE_PORT|state.VALID~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector5~0 .lut_mask = 16'hAEEE;
defparam \INCREMENT|SLAVE_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector3~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector3~0_combout  = (!\INCREMENT|SLAVE_PORT|always0~1_combout  & \INCREMENT|SLAVE_PORT|Selector5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.datad(\INCREMENT|SLAVE_PORT|Selector5~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector3~0 .lut_mask = 16'h0F00;
defparam \INCREMENT|SLAVE_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N19
dffeas \INCREMENT|SLAVE_PORT|state.VALID (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|state.VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|state.VALID .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|state.VALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N10
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector1~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector1~1_combout  = (\INCREMENT|SLAVE_PORT|Selector1~0_combout  & (((!\INCREMENT|SLAVE_PORT|slave_valid~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q )) # (!\INCREMENT|SLAVE_PORT|state.VALID~q )))

	.dataa(\INCREMENT|SLAVE_PORT|Selector1~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|state.VALID~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector1~1 .lut_mask = 16'h2AAA;
defparam \INCREMENT|SLAVE_PORT|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N11
dffeas \INCREMENT|SLAVE_PORT|state.001 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|state.001 .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector0~0_combout  = (\INCREMENT|SLAVE_PORT|state.VALID~q  & ((!\INCREMENT|SLAVE_PORT|slave_valid~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|state.VALID~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector0~0 .lut_mask = 16'h0CCC;
defparam \INCREMENT|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector2~0_combout  = (\INCREMENT|SLAVE_PORT|state.001~q  & (((\INCREMENT|SLAVE_PORT|always0~1_combout  & \INCREMENT|SLAVE_PORT|Selector0~0_combout )))) # (!\INCREMENT|SLAVE_PORT|state.001~q  & 
// ((\INCREMENT|SLAVE_PORT|always0~2_combout ) # ((\INCREMENT|SLAVE_PORT|always0~1_combout  & \INCREMENT|SLAVE_PORT|Selector0~0_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|state.001~q ),
	.datab(\INCREMENT|SLAVE_PORT|always0~2_combout ),
	.datac(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.datad(\INCREMENT|SLAVE_PORT|Selector0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector2~0 .lut_mask = 16'hF444;
defparam \INCREMENT|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N9
dffeas \INCREMENT|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N2
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector0~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector0~1_combout  = (\INCREMENT|SLAVE_PORT|Selector0~0_combout ) # ((\INCREMENT|SLAVE_PORT|state.SPLIT~q  & !\INCREMENT|SLAVE_PORT|always0~1_combout ))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|state.SPLIT~q ),
	.datac(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.datad(\INCREMENT|SLAVE_PORT|Selector0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector0~1 .lut_mask = 16'hFF0C;
defparam \INCREMENT|SLAVE_PORT|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N3
dffeas \INCREMENT|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & ((!\INCREMENT|SLAVE_PORT|slave_valid~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|slave_valid~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .lut_mask = 16'h003F;
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N9
dffeas \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & (\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q  & !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_OUT_PORT|data_idle~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0 .lut_mask = 16'h0030;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  = (\BUS|Bus_mux1|m2_rx_data~0_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout )))) # (!\BUS|Bus_mux1|m2_rx_data~0_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ))))

	.dataa(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1 .lut_mask = 16'hF888;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .lut_mask = 16'hBAFA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N7
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \mode_switch~input (
	.i(mode_switch),
	.ibar(gnd),
	.o(\mode_switch~input_o ));
// synopsys translate_off
defparam \mode_switch~input .bus_hold = "false";
defparam \mode_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(gnd),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 .lut_mask = 16'hCC00;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N5
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \button1_raw~input (
	.i(button1_raw),
	.ibar(gnd),
	.o(\button1_raw~input_o ));
// synopsys translate_off
defparam \button1_raw~input .bus_hold = "false";
defparam \button1_raw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N10
cycloneive_lcell_comb \INCREMENT|inc1|Selector10~4 (
// Equation(s):
// \INCREMENT|inc1|Selector10~4_combout  = (\mode_switch~input_o  & !\button1_raw~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mode_switch~input_o ),
	.datad(\button1_raw~input_o ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector10~4 .lut_mask = 16'h00F0;
defparam \INCREMENT|inc1|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N20
cycloneive_lcell_comb \INCREMENT|inc1|always0~0 (
// Equation(s):
// \INCREMENT|inc1|always0~0_combout  = (\mode_switch~input_o  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ))

	.dataa(\mode_switch~input_o ),
	.datab(gnd),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|always0~0 .lut_mask = 16'hA000;
defparam \INCREMENT|inc1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N28
cycloneive_lcell_comb \INCREMENT|inc1|Selector10~6 (
// Equation(s):
// \INCREMENT|inc1|Selector10~6_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & \INCREMENT|inc1|inc_state.DATA_SEND~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector10~6 .lut_mask = 16'hF000;
defparam \INCREMENT|inc1|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N2
cycloneive_lcell_comb \INCREMENT|inc1|Selector8~1 (
// Equation(s):
// \INCREMENT|inc1|Selector8~1_combout  = (!\INCREMENT|inc1|Selector10~6_combout  & ((\INCREMENT|inc1|Selector10~4_combout ) # ((\INCREMENT|inc1|always0~0_combout ) # (\INCREMENT|inc1|inc_state.00~q ))))

	.dataa(\INCREMENT|inc1|Selector10~4_combout ),
	.datab(\INCREMENT|inc1|always0~0_combout ),
	.datac(\INCREMENT|inc1|inc_state.00~q ),
	.datad(\INCREMENT|inc1|Selector10~6_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector8~1 .lut_mask = 16'h00FE;
defparam \INCREMENT|inc1|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N3
dffeas \INCREMENT|inc1|inc_state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|inc_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|inc_state.00 .is_wysiwyg = "true";
defparam \INCREMENT|inc1|inc_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N18
cycloneive_lcell_comb \INCREMENT|inc1|Selector10~3 (
// Equation(s):
// \INCREMENT|inc1|Selector10~3_combout  = (\mode_switch~input_o  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & !\INCREMENT|inc1|inc_state.00~q )))

	.dataa(\mode_switch~input_o ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\INCREMENT|inc1|inc_state.00~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector10~3 .lut_mask = 16'h0080;
defparam \INCREMENT|inc1|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N16
cycloneive_lcell_comb \INCREMENT|inc1|Selector9~0 (
// Equation(s):
// \INCREMENT|inc1|Selector9~0_combout  = (!\INCREMENT|inc1|Selector10~6_combout  & ((\INCREMENT|inc1|Selector10~3_combout ) # ((\INCREMENT|inc1|Selector10~5_combout  & \INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ))))

	.dataa(\INCREMENT|inc1|Selector10~5_combout ),
	.datab(\INCREMENT|inc1|Selector10~6_combout ),
	.datac(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.datad(\INCREMENT|inc1|Selector10~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector9~0 .lut_mask = 16'h3320;
defparam \INCREMENT|inc1|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N17
dffeas \INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT .is_wysiwyg = "true";
defparam \INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N8
cycloneive_lcell_comb \INCREMENT|inc1|Selector8~0 (
// Equation(s):
// \INCREMENT|inc1|Selector8~0_combout  = (!\INCREMENT|inc1|inc_state.00~q  & (((!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q )) # (!\mode_switch~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\INCREMENT|inc1|inc_state.00~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector8~0 .lut_mask = 16'h007F;
defparam \INCREMENT|inc1|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N10
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[0]~7 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[0]~7_combout  = \INCREMENT|inc1|delay_counter [0] $ (VCC)
// \INCREMENT|inc1|delay_counter[0]~8  = CARRY(\INCREMENT|inc1|delay_counter [0])

	.dataa(\INCREMENT|inc1|delay_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INCREMENT|inc1|delay_counter[0]~7_combout ),
	.cout(\INCREMENT|inc1|delay_counter[0]~8 ));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[0]~7 .lut_mask = 16'h55AA;
defparam \INCREMENT|inc1|delay_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N20
cycloneive_lcell_comb \INCREMENT|inc1|output_data[3]~11 (
// Equation(s):
// \INCREMENT|inc1|output_data[3]~11_combout  = (\mode_switch~input_o  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q )) # (!\button1_raw~input_o )))

	.dataa(\mode_switch~input_o ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\button1_raw~input_o ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|output_data[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[3]~11 .lut_mask = 16'h80AA;
defparam \INCREMENT|inc1|output_data[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N26
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[4]~9 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[4]~9_combout  = (!\INCREMENT|inc1|inc_state.DATA_SEND~q  & ((\INCREMENT|inc1|inc_state.00~q ) # (!\INCREMENT|inc1|output_data[3]~11_combout )))

	.dataa(\INCREMENT|inc1|inc_state.00~q ),
	.datab(gnd),
	.datac(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.datad(\INCREMENT|inc1|output_data[3]~11_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[4]~9 .lut_mask = 16'h0A0F;
defparam \INCREMENT|inc1|delay_counter[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N11
dffeas \INCREMENT|inc1|delay_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[0] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N12
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[1]~10 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[1]~10_combout  = (\INCREMENT|inc1|delay_counter [1] & (!\INCREMENT|inc1|delay_counter[0]~8 )) # (!\INCREMENT|inc1|delay_counter [1] & ((\INCREMENT|inc1|delay_counter[0]~8 ) # (GND)))
// \INCREMENT|inc1|delay_counter[1]~11  = CARRY((!\INCREMENT|inc1|delay_counter[0]~8 ) # (!\INCREMENT|inc1|delay_counter [1]))

	.dataa(\INCREMENT|inc1|delay_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|delay_counter[0]~8 ),
	.combout(\INCREMENT|inc1|delay_counter[1]~10_combout ),
	.cout(\INCREMENT|inc1|delay_counter[1]~11 ));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \INCREMENT|inc1|delay_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N13
dffeas \INCREMENT|inc1|delay_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[1] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N14
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[2]~12 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[2]~12_combout  = (\INCREMENT|inc1|delay_counter [2] & (\INCREMENT|inc1|delay_counter[1]~11  $ (GND))) # (!\INCREMENT|inc1|delay_counter [2] & (!\INCREMENT|inc1|delay_counter[1]~11  & VCC))
// \INCREMENT|inc1|delay_counter[2]~13  = CARRY((\INCREMENT|inc1|delay_counter [2] & !\INCREMENT|inc1|delay_counter[1]~11 ))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|delay_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|delay_counter[1]~11 ),
	.combout(\INCREMENT|inc1|delay_counter[2]~12_combout ),
	.cout(\INCREMENT|inc1|delay_counter[2]~13 ));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[2]~12 .lut_mask = 16'hC30C;
defparam \INCREMENT|inc1|delay_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N15
dffeas \INCREMENT|inc1|delay_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[2] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N16
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[3]~14 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[3]~14_combout  = (\INCREMENT|inc1|delay_counter [3] & (!\INCREMENT|inc1|delay_counter[2]~13 )) # (!\INCREMENT|inc1|delay_counter [3] & ((\INCREMENT|inc1|delay_counter[2]~13 ) # (GND)))
// \INCREMENT|inc1|delay_counter[3]~15  = CARRY((!\INCREMENT|inc1|delay_counter[2]~13 ) # (!\INCREMENT|inc1|delay_counter [3]))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|delay_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|delay_counter[2]~13 ),
	.combout(\INCREMENT|inc1|delay_counter[3]~14_combout ),
	.cout(\INCREMENT|inc1|delay_counter[3]~15 ));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \INCREMENT|inc1|delay_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N17
dffeas \INCREMENT|inc1|delay_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[3] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N18
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[4]~16 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[4]~16_combout  = (\INCREMENT|inc1|delay_counter [4] & (\INCREMENT|inc1|delay_counter[3]~15  $ (GND))) # (!\INCREMENT|inc1|delay_counter [4] & (!\INCREMENT|inc1|delay_counter[3]~15  & VCC))
// \INCREMENT|inc1|delay_counter[4]~17  = CARRY((\INCREMENT|inc1|delay_counter [4] & !\INCREMENT|inc1|delay_counter[3]~15 ))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|delay_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|delay_counter[3]~15 ),
	.combout(\INCREMENT|inc1|delay_counter[4]~16_combout ),
	.cout(\INCREMENT|inc1|delay_counter[4]~17 ));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[4]~16 .lut_mask = 16'hC30C;
defparam \INCREMENT|inc1|delay_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N19
dffeas \INCREMENT|inc1|delay_counter[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[4] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N20
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[5]~18 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[5]~18_combout  = \INCREMENT|inc1|delay_counter[4]~17  $ (\INCREMENT|inc1|delay_counter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|delay_counter [5]),
	.cin(\INCREMENT|inc1|delay_counter[4]~17 ),
	.combout(\INCREMENT|inc1|delay_counter[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[5]~18 .lut_mask = 16'h0FF0;
defparam \INCREMENT|inc1|delay_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X111_Y33_N21
dffeas \INCREMENT|inc1|delay_counter[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|delay_counter[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.sload(gnd),
	.ena(\INCREMENT|inc1|delay_counter[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|delay_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[5] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|delay_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N4
cycloneive_lcell_comb \INCREMENT|inc1|Equal0~0 (
// Equation(s):
// \INCREMENT|inc1|Equal0~0_combout  = (\INCREMENT|inc1|delay_counter [1]) # ((\INCREMENT|inc1|delay_counter [3]) # ((\INCREMENT|inc1|delay_counter [0]) # (!\INCREMENT|inc1|delay_counter [2])))

	.dataa(\INCREMENT|inc1|delay_counter [1]),
	.datab(\INCREMENT|inc1|delay_counter [3]),
	.datac(\INCREMENT|inc1|delay_counter [2]),
	.datad(\INCREMENT|inc1|delay_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Equal0~0 .lut_mask = 16'hFFEF;
defparam \INCREMENT|inc1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N24
cycloneive_lcell_comb \INCREMENT|inc1|delay_counter[4]~6 (
// Equation(s):
// \INCREMENT|inc1|delay_counter[4]~6_combout  = ((!\INCREMENT|inc1|delay_counter [5] & (!\INCREMENT|inc1|Equal0~0_combout  & \INCREMENT|inc1|delay_counter [4]))) # (!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q )

	.dataa(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.datab(\INCREMENT|inc1|delay_counter [5]),
	.datac(\INCREMENT|inc1|Equal0~0_combout ),
	.datad(\INCREMENT|inc1|delay_counter [4]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|delay_counter[4]~6 .lut_mask = 16'h5755;
defparam \INCREMENT|inc1|delay_counter[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N12
cycloneive_lcell_comb \INCREMENT|inc1|Selector10~5 (
// Equation(s):
// \INCREMENT|inc1|Selector10~5_combout  = ((!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q  & ((!\INCREMENT|inc1|Selector8~0_combout ) # (!\INCREMENT|inc1|Selector10~4_combout )))) # (!\INCREMENT|inc1|delay_counter[4]~6_combout )

	.dataa(\INCREMENT|inc1|Selector10~4_combout ),
	.datab(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.datac(\INCREMENT|inc1|Selector8~0_combout ),
	.datad(\INCREMENT|inc1|delay_counter[4]~6_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector10~5 .lut_mask = 16'h13FF;
defparam \INCREMENT|inc1|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N6
cycloneive_lcell_comb \INCREMENT|inc1|Selector10~7 (
// Equation(s):
// \INCREMENT|inc1|Selector10~7_combout  = (!\INCREMENT|inc1|Selector10~3_combout  & ((\INCREMENT|inc1|inc_state.DATA_SEND~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )) # (!\INCREMENT|inc1|inc_state.DATA_SEND~q  & 
// ((!\INCREMENT|inc1|Selector10~5_combout )))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datab(\INCREMENT|inc1|Selector10~3_combout ),
	.datac(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.datad(\INCREMENT|inc1|Selector10~5_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector10~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector10~7 .lut_mask = 16'h1013;
defparam \INCREMENT|inc1|Selector10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N7
dffeas \INCREMENT|inc1|inc_state.DATA_SEND (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|Selector10~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|inc_state.DATA_SEND .is_wysiwyg = "true";
defparam \INCREMENT|inc1|inc_state.DATA_SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N30
cycloneive_lcell_comb \INCREMENT|inc1|Selector17~0 (
// Equation(s):
// \INCREMENT|inc1|Selector17~0_combout  = (!\INCREMENT|inc1|inc_state.DATA_SEND~q  & (\INCREMENT|inc1|m_instruction [1] & ((\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ) # (\INCREMENT|inc1|output_data[3]~11_combout ))))

	.dataa(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.datab(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.datac(\INCREMENT|inc1|m_instruction [1]),
	.datad(\INCREMENT|inc1|output_data[3]~11_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector17~0 .lut_mask = 16'h5040;
defparam \INCREMENT|inc1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N26
cycloneive_lcell_comb \INCREMENT|inc1|Selector17~1 (
// Equation(s):
// \INCREMENT|inc1|Selector17~1_combout  = (\INCREMENT|inc1|Selector17~0_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & \INCREMENT|inc1|inc_state.DATA_SEND~q ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datab(gnd),
	.datac(\INCREMENT|inc1|Selector17~0_combout ),
	.datad(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector17~1 .lut_mask = 16'hF5F0;
defparam \INCREMENT|inc1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N27
dffeas \INCREMENT|inc1|m_instruction[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|m_instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|m_instruction[1] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|m_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & 
// \INCREMENT|inc1|m_instruction [1])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\INCREMENT|inc1|m_instruction [1]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57 .lut_mask = 16'hFFBA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~57_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58 .lut_mask = 16'h0D00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58_combout  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~58_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59 .lut_mask = 16'h000D;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y35_N5
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[2]~63 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N7
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~65 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N9
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[4]~67 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69 ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[5]~69 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 .lut_mask = 16'hA50A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N13
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[6]~71 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N15
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[7]~73 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N17
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[8]~75 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[9]~77 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[10]~79 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[11]~81 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[12]~83 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N27
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[13]~85 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y35_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[14]~87 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y35_N31
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[15]~89 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[16]~91 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N3
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[17]~93 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N5
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[18]~95 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N7
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[19]~97 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N9
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~98_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[20]~99 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~100_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101 ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[21]~101 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 .lut_mask = 16'hA50A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N13
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~102_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[22]~103 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N15
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~104_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[23]~105 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N17
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~106_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[24]~107 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~108_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[25]~109 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~110_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[26]~111 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~112_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[27]~113 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~114_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[28]~115 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N27
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~116_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~119  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[29]~117 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~119 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~118_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~119 )

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[30]~119 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120 .lut_mask = 16'h5A5A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y34_N31
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31]~120_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 .lut_mask = 16'h3000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44 .lut_mask = 16'h2202;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .lut_mask = 16'hAAA0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 .lut_mask = 16'h0004;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & (\BUS|Bus_Arbiter1|m2_grant~q )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout )))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .lut_mask = 16'hF3C0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34 .lut_mask = 16'hC000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'h00FC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector41~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .lut_mask = 16'hFCCC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N15
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4 .lut_mask = 16'hABAB;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout )) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5 .lut_mask = 16'h5155;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53 .lut_mask = 16'hFA0A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~53_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54 .lut_mask = 16'hFEFC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54_combout )))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~54_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55 .lut_mask = 16'h80D0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout )) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout )))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~8_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48 .lut_mask = 16'h3120;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~4_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~48_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 .lut_mask = 16'hECCC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~49_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 .lut_mask = 16'h0111;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~50_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51 .lut_mask = 16'hDF00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41 .lut_mask = 16'h000F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .lut_mask = 16'h0003;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout  = ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout 
// ))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41_combout )

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~41_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 .lut_mask = 16'hFDFF;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout )) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout  & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~46_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47 .lut_mask = 16'h4457;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout )))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122 .lut_mask = 16'h40EA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122_combout 
// ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~122_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45 .lut_mask = 16'hDDCC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~51_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~42_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~47_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~45_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52 .lut_mask = 16'hCC80;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y34_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ) # (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55_combout ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52_combout )) 
// # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~55_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~52_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56 .lut_mask = 16'hFFFB;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y35_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0]~39_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y35_N3
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~56_combout ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y35_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~43_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .lut_mask = 16'hCC40;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ) 
// # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .lut_mask = 16'hFFC8;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout  & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~36_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1 .lut_mask = 16'h0437;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .lut_mask = 16'hA8FC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & !\INCREMENT|inc1|m_instruction [1])

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(gnd),
	.datad(\INCREMENT|inc1|m_instruction [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .lut_mask = 16'h0033;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & ((\BUS|Bus_Arbiter1|m2_grant~q ) # 
// (!\BUS|Bus_Arbiter1|bus_busy~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~1_combout ),
	.datab(\BUS|Bus_Arbiter1|m2_grant~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 .lut_mask = 16'hEAFA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1_combout ) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~1_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 .lut_mask = 16'hFCEC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector53~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \BUS|Bus_Arbiter1|rx_m2_slave[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_slave_select~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|rx_m2_slave[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~2_combout  = (\BUS|Bus_Arbiter1|rx_m2_slave [1] & (\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m2_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0])))) # (!\BUS|Bus_Arbiter1|rx_m2_slave [1] & 
// (!\BUS|Bus_Arbiter1|previous_slave_sel [1] & (\BUS|Bus_Arbiter1|rx_m2_slave [0] $ (!\BUS|Bus_Arbiter1|previous_slave_sel [0]))))

	.dataa(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.datab(\BUS|Bus_Arbiter1|rx_m2_slave [0]),
	.datac(\BUS|Bus_Arbiter1|previous_slave_sel [0]),
	.datad(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~2 .lut_mask = 16'h8241;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (!\BUS|Bus_Arbiter1|slave_sel[0]~2_combout  & ((!\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )))) 
// # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (((!\BUS|Bus_Arbiter1|slave_sel[0]~1_combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|slave_sel[0]~2_combout ),
	.datad(\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~0 .lut_mask = 16'h135F;
defparam \BUS|Bus_Arbiter1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_sel[0]~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_sel[0]~4_combout  = (\BUS|Bus_Arbiter1|arbiter_state.000~q  & (!\BUS|Bus_Arbiter1|slave_sel[0]~3_combout  & \BUS|Bus_Arbiter1|Selector6~0_combout ))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.datab(gnd),
	.datac(\BUS|Bus_Arbiter1|slave_sel[0]~3_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_sel[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[0]~4 .lut_mask = 16'h0A00;
defparam \BUS|Bus_Arbiter1|slave_sel[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|m2_grant~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|m2_grant~0_combout  = (\BUS|Bus_Arbiter1|slave_sel[0]~4_combout  & ((\trans_done~combout ) # ((!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel[0]~4_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m2_grant~0 .lut_mask = 16'hCC04;
defparam \BUS|Bus_Arbiter1|m2_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N9
dffeas \BUS|Bus_Arbiter1|m1_grant (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|m2_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|m1_grant~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|m1_grant .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|m1_grant .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & !\BUS|Bus_Arbiter1|m1_grant~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\BUS|Bus_Arbiter1|m1_grant~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 .lut_mask = 16'h00F0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h00FE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N5
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .lut_mask = 16'h0055;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout  & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 .lut_mask = 16'h0004;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2 .lut_mask = 16'h0011;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout 
// )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 .lut_mask = 16'h2303;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~2_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 .lut_mask = 16'h4050;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N1
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N3
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y37_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N27
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [31] $ (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout  = ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0]) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1])))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3])

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .lut_mask = 16'h07FF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout  = ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .lut_mask = 16'hFFFD;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20]) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout )

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .lut_mask = 16'hFFCC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout 
// ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .lut_mask = 16'h3332;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  
// & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .lut_mask = 16'h0E0C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout 
// ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38 .lut_mask = 16'hC000;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~0_combout ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .lut_mask = 16'hFFA0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8 .lut_mask = 16'h0003;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout )) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52 .lut_mask = 16'h9D88;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout )))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~52_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53 .lut_mask = 16'h1322;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53_combout )))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~53_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54 .lut_mask = 16'hC480;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~45_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~8_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124 .lut_mask = 16'hE2C0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124_combout  & 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~124_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125 .lut_mask = 16'h1300;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan4~0_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47 .lut_mask = 16'hE200;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~47_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48 .lut_mask = 16'hEECC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49 .lut_mask = 16'hFECC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ) # 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout )))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~49_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50 .lut_mask = 16'hDF8A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48_combout  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~48_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~50_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121 .lut_mask = 16'h0001;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125_combout ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~46_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~42_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~125_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~121_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51 .lut_mask = 16'hAAA8;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~54_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~51_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55 .lut_mask = 16'hFFEF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # ((!\BUS|Bus_Arbiter1|m1_grant~q  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// !\BUS|Bus_Arbiter1|bus_busy~q )))

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\BUS|Bus_Arbiter1|bus_busy~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123 .lut_mask = 16'hF0F4;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57_combout  = (\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|arbiter_busy~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57 .lut_mask = 16'hFCFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57_combout  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~57_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122 .lut_mask = 16'h70F0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123_combout  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~123_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~122_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58 .lut_mask = 16'h1505;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~43_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~44 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~59_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[1]~60 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[2]~62 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~63_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[3]~64 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[4]~66 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[5]~68 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[6]~70 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~71_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[7]~72 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[8]~74 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[9]~76 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[10]~78 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~79_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[11]~80 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[12]~82 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~83_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[13]~84 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[14]~86 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~87_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[15]~88 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[16]~90 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[17]~92 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[18]~94 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[19]~96 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~97_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[20]~98 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~99_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[21]~100 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101 .lut_mask = 16'hA50A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~101_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[22]~102 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~103_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[23]~104 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~105_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25]))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[24]~106 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107 .lut_mask = 16'h3C3F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~107_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[25]~108 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~109_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[26]~110 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~111_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[27]~112 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~113_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 ) # (GND)))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116  = CARRY((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29]))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[28]~114 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115 .lut_mask = 16'h5A5F;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~115_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116  $ (GND))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116  & VCC))
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~118  = CARRY((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30] & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 ))

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[29]~116 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117_combout ),
	.cout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 ));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117 .lut_mask = 16'hC30C;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~117_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] $ (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[30]~118 ),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 .lut_mask = 16'h5A5A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31]~119_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~55_combout ),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q )

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .lut_mask = 16'h0033;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q )) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~4_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~5_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .lut_mask = 16'h40F0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .lut_mask = 16'hFCFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ) # ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  
// & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~1_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2 .lut_mask = 16'hF1F0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N3
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector49~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ) # (\INPUT_BRIDGE|BRIDGE|m_instruction [1])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.FINISH~q ),
	.datad(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .lut_mask = 16'h0F0A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout  = \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder .lut_mask = 16'hF0F0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q )) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ))))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .lut_mask = 16'h22F2;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout )))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .lut_mask = 16'hCCA0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N25
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .lut_mask = 16'hAA00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & 
// (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ) # 
// ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.IDLE~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .lut_mask = 16'hD5C0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N19
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .lut_mask = 16'hF030;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  $ (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .lut_mask = 16'h4848;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N21
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout  
// & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .lut_mask = 16'h48C0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N15
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter 
// [0]))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0] & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|handshake~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .lut_mask = 16'h5202;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N29
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1] $ (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .lut_mask = 16'h0C84;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N31
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3] & (((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2])) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [1]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [3]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .lut_mask = 16'h070F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y35_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|data_state.DATA_TRANSMIT~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .lut_mask = 16'h3300;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y35_N23
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|always0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~0 .lut_mask = 16'h4000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|always0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~1 .lut_mask = 16'h0080;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout  & !\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0 .lut_mask = 16'h00AA;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N11
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|state.VALID (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.VALID .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.VALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q  & ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0 .lut_mask = 16'h5F00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|always0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|always0~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [1]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|burst_counter [2]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_counter [0]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~2 .lut_mask = 16'h2000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q  & (((!\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q  & 
// (\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout  & ((!\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0 .lut_mask = 16'h32FA;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0_combout  & (((!\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q )) # (!\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q 
// )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|Selector1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1 .lut_mask = 16'h4CCC;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N27
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|state.001 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.001 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout )))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q  & 
// ((\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout  & \OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0 .lut_mask = 16'hDC50;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N17
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q  & !\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1 .lut_mask = 16'hCCFC;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N23
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|slave_valid (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|slave_valid .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|slave_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q  & ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ) # (!\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|slave_valid~q ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|state.SPLIT~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_OUT_PORT|slave_tx_done~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|state.VALID~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0 .lut_mask = 16'hDFCC;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout  & !\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q )))) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout  & (\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout  & (!\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|always0~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|state.001~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|always0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1 .lut_mask = 16'hAE0C;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y33_N25
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|split_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|split_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|split_en .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|split_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y36_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|Selector5~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|Selector5~1_combout  = (\INCREMENT|SLAVE_PORT|state.001~q  & (((\INCREMENT|SLAVE_PORT|always0~1_combout  & \INCREMENT|SLAVE_PORT|Selector5~0_combout )))) # (!\INCREMENT|SLAVE_PORT|state.001~q  & 
// ((\INCREMENT|SLAVE_PORT|always0~2_combout ) # ((\INCREMENT|SLAVE_PORT|always0~1_combout  & \INCREMENT|SLAVE_PORT|Selector5~0_combout ))))

	.dataa(\INCREMENT|SLAVE_PORT|state.001~q ),
	.datab(\INCREMENT|SLAVE_PORT|always0~2_combout ),
	.datac(\INCREMENT|SLAVE_PORT|always0~1_combout ),
	.datad(\INCREMENT|SLAVE_PORT|Selector5~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|Selector5~1 .lut_mask = 16'hF444;
defparam \INCREMENT|SLAVE_PORT|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y36_N29
dffeas \INCREMENT|SLAVE_PORT|split_en (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|split_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|split_en .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|split_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|comb~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|comb~0_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|split_en~q ) # (\INCREMENT|SLAVE_PORT|split_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|split_en~q ),
	.datad(\INCREMENT|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|comb~0 .lut_mask = 16'hFFF0;
defparam \BUS|Bus_Arbiter1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~0_combout  = (\trans_done~combout  & (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q )) # (!\trans_done~combout  & (((\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\BUS|Bus_Arbiter1|comb~0_combout ))))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|comb~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~0 .lut_mask = 16'h88D8;
defparam \BUS|Bus_Arbiter1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~1_combout  = (\BUS|Bus_Arbiter1|Selector5~0_combout ) # ((!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & (!\BUS|Bus_Arbiter1|comb~0_combout  & \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datab(\BUS|Bus_Arbiter1|comb~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector5~0_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~1 .lut_mask = 16'hF1F0;
defparam \BUS|Bus_Arbiter1|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector5~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector5~2_combout  = (\BUS|Bus_Arbiter1|Selector5~1_combout ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector5~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector5~2 .lut_mask = 16'hFFC8;
defparam \BUS|Bus_Arbiter1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector2~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector2~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state~15_combout  & (((!\trans_done~combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))) # (!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & 
// (\BUS|Bus_Arbiter1|arbiter_state.000~q  & ((!\trans_done~combout ) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector2~0 .lut_mask = 16'h32FA;
defparam \BUS|Bus_Arbiter1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N27
dffeas \BUS|Bus_Arbiter1|arbiter_state.000 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.000 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )))) # 
// (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & (!\BUS|Bus_Arbiter1|arbiter_state.000~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~0 .lut_mask = 16'hBBB0;
defparam \BUS|Bus_Arbiter1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|split_en~q  & (!\INCREMENT|SLAVE_PORT|split_en~q  & ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ) # (\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|split_en~q ),
	.datad(\INCREMENT|SLAVE_PORT|split_en~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~1 .lut_mask = 16'h000E;
defparam \BUS|Bus_Arbiter1|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~2_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ) # ((\BUS|Bus_Arbiter1|Selector10~1_combout ) # ((\trans_done~combout  & \BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_BUSY_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|Selector10~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~2 .lut_mask = 16'hFFEC;
defparam \BUS|Bus_Arbiter1|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector10~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector10~3_combout  = (\BUS|Bus_Arbiter1|Selector10~0_combout ) # ((\BUS|Bus_Arbiter1|arbiter_busy~q  & ((\BUS|Bus_Arbiter1|slave_sel[0]~3_combout ) # (\BUS|Bus_Arbiter1|Selector10~2_combout ))))

	.dataa(\BUS|Bus_Arbiter1|Selector10~0_combout ),
	.datab(\BUS|Bus_Arbiter1|slave_sel[0]~3_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datad(\BUS|Bus_Arbiter1|Selector10~2_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector10~3 .lut_mask = 16'hFAEA;
defparam \BUS|Bus_Arbiter1|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N1
dffeas \BUS|Bus_Arbiter1|arbiter_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # ((!\BUS|Bus_Arbiter1|arbiter_busy~q  & (!\BUS|Bus_Arbiter1|bus_busy~q  & 
// !\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout )))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .lut_mask = 16'hF0F1;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]) # 
// ((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_SELECT~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|LessThan0~0_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~41_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .lut_mask = 16'hA2A0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout  = (\BUS|Bus_Arbiter1|bus_busy~q  & (((!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout )))) # (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\BUS|Bus_Arbiter1|arbiter_busy~q ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_busy~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~40_combout ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~56_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .lut_mask = 16'h3F3A;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout )

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector35~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hAAFF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \BUS|Bus_Arbiter1|arbiter_state~15 (
// Equation(s):
// \BUS|Bus_Arbiter1|arbiter_state~15_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state~15 .lut_mask = 16'hFFF0;
defparam \BUS|Bus_Arbiter1|arbiter_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~3_combout  = (\BUS|Bus_Arbiter1|Selector11~0_combout  & (\BUS|Bus_Arbiter1|bus_busy~q  & (\BUS|Bus_Arbiter1|arbiter_state~15_combout ))) # (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|arbiter_state.000~q ) # 
// ((\BUS|Bus_Arbiter1|bus_busy~q  & \BUS|Bus_Arbiter1|arbiter_state~15_combout ))))

	.dataa(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.000~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~3 .lut_mask = 16'hD5C0;
defparam \BUS|Bus_Arbiter1|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~1_combout  = ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # (!\BUS|Bus_Arbiter1|slave_sel[0]~2_combout )))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q )

	.dataa(\BUS|Bus_Arbiter1|slave_sel[0]~2_combout ),
	.datab(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~1 .lut_mask = 16'hD0FF;
defparam \BUS|Bus_Arbiter1|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~4_combout  = (\BUS|Bus_Arbiter1|bus_busy~q ) # ((\BUS|Bus_Arbiter1|slave_sel_done~q ) # ((!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & !\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q )))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.MASTER1_REQUEST_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~4 .lut_mask = 16'hFFAB;
defparam \BUS|Bus_Arbiter1|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~5 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~5_combout  = (\BUS|Bus_Arbiter1|Selector11~4_combout  & (((!\trans_done~combout  & !\BUS|Bus_Arbiter1|comb~0_combout )) # (!\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q )))

	.dataa(\trans_done~combout ),
	.datab(\BUS|Bus_Arbiter1|Selector11~4_combout ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\BUS|Bus_Arbiter1|comb~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~5 .lut_mask = 16'h0C4C;
defparam \BUS|Bus_Arbiter1|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~2_combout  = ((\BUS|Bus_Arbiter1|slave_sel_done~q  & ((\BUS|Bus_Arbiter1|bus_busy~q ) # (!\BUS|Bus_Arbiter1|slave_sel[0]~1_combout )))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q )

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M1_GRANT_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datac(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datad(\BUS|Bus_Arbiter1|slave_sel[0]~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~2 .lut_mask = 16'hD5DD;
defparam \BUS|Bus_Arbiter1|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~6 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~6_combout  = (\BUS|Bus_Arbiter1|Selector11~3_combout  & (\BUS|Bus_Arbiter1|Selector11~1_combout  & (\BUS|Bus_Arbiter1|Selector11~5_combout  & \BUS|Bus_Arbiter1|Selector11~2_combout )))

	.dataa(\BUS|Bus_Arbiter1|Selector11~3_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector11~1_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector11~5_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector11~2_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~6 .lut_mask = 16'h8000;
defparam \BUS|Bus_Arbiter1|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \BUS|Bus_Arbiter1|bus_busy (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector11~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|bus_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|bus_busy .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|bus_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout  = (!\BUS|Bus_Arbiter1|bus_busy~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ))))

	.dataa(\BUS|Bus_Arbiter1|bus_busy~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~44_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_BUS~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .lut_mask = 16'h5554;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y34_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~37_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 .lut_mask = 16'h0100;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout )) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_HANDSHAKE~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_valid~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~1_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~35_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32 .lut_mask = 16'h00D5;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~1_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr26~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43 .lut_mask = 16'h4050;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y37_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[0]~34 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N3
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[1]~36 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N5
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[2]~38 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N7
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[3]~40 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N9
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[4]~42 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~45 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .lut_mask = 16'hA50A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N13
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[6]~47 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N15
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[7]~49 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N17
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[8]~51 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[9]~53 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[10]~55 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [8]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [10]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [11]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [9]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [7]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [5]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [4]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [6]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout  = ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2] & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0])))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3])

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [0]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [2]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [3]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .lut_mask = 16'h1F3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[11]~57 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[12]~59 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N27
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[13]~61 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y37_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[14]~63 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y37_N31
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [13]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [14]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [12]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [15]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~1_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~3_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .lut_mask = 16'hFFEF;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N0
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[15]~65 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N1
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[16]~67 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N3
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[17]~69 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N5
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[18]~71 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N7
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[19]~73 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N9
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[20]~75 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[21]~77 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .lut_mask = 16'hA50A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N13
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[22]~79 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N15
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N16
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[23]~81 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N17
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25]))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[24]~83 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .lut_mask = 16'h3C3F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[25]~85 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[26]~87 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N23
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[27]~89 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (GND)))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  = CARRY((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29]))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[28]~91 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .lut_mask = 16'h5A5F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N27
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  $ (GND))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93  & VCC))
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95  = CARRY((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30] & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[29]~93 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.cout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .lut_mask = 16'hC30C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y36_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [31] $ (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 )

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[30]~95 ),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .lut_mask = 16'h5A5A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y36_N31
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [27]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [26]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [25]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [24]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N14
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [29]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [30]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [28]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~8_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [23]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [20]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [21]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [22]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16]) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18]) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19])))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [17]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [16]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [18]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [19]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~6_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~5_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .lut_mask = 16'hFFF0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y37_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [31] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ) # 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~4_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2 [31]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .lut_mask = 16'h3332;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .lut_mask = 16'hFCF0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .lut_mask = 16'hCE0A;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .lut_mask = 16'hFF80;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y34_N9
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6 .lut_mask = 16'h888C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~6_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4 .lut_mask = 16'h5000;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N22
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q 
// ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~4_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5 .lut_mask = 16'hFECC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30] & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout  $ 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [30]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan4~9_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [31]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27 .lut_mask = 16'h0104;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout  & !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state~27_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2 .lut_mask = 16'hF0F8;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout )))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout 
// )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~3_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|LessThan6~10_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~2_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3 .lut_mask = 16'hBA30;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y34_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3_combout ) # 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~5_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~5_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~3_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6 .lut_mask = 16'hFFEA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y34_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector59~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N8
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ) # (\INCREMENT|inc1|m_instruction [1])))

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\INCREMENT|inc1|m_instruction [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .lut_mask = 16'h0F0C;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout  = \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector51~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder .lut_mask = 16'hF0F0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N6
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q  & \INCREMENT|inc1|m_instruction [1])

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|master_ready~q ),
	.datac(gnd),
	.datad(\INCREMENT|inc1|m_instruction [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0 .lut_mask = 16'h3300;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout  = (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout  & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout  & 
// !\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_ARBITOR~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector34~0_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .lut_mask = 16'h010F;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y33_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout )

	.dataa(gnd),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~1_combout ),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .lut_mask = 16'hFF33;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y33_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder (
// Equation(s):
// \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout  = \BUS|Bus_Arbiter1|slave_addr_state.addr1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .lut_mask = 16'hFF00;
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N19
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr2 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|slave_addr_state.addr2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector0~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector0~0_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.addr2~q  & ((\BUS|Bus_Arbiter1|slave_addr_state.00~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & \BUS|Bus_Arbiter1|arbiter_state~15_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datac(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector0~0 .lut_mask = 16'h00F8;
defparam \BUS|Bus_Arbiter1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N25
dffeas \BUS|Bus_Arbiter1|slave_addr_state.00 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
cycloneive_lcell_comb \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 (
// Equation(s):
// \BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout  = (!\BUS|Bus_Arbiter1|slave_addr_state.00~q  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datab(\BUS|Bus_Arbiter1|slave_addr_state.00~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~7_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 .lut_mask = 16'h3020;
defparam \BUS|Bus_Arbiter1|rx_m1_slave[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N3
dffeas \BUS|Bus_Arbiter1|slave_addr_state.addr1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|rx_m1_slave[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_addr_state.addr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector1~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector1~0_combout  = (\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ) # ((\BUS|Bus_Arbiter1|slave_addr_state.addr1~q  & \BUS|Bus_Arbiter1|slave_sel_done~q ))

	.dataa(gnd),
	.datab(\BUS|Bus_Arbiter1|slave_addr_state.addr1~q ),
	.datac(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datad(\BUS|Bus_Arbiter1|slave_addr_state.addr2~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector1~0 .lut_mask = 16'hFFC0;
defparam \BUS|Bus_Arbiter1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N5
dffeas \BUS|Bus_Arbiter1|slave_sel_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel_done .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~1 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~1_combout  = (\BUS|Bus_Arbiter1|arbiter_state~15_combout  & (((\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\trans_done~combout )))) # (!\BUS|Bus_Arbiter1|arbiter_state~15_combout  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ) # ((\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q  & !\trans_done~combout ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state~15_combout ),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|arbiter_state.BUS_BUSY_STATE~q ),
	.datad(\trans_done~combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~1 .lut_mask = 16'h44F4;
defparam \BUS|Bus_Arbiter1|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector6~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector6~2_combout  = (\BUS|Bus_Arbiter1|slave_sel_done~q  & (((\BUS|Bus_Arbiter1|comb~0_combout  & \BUS|Bus_Arbiter1|Selector6~1_combout )) # (!\BUS|Bus_Arbiter1|Selector6~0_combout ))) # (!\BUS|Bus_Arbiter1|slave_sel_done~q  & 
// (\BUS|Bus_Arbiter1|comb~0_combout  & ((\BUS|Bus_Arbiter1|Selector6~1_combout ))))

	.dataa(\BUS|Bus_Arbiter1|slave_sel_done~q ),
	.datab(\BUS|Bus_Arbiter1|comb~0_combout ),
	.datac(\BUS|Bus_Arbiter1|Selector6~0_combout ),
	.datad(\BUS|Bus_Arbiter1|Selector6~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector6~2 .lut_mask = 16'hCE0A;
defparam \BUS|Bus_Arbiter1|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N7
dffeas \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector11~0 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector11~0_combout  = (\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q  & ((\BUS|Bus_Arbiter1|comb~0_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ) # 
// (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ))))

	.dataa(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_IDLE_STATE~q ),
	.datab(\BUS|Bus_Arbiter1|comb~0_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|approval_request~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector11~0 .lut_mask = 16'hAAA8;
defparam \BUS|Bus_Arbiter1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~2 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~2_combout  = (\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & (((\BUS|Bus_Arbiter1|rx_m2_slave [1])))) # (!\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q  & 
// ((\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & ((\BUS|Bus_Arbiter1|rx_m2_slave [1]))) # (!\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q  & (\BUS|Bus_Arbiter1|rx_m1_slave [1]))))

	.dataa(\BUS|Bus_Arbiter1|rx_m1_slave [1]),
	.datab(\BUS|Bus_Arbiter1|arbiter_state.MASTER2_REQUEST_STATE~q ),
	.datac(\BUS|Bus_Arbiter1|rx_m2_slave [1]),
	.datad(\BUS|Bus_Arbiter1|arbiter_state.SPLIT_M2_GRANT_STATE~q ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~2 .lut_mask = 16'hF0E2;
defparam \BUS|Bus_Arbiter1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \BUS|Bus_Arbiter1|Selector16~3 (
// Equation(s):
// \BUS|Bus_Arbiter1|Selector16~3_combout  = (!\BUS|Bus_Arbiter1|Selector11~0_combout  & ((\BUS|Bus_Arbiter1|Selector16~1_combout  & (\BUS|Bus_Arbiter1|Selector16~2_combout )) # (!\BUS|Bus_Arbiter1|Selector16~1_combout  & 
// ((\BUS|Bus_Arbiter1|previous_slave_sel [1])))))

	.dataa(\BUS|Bus_Arbiter1|Selector11~0_combout ),
	.datab(\BUS|Bus_Arbiter1|Selector16~2_combout ),
	.datac(\BUS|Bus_Arbiter1|previous_slave_sel [1]),
	.datad(\BUS|Bus_Arbiter1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|Selector16~3 .lut_mask = 16'h4450;
defparam \BUS|Bus_Arbiter1|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N11
dffeas \BUS|Bus_Arbiter1|slave_sel[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\BUS|Bus_Arbiter1|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BUS|Bus_Arbiter1|slave_sel[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BUS|Bus_Arbiter1|slave_sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BUS|Bus_Arbiter1|slave_sel[1] .is_wysiwyg = "true";
defparam \BUS|Bus_Arbiter1|slave_sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \BUS|Bus_mux1|m1_rx_data~1 (
// Equation(s):
// \BUS|Bus_mux1|m1_rx_data~1_combout  = (\BUS|Bus_Arbiter1|slave_sel [1] & (!\BUS|Bus_Arbiter1|bus_grant [1] & (!\BUS|Bus_Arbiter1|slave_sel [0] & \BUS|Bus_Arbiter1|bus_grant [0])))

	.dataa(\BUS|Bus_Arbiter1|slave_sel [1]),
	.datab(\BUS|Bus_Arbiter1|bus_grant [1]),
	.datac(\BUS|Bus_Arbiter1|slave_sel [0]),
	.datad(\BUS|Bus_Arbiter1|bus_grant [0]),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|m1_rx_data~1 .lut_mask = 16'h0200;
defparam \BUS|Bus_mux1|m1_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout  = (\BUS|Bus_mux1|m1_rx_data~1_combout  & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q  & ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))) # (!\BUS|Bus_mux1|m1_rx_data~1_combout  & (((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q )))

	.dataa(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|write_en~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .lut_mask = 16'h153F;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q  & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_idle~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|handshake~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1 .lut_mask = 16'h0100;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y33_N5
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_state.1101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|addr_idle~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~2_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 .lut_mask = 16'hCC00;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y33_N31
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q  & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout )))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q  & ((\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1 .lut_mask = 16'hF444;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] $ (VCC)
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33  = CARRY(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34 .lut_mask = 16'h33FF;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ) # (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35 .lut_mask = 16'h00FC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[0]~33 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[1]~37 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[2]~39 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[3]~41 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[4]~43 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[5]~45 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[6]~47 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[7]~49 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[8]~51 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[9]~53 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[10]~55 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~57 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[12]~59 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[13]~61 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[14]~63 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y30_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[15]~65 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[16]~67 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[17]~69 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[18]~71 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[19]~73 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[20]~75 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[21]~77 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[22]~79 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[23]~81 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[24]~83 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[25]~85 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[26]~87 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[27]~89 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[28]~91 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[29]~93 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [27])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [26]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [24]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [25]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [27]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout  & 
// !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [29]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [30]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~8_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [28]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 .lut_mask = 16'h0010;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31] $ (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 )

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[30]~95 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X107_Y29_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[11]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [5])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [4]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [6]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [7]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [5]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3] & (((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2])) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [3]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 .lut_mask = 16'h1333;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [15])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [13]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [12]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [14]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [15]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [9])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [8]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [11]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [10]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [9]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~1_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~0_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~3_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [18])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [19]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [16]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [17]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [18]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [23]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 .lut_mask = 16'h0303;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [21]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [20]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~5_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 .lut_mask = 16'h1000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~9_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [31]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~4_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10 .lut_mask = 16'hECCC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q )))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & 
// (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & ((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 .lut_mask = 16'hA0E4;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.STOP_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11 .lut_mask = 16'h00F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ) # 
// (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 .lut_mask = 16'hFFE0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[0]~33 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[0]~33_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [0] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  $ (VCC))) # (!\OUTPUT_BRIDGE|BRIDGE|count [0] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[0]~34  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [0] & \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[0]~33_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[0]~34 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[0]~33 .lut_mask = 16'h6688;
defparam \OUTPUT_BRIDGE|BRIDGE|count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \bo_uart_rx~input (
	.i(bo_uart_rx),
	.ibar(gnd),
	.o(\bo_uart_rx~input_o ));
// synopsys translate_off
defparam \bo_uart_rx~input .bus_hold = "false";
defparam \bo_uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout  = !\bo_uart_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bo_uart_rx~input_o ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 .lut_mask = 16'h00FF;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y31_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y31_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_1~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0] $ (VCC)
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33  = CARRY(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] $ (VCC)
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33  = CARRY(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~39 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ) # (\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98 .lut_mask = 16'h3330;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y31_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[4]~41 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[5]~43 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[6]~45 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[7]~47 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[8]~49 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[9]~51 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[10]~53 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[11]~55 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[12]~57 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[13]~59 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~61 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[15]~63 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[16]~65 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[17]~67 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[18]~69 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[19]~71 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[20]~73 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[21]~75 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[22]~77 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[23]~79 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[24]~81 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[25]~83 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[26]~85 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[27]~87 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[28]~89 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[29]~91 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y30_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31] $ (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 )

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[30]~93 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y30_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout  = ((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3])

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 .lut_mask = 16'h5557;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [22])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [23]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [24]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [21]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [22]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [27])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [25]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [28]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [26]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [27]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [29]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [30]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 .lut_mask = 16'h000F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [5])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [7]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [6]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [8]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [5]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [9])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [12]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [11]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [10]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [9]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [16])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [13]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [14]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [15]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [16]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [20])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [18]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [17]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [19]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [20]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~0_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~1_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~2_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~5_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~6_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~7_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & 
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 .lut_mask = 16'hAEAA;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 .lut_mask = 16'hF444;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y31_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 .lut_mask = 16'h0088;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ) # 
// (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 .lut_mask = 16'hFFE0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y31_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34 .lut_mask = 16'h0FFF;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35 .lut_mask = 16'h0CAE;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[0]~33 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[1]~37 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 .lut_mask = 16'hF000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[2]~39 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[3]~41 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[4]~43 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[5]~45 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[6]~47 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[7]~49 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[8]~51 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[9]~53 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~55 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[11]~57 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[12]~59 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[13]~61 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[14]~63 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y32_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[15]~65 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[16]~67 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[17]~69 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[18]~71 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[19]~73 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[20]~75 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[21]~77 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[22]~79 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[23]~81 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[24]~83 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[25]~85 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[26]~87 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[27]~89 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[28]~91 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[29]~93 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31] $ (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 )

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[30]~95 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y31_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~34_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[10]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [21])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [20]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [22]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [23]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [21]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [26])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [24]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [25]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [27]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [26]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [8])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [10]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [9]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [11]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [8]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [6])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [7]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [5]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [4]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [6]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [15])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [12]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [14]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [13]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [15]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [18])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [17]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [16]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [19]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [18]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~1_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~0_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~2_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count 
// [29])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [3]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [28]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [30]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [29]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~5_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~6_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~4_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~7_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout  & ((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 .lut_mask = 16'hDFCC;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q )))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~9_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 .lut_mask = 16'hF044;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & 
// !\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 .lut_mask = 16'hFF08;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 .lut_mask = 16'h0323;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout  & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~1_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 .lut_mask = 16'h000F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y31_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4] & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.START_BIT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96 .lut_mask = 16'h3B0B;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout  = ((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31] & ((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96_combout )))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q )

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.IDLE~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~96_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97 .lut_mask = 16'h575F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y31_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[0]~33 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y31_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[1]~35 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~37 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y31_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y31_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~97_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[14]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2] & ((!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count 
// [1]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [3]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [1]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [0]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 .lut_mask = 16'h0015;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~0_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [4]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|clk_count [31]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 .lut_mask = 16'hFBF0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout  & \OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.STOP_BIT~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11 .lut_mask = 16'h0300;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y31_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q  & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout  & 
// !\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [31]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|state.DATA_BITS~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan1~8_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 .lut_mask = 16'h0040;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 .lut_mask = 16'h4040;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1])))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 .lut_mask = 16'hB1F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 .lut_mask = 16'h1010;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0])))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 .lut_mask = 16'hB1F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1])

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 .lut_mask = 16'h5050;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 .lut_mask = 16'h3030;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 .lut_mask = 16'hC0C0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~6_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Equal0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2] & \OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Equal0~1 .lut_mask = 16'h1000;
defparam \OUTPUT_BRIDGE|BRIDGE|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~2_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q )) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5]))))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2] & (((\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|bit_count [2]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|rx_data_2~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 .lut_mask = 16'h72F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_RX|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Equal0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7] & (\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Equal0~0 .lut_mask = 16'h0040;
defparam \OUTPUT_BRIDGE|BRIDGE|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[30]~97 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[30]~97_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & (((!\OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ) # (!\OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~97 .lut_mask = 16'h2AAA;
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector2~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector2~0_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.000~q  & (((\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q )))) # (!\OUTPUT_BRIDGE|BRIDGE|u_state.000~q  & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ))))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector2~0 .lut_mask = 16'h44F4;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N9
dffeas \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector0~1_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~1 .lut_mask = 16'hF000;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector0~0_combout  = ((!\OUTPUT_BRIDGE|BRIDGE|u_state.000~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )) # (!\OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout )

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~0 .lut_mask = 16'h05FF;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector0~2_combout  = (!\OUTPUT_BRIDGE|BRIDGE|Selector0~1_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q )) # (!\OUTPUT_BRIDGE|BRIDGE|Selector0~0_combout )))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|Selector0~1_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector0~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~2 .lut_mask = 16'h2033;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|u_state.000 (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.000 .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[10]~33 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout  = (!\OUTPUT_BRIDGE|BRIDGE|u_state.000~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ))))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~33 .lut_mask = 16'h4555;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[30]~98 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[30]~98_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ) # ((\OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout ) # (\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~98 .lut_mask = 16'hFEFE;
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[0]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[0]~34_combout  = \OUTPUT_BRIDGE|BRIDGE|time_count [0] $ (VCC)
// \OUTPUT_BRIDGE|BRIDGE|time_count[0]~35  = CARRY(\OUTPUT_BRIDGE|BRIDGE|time_count [0])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[0]~34_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[0]~34 .lut_mask = 16'h33CC;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[10]~32 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((!\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ) # (!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~32 .lut_mask = 16'hCFFF;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[10]~98 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q  & \OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~98 .lut_mask = 16'h0F00;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[10]~99 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout  = (!\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q  & (!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q  & (!\OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout  & !\OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_OUT~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~33_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~99 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N1
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[0]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[1]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[1]~36_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [1] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [1] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[1]~37  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[0]~35 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[1]~36_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[1]~37 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[1]~36 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N3
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[1]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[2]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[2]~38_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [2] & (\OUTPUT_BRIDGE|BRIDGE|time_count[1]~37  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [2] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[1]~37  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[2]~39  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [2] & !\OUTPUT_BRIDGE|BRIDGE|time_count[1]~37 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[1]~37 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[2]~38_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[2]~38 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[2]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[3]~40 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[3]~40_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [3] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [3] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[3]~41  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [3]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[2]~39 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[3]~40_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[3]~41 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[3]~40 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N7
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[3]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[4]~42 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[4]~42_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [4] & (\OUTPUT_BRIDGE|BRIDGE|time_count[3]~41  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [4] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[3]~41  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[4]~43  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [4] & !\OUTPUT_BRIDGE|BRIDGE|time_count[3]~41 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[3]~41 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[4]~42_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[4]~42 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N9
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[5]~44 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[5]~44_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [5] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [5] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[5]~45  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [5]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[4]~43 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[5]~44_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[5]~45 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[5]~44 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[5]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[6]~46 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[6]~46_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [6] & (\OUTPUT_BRIDGE|BRIDGE|time_count[5]~45  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [6] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[5]~45  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[6]~47  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [6] & !\OUTPUT_BRIDGE|BRIDGE|time_count[5]~45 ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[5]~45 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[6]~46_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[6]~46 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[6]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[7]~48 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[7]~48_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [7] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [7] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[7]~49  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[6]~47 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[7]~48_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[7]~49 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[7]~48 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N15
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[7]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[8]~50 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[8]~50_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [8] & (\OUTPUT_BRIDGE|BRIDGE|time_count[7]~49  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [8] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[7]~49  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[8]~51  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [8] & !\OUTPUT_BRIDGE|BRIDGE|time_count[7]~49 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[7]~49 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[8]~50_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[8]~50 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N17
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[8]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[9]~52 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[9]~52_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [9] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [9] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[9]~53  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[8]~51 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[9]~52_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[9]~53 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[9]~52 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N19
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[9]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[10]~54 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~54_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [10] & (\OUTPUT_BRIDGE|BRIDGE|time_count[9]~53  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [10] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[9]~53  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[10]~55  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [10] & !\OUTPUT_BRIDGE|BRIDGE|time_count[9]~53 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[9]~53 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~54_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~54 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N21
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[11]~56 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[11]~56_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [11] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [11] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[11]~57  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [11]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~55 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[11]~56_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[11]~57 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[11]~56 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N23
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[11]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[12]~58 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[12]~58_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [12] & (\OUTPUT_BRIDGE|BRIDGE|time_count[11]~57  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [12] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[11]~57  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[12]~59  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [12] & !\OUTPUT_BRIDGE|BRIDGE|time_count[11]~57 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[11]~57 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[12]~58_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[12]~58 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N25
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[12]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[13]~60 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[13]~60_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [13] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [13] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[13]~61  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [13]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[12]~59 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[13]~60_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[13]~61 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[13]~60 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N27
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[13]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[14]~62 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[14]~62_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [14] & (\OUTPUT_BRIDGE|BRIDGE|time_count[13]~61  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [14] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[13]~61  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[14]~63  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [14] & !\OUTPUT_BRIDGE|BRIDGE|time_count[13]~61 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[13]~61 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[14]~62_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[14]~62 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N29
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[14]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[15]~64 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[15]~64_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [15] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [15] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[15]~65  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [15]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[14]~63 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[15]~64_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[15]~65 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[15]~64 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y34_N31
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[15]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[16]~66 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[16]~66_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [16] & (\OUTPUT_BRIDGE|BRIDGE|time_count[15]~65  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [16] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[15]~65  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[16]~67  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [16] & !\OUTPUT_BRIDGE|BRIDGE|time_count[15]~65 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[15]~65 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[16]~66_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[16]~66 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N1
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[16]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[17]~68 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[17]~68_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [17] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [17] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[17]~69  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[16]~67 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[17]~68_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[17]~69 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[17]~68 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N3
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[17]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[18]~70 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[18]~70_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [18] & (\OUTPUT_BRIDGE|BRIDGE|time_count[17]~69  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [18] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[17]~69  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[18]~71  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [18] & !\OUTPUT_BRIDGE|BRIDGE|time_count[17]~69 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[17]~69 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[18]~70_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[18]~70 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[18]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[19]~72 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[19]~72_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [19] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [19] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[19]~73  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [19]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[18]~71 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[19]~72_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[19]~73 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[19]~72 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N7
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[19]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[20]~74 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[20]~74_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [20] & (\OUTPUT_BRIDGE|BRIDGE|time_count[19]~73  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [20] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[19]~73  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[20]~75  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [20] & !\OUTPUT_BRIDGE|BRIDGE|time_count[19]~73 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[19]~73 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[20]~74_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[20]~74 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N9
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[20]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[21]~76 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[21]~76_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [21] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [21] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[21]~77  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [21]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[20]~75 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[21]~76_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[21]~77 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[21]~76 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[21]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[22]~78 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[22]~78_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [22] & (\OUTPUT_BRIDGE|BRIDGE|time_count[21]~77  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [22] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[21]~77  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[22]~79  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [22] & !\OUTPUT_BRIDGE|BRIDGE|time_count[21]~77 ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[21]~77 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[22]~78_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[22]~78 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[22]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[23]~80 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[23]~80_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [23] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [23] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[23]~81  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[22]~79 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[23]~80_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[23]~81 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[23]~80 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N15
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[23]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[24]~82 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[24]~82_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [24] & (\OUTPUT_BRIDGE|BRIDGE|time_count[23]~81  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [24] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[23]~81  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[24]~83  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [24] & !\OUTPUT_BRIDGE|BRIDGE|time_count[23]~81 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[23]~81 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[24]~82_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[24]~82 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N17
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[24]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[25]~84 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[25]~84_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [25] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [25] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[25]~85  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[24]~83 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[25]~84_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[25]~85 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[25]~84 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N19
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[25]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[26]~86 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[26]~86_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [26] & (\OUTPUT_BRIDGE|BRIDGE|time_count[25]~85  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [26] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[25]~85  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[26]~87  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [26] & !\OUTPUT_BRIDGE|BRIDGE|time_count[25]~85 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[25]~85 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[26]~86_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[26]~86 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N21
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[26]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[27]~88 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[27]~88_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [27] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [27] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[27]~89  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [27]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[26]~87 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[27]~88_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[27]~89 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[27]~88 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N23
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[27]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[28]~90 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[28]~90_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [28] & (\OUTPUT_BRIDGE|BRIDGE|time_count[27]~89  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [28] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[27]~89  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[28]~91  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [28] & !\OUTPUT_BRIDGE|BRIDGE|time_count[27]~89 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[27]~89 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[28]~90_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[28]~90 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N25
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[28]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[29]~92 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[29]~92_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [29] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [29] & ((\OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|time_count[29]~93  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 ) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [29]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[28]~91 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[29]~92_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[29]~93 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[29]~92 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N27
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[29]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[30]~94 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[30]~94_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [30] & (\OUTPUT_BRIDGE|BRIDGE|time_count[29]~93  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [30] & (!\OUTPUT_BRIDGE|BRIDGE|time_count[29]~93  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|time_count[30]~95  = CARRY((\OUTPUT_BRIDGE|BRIDGE|time_count [30] & !\OUTPUT_BRIDGE|BRIDGE|time_count[29]~93 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[29]~93 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[30]~94_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|time_count[30]~95 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[30]~94 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N29
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[30]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~8 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~8_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [27] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [28] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [26] & !\OUTPUT_BRIDGE|BRIDGE|time_count [25])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [27]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [28]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [26]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [25]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~8 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~9 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~9_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [30] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [29] & \OUTPUT_BRIDGE|BRIDGE|LessThan0~8_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [30]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [29]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~9 .lut_mask = 16'h0300;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|time_count[31]~96 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|time_count[31]~96_combout  = \OUTPUT_BRIDGE|BRIDGE|time_count [31] $ (\OUTPUT_BRIDGE|BRIDGE|time_count[30]~95 )

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|BRIDGE|time_count[30]~95 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|time_count[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[31]~96 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X100_Y33_N31
dffeas \OUTPUT_BRIDGE|BRIDGE|time_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|time_count[31]~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|time_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|time_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~6 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~6_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [22] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [21] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [23] & !\OUTPUT_BRIDGE|BRIDGE|time_count [24])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [22]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [21]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [23]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [24]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~5 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~5_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [20] & !\OUTPUT_BRIDGE|BRIDGE|time_count [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [20]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [19]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~5 .lut_mask = 16'h000F;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~7 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~7_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [17] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [18] & (\OUTPUT_BRIDGE|BRIDGE|LessThan0~6_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan0~5_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [17]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [18]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan0~6_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~7 .lut_mask = 16'h1000;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~0_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [11] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [12] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [10] & !\OUTPUT_BRIDGE|BRIDGE|time_count [9])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [11]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [12]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [10]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [9]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~0 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~1_combout  = (!\OUTPUT_BRIDGE|BRIDGE|time_count [15] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [16] & (!\OUTPUT_BRIDGE|BRIDGE|time_count [13] & !\OUTPUT_BRIDGE|BRIDGE|time_count [14])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [15]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [16]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [13]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [14]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~2_combout  = (((!\OUTPUT_BRIDGE|BRIDGE|time_count [2] & !\OUTPUT_BRIDGE|BRIDGE|time_count [3])) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [4])) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [5])

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [2]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [3]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [5]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [4]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~2 .lut_mask = 16'h1FFF;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~3 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~3_combout  = ((!\OUTPUT_BRIDGE|BRIDGE|time_count [6]) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [7])) # (!\OUTPUT_BRIDGE|BRIDGE|time_count [8])

	.dataa(\OUTPUT_BRIDGE|BRIDGE|time_count [8]),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|BRIDGE|time_count [7]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count [6]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~3 .lut_mask = 16'h5FFF;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~4 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~4_combout  = (\OUTPUT_BRIDGE|BRIDGE|LessThan0~0_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan0~1_combout  & ((\OUTPUT_BRIDGE|BRIDGE|LessThan0~2_combout ) # (\OUTPUT_BRIDGE|BRIDGE|LessThan0~3_combout ))))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|LessThan0~0_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|LessThan0~1_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan0~2_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~4 .lut_mask = 16'h8880;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan0~10 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout  = (\OUTPUT_BRIDGE|BRIDGE|time_count [31]) # ((\OUTPUT_BRIDGE|BRIDGE|LessThan0~9_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan0~7_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan0~4_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|LessThan0~9_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|time_count [31]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan0~7_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~10 .lut_mask = 16'hECCC;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count~32 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count~32_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & !\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count~32_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count~32 .lut_mask = 16'h000F;
defparam \OUTPUT_BRIDGE|BRIDGE|count~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[30]~99 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count[30]~98_combout  & (((!\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout  & \OUTPUT_BRIDGE|BRIDGE|count~32_combout )) # (!\OUTPUT_BRIDGE|BRIDGE|count[30]~97_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count[30]~97_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count[30]~98_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count~32_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~99 .lut_mask = 16'h0703;
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y32_N1
dffeas \OUTPUT_BRIDGE|BRIDGE|count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[0]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[1]~35 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[1]~35_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [1] & (!\OUTPUT_BRIDGE|BRIDGE|count[0]~34 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [1] & ((\OUTPUT_BRIDGE|BRIDGE|count[0]~34 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[1]~36  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[0]~34 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[0]~34 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[1]~35_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[1]~36 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[1]~35 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N3
dffeas \OUTPUT_BRIDGE|BRIDGE|count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[1]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[2]~37 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[2]~37_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [2] & (\OUTPUT_BRIDGE|BRIDGE|count[1]~36  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [2] & (!\OUTPUT_BRIDGE|BRIDGE|count[1]~36  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[2]~38  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [2] & !\OUTPUT_BRIDGE|BRIDGE|count[1]~36 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[1]~36 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[2]~37_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[2]~38 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[2]~37 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[2]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[3]~39 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[3]~39_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [3] & (!\OUTPUT_BRIDGE|BRIDGE|count[2]~38 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [3] & ((\OUTPUT_BRIDGE|BRIDGE|count[2]~38 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[3]~40  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[2]~38 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [3]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[2]~38 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[3]~39_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[3]~40 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[3]~39 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N7
dffeas \OUTPUT_BRIDGE|BRIDGE|count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[3]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[4]~41 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[4]~41_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [4] & (\OUTPUT_BRIDGE|BRIDGE|count[3]~40  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [4] & (!\OUTPUT_BRIDGE|BRIDGE|count[3]~40  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[4]~42  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [4] & !\OUTPUT_BRIDGE|BRIDGE|count[3]~40 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[3]~40 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[4]~41_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[4]~42 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[4]~41 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N9
dffeas \OUTPUT_BRIDGE|BRIDGE|count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[4]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[5]~43 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[5]~43_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [5] & (!\OUTPUT_BRIDGE|BRIDGE|count[4]~42 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [5] & ((\OUTPUT_BRIDGE|BRIDGE|count[4]~42 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[5]~44  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[4]~42 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [5]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[4]~42 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[5]~43_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[5]~44 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[5]~43 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[5]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[6]~45 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[6]~45_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [6] & (\OUTPUT_BRIDGE|BRIDGE|count[5]~44  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [6] & (!\OUTPUT_BRIDGE|BRIDGE|count[5]~44  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[6]~46  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [6] & !\OUTPUT_BRIDGE|BRIDGE|count[5]~44 ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[5]~44 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[6]~45_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[6]~46 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[6]~45 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|BRIDGE|count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[6]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[7]~47 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[7]~47_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [7] & (!\OUTPUT_BRIDGE|BRIDGE|count[6]~46 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [7] & ((\OUTPUT_BRIDGE|BRIDGE|count[6]~46 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[7]~48  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[6]~46 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[6]~46 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[7]~47_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[7]~48 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[7]~47 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N15
dffeas \OUTPUT_BRIDGE|BRIDGE|count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[7]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[8]~49 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[8]~49_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [8] & (\OUTPUT_BRIDGE|BRIDGE|count[7]~48  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [8] & (!\OUTPUT_BRIDGE|BRIDGE|count[7]~48  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[8]~50  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [8] & !\OUTPUT_BRIDGE|BRIDGE|count[7]~48 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[7]~48 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[8]~49_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[8]~50 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[8]~49 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N17
dffeas \OUTPUT_BRIDGE|BRIDGE|count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[8]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[9]~51 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[9]~51_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [9] & (!\OUTPUT_BRIDGE|BRIDGE|count[8]~50 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [9] & ((\OUTPUT_BRIDGE|BRIDGE|count[8]~50 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[9]~52  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[8]~50 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[8]~50 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[9]~51_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[9]~52 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[9]~51 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N19
dffeas \OUTPUT_BRIDGE|BRIDGE|count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[9]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[10]~53 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[10]~53_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [10] & (\OUTPUT_BRIDGE|BRIDGE|count[9]~52  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [10] & (!\OUTPUT_BRIDGE|BRIDGE|count[9]~52  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[10]~54  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [10] & !\OUTPUT_BRIDGE|BRIDGE|count[9]~52 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[9]~52 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[10]~53_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[10]~54 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[10]~53 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N21
dffeas \OUTPUT_BRIDGE|BRIDGE|count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[10]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[11]~55 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[11]~55_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [11] & (!\OUTPUT_BRIDGE|BRIDGE|count[10]~54 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [11] & ((\OUTPUT_BRIDGE|BRIDGE|count[10]~54 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[11]~56  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[10]~54 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [11]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[10]~54 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[11]~55_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[11]~56 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[11]~55 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N23
dffeas \OUTPUT_BRIDGE|BRIDGE|count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[11]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[12]~57 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[12]~57_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [12] & (\OUTPUT_BRIDGE|BRIDGE|count[11]~56  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [12] & (!\OUTPUT_BRIDGE|BRIDGE|count[11]~56  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[12]~58  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [12] & !\OUTPUT_BRIDGE|BRIDGE|count[11]~56 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[11]~56 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[12]~57_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[12]~58 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[12]~57 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N25
dffeas \OUTPUT_BRIDGE|BRIDGE|count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[12]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[13]~59 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[13]~59_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [13] & (!\OUTPUT_BRIDGE|BRIDGE|count[12]~58 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [13] & ((\OUTPUT_BRIDGE|BRIDGE|count[12]~58 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[13]~60  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[12]~58 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [13]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[12]~58 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[13]~59_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[13]~60 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[13]~59 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N27
dffeas \OUTPUT_BRIDGE|BRIDGE|count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[13]~59_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[14]~61 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[14]~61_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [14] & (\OUTPUT_BRIDGE|BRIDGE|count[13]~60  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [14] & (!\OUTPUT_BRIDGE|BRIDGE|count[13]~60  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[14]~62  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [14] & !\OUTPUT_BRIDGE|BRIDGE|count[13]~60 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[13]~60 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[14]~61_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[14]~62 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[14]~61 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N29
dffeas \OUTPUT_BRIDGE|BRIDGE|count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[14]~61_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y32_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[15]~63 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[15]~63_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [15] & (!\OUTPUT_BRIDGE|BRIDGE|count[14]~62 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [15] & ((\OUTPUT_BRIDGE|BRIDGE|count[14]~62 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[15]~64  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[14]~62 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [15]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[14]~62 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[15]~63_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[15]~64 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[15]~63 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y32_N31
dffeas \OUTPUT_BRIDGE|BRIDGE|count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[15]~63_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[16]~65 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[16]~65_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [16] & (\OUTPUT_BRIDGE|BRIDGE|count[15]~64  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [16] & (!\OUTPUT_BRIDGE|BRIDGE|count[15]~64  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[16]~66  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [16] & !\OUTPUT_BRIDGE|BRIDGE|count[15]~64 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[15]~64 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[16]~65_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[16]~66 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[16]~65 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N1
dffeas \OUTPUT_BRIDGE|BRIDGE|count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[16]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[17]~67 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[17]~67_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [17] & (!\OUTPUT_BRIDGE|BRIDGE|count[16]~66 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [17] & ((\OUTPUT_BRIDGE|BRIDGE|count[16]~66 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[17]~68  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[16]~66 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[16]~66 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[17]~67_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[17]~68 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[17]~67 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N3
dffeas \OUTPUT_BRIDGE|BRIDGE|count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[17]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[18]~69 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[18]~69_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [18] & (\OUTPUT_BRIDGE|BRIDGE|count[17]~68  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [18] & (!\OUTPUT_BRIDGE|BRIDGE|count[17]~68  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[18]~70  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [18] & !\OUTPUT_BRIDGE|BRIDGE|count[17]~68 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[17]~68 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[18]~69_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[18]~70 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[18]~69 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[18]~69_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[19]~71 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[19]~71_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [19] & (!\OUTPUT_BRIDGE|BRIDGE|count[18]~70 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [19] & ((\OUTPUT_BRIDGE|BRIDGE|count[18]~70 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[19]~72  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[18]~70 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [19]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[18]~70 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[19]~71_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[19]~72 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[19]~71 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N7
dffeas \OUTPUT_BRIDGE|BRIDGE|count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[19]~71_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[20]~73 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[20]~73_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [20] & (\OUTPUT_BRIDGE|BRIDGE|count[19]~72  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [20] & (!\OUTPUT_BRIDGE|BRIDGE|count[19]~72  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[20]~74  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [20] & !\OUTPUT_BRIDGE|BRIDGE|count[19]~72 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[19]~72 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[20]~73_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[20]~74 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[20]~73 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N9
dffeas \OUTPUT_BRIDGE|BRIDGE|count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[20]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[21]~75 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[21]~75_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [21] & (!\OUTPUT_BRIDGE|BRIDGE|count[20]~74 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [21] & ((\OUTPUT_BRIDGE|BRIDGE|count[20]~74 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[21]~76  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[20]~74 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [21]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[20]~74 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[21]~75_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[21]~76 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[21]~75 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[21]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[22]~77 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[22]~77_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [22] & (\OUTPUT_BRIDGE|BRIDGE|count[21]~76  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [22] & (!\OUTPUT_BRIDGE|BRIDGE|count[21]~76  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[22]~78  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [22] & !\OUTPUT_BRIDGE|BRIDGE|count[21]~76 ))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[21]~76 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[22]~77_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[22]~78 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[22]~77 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|BRIDGE|count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[22]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[23]~79 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[23]~79_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [23] & (!\OUTPUT_BRIDGE|BRIDGE|count[22]~78 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [23] & ((\OUTPUT_BRIDGE|BRIDGE|count[22]~78 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[23]~80  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[22]~78 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[22]~78 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[23]~79_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[23]~80 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[23]~79 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N15
dffeas \OUTPUT_BRIDGE|BRIDGE|count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[23]~79_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[24]~81 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[24]~81_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [24] & (\OUTPUT_BRIDGE|BRIDGE|count[23]~80  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [24] & (!\OUTPUT_BRIDGE|BRIDGE|count[23]~80  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[24]~82  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [24] & !\OUTPUT_BRIDGE|BRIDGE|count[23]~80 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[23]~80 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[24]~81_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[24]~82 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[24]~81 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N17
dffeas \OUTPUT_BRIDGE|BRIDGE|count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[24]~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[25]~83 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[25]~83_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [25] & (!\OUTPUT_BRIDGE|BRIDGE|count[24]~82 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [25] & ((\OUTPUT_BRIDGE|BRIDGE|count[24]~82 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[25]~84  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[24]~82 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[24]~82 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[25]~83_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[25]~84 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[25]~83 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N19
dffeas \OUTPUT_BRIDGE|BRIDGE|count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[25]~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[26]~85 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[26]~85_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [26] & (\OUTPUT_BRIDGE|BRIDGE|count[25]~84  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [26] & (!\OUTPUT_BRIDGE|BRIDGE|count[25]~84  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[26]~86  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [26] & !\OUTPUT_BRIDGE|BRIDGE|count[25]~84 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[25]~84 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[26]~85_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[26]~86 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[26]~85 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N21
dffeas \OUTPUT_BRIDGE|BRIDGE|count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[26]~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[27]~87 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[27]~87_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [27] & (!\OUTPUT_BRIDGE|BRIDGE|count[26]~86 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [27] & ((\OUTPUT_BRIDGE|BRIDGE|count[26]~86 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[27]~88  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[26]~86 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [27]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[26]~86 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[27]~87_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[27]~88 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[27]~87 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N23
dffeas \OUTPUT_BRIDGE|BRIDGE|count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[27]~87_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[28]~89 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[28]~89_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [28] & (\OUTPUT_BRIDGE|BRIDGE|count[27]~88  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [28] & (!\OUTPUT_BRIDGE|BRIDGE|count[27]~88  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[28]~90  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [28] & !\OUTPUT_BRIDGE|BRIDGE|count[27]~88 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[27]~88 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[28]~89_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[28]~90 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[28]~89 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N25
dffeas \OUTPUT_BRIDGE|BRIDGE|count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[28]~89_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[29]~91 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[29]~91_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [29] & (!\OUTPUT_BRIDGE|BRIDGE|count[28]~90 )) # (!\OUTPUT_BRIDGE|BRIDGE|count [29] & ((\OUTPUT_BRIDGE|BRIDGE|count[28]~90 ) # (GND)))
// \OUTPUT_BRIDGE|BRIDGE|count[29]~92  = CARRY((!\OUTPUT_BRIDGE|BRIDGE|count[28]~90 ) # (!\OUTPUT_BRIDGE|BRIDGE|count [29]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[28]~90 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[29]~91_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[29]~92 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[29]~91 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|BRIDGE|count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N27
dffeas \OUTPUT_BRIDGE|BRIDGE|count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[29]~91_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[30]~93 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[30]~93_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [30] & (\OUTPUT_BRIDGE|BRIDGE|count[29]~92  $ (GND))) # (!\OUTPUT_BRIDGE|BRIDGE|count [30] & (!\OUTPUT_BRIDGE|BRIDGE|count[29]~92  & VCC))
// \OUTPUT_BRIDGE|BRIDGE|count[30]~94  = CARRY((\OUTPUT_BRIDGE|BRIDGE|count [30] & !\OUTPUT_BRIDGE|BRIDGE|count[29]~92 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[29]~92 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[30]~93_combout ),
	.cout(\OUTPUT_BRIDGE|BRIDGE|count[30]~94 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~93 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|BRIDGE|count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N29
dffeas \OUTPUT_BRIDGE|BRIDGE|count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[30]~93_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|count[31]~95 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|count[31]~95_combout  = \OUTPUT_BRIDGE|BRIDGE|count [31] $ (\OUTPUT_BRIDGE|BRIDGE|count[30]~94 )

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|BRIDGE|count[30]~94 ),
	.combout(\OUTPUT_BRIDGE|BRIDGE|count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[31]~95 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|BRIDGE|count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X97_Y31_N31
dffeas \OUTPUT_BRIDGE|BRIDGE|count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|count[31]~95_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|count[30]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~5 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~5_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [17] & (!\OUTPUT_BRIDGE|BRIDGE|count [19] & (!\OUTPUT_BRIDGE|BRIDGE|count [18] & !\OUTPUT_BRIDGE|BRIDGE|count [16])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [17]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [19]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [18]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [16]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~5 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~6 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~6_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [20] & (!\OUTPUT_BRIDGE|BRIDGE|count [22] & (!\OUTPUT_BRIDGE|BRIDGE|count [21] & !\OUTPUT_BRIDGE|BRIDGE|count [23])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [20]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [22]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [21]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [23]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~7 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~7_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [24] & (!\OUTPUT_BRIDGE|BRIDGE|count [25] & (!\OUTPUT_BRIDGE|BRIDGE|count [27] & !\OUTPUT_BRIDGE|BRIDGE|count [26])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [24]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [25]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [27]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [26]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~7 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~8 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~8_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [30] & (!\OUTPUT_BRIDGE|BRIDGE|count [29] & !\OUTPUT_BRIDGE|BRIDGE|count [28]))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [30]),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [29]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [28]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~8 .lut_mask = 16'h0005;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~9 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~9_combout  = (\OUTPUT_BRIDGE|BRIDGE|LessThan1~5_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan1~6_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan1~7_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan1~8_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|LessThan1~5_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|LessThan1~6_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan1~7_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~9 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~3_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [15] & (!\OUTPUT_BRIDGE|BRIDGE|count [14] & (!\OUTPUT_BRIDGE|BRIDGE|count [12] & !\OUTPUT_BRIDGE|BRIDGE|count [13])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [15]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [14]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [12]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [13]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~3 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~2_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [8] & (!\OUTPUT_BRIDGE|BRIDGE|count [9] & (!\OUTPUT_BRIDGE|BRIDGE|count [11] & !\OUTPUT_BRIDGE|BRIDGE|count [10])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [8]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [9]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [11]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [10]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~2 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~0_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [3] & (((!\OUTPUT_BRIDGE|BRIDGE|count [1] & !\OUTPUT_BRIDGE|BRIDGE|count [0])) # (!\OUTPUT_BRIDGE|BRIDGE|count [2])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [1]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [0]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [3]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~0 .lut_mask = 16'h010F;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~1_combout  = (!\OUTPUT_BRIDGE|BRIDGE|count [6] & (!\OUTPUT_BRIDGE|BRIDGE|count [5] & (!\OUTPUT_BRIDGE|BRIDGE|count [4] & !\OUTPUT_BRIDGE|BRIDGE|count [7])))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|count [6]),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [5]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count [4]),
	.datad(\OUTPUT_BRIDGE|BRIDGE|count [7]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~4 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~4_combout  = (\OUTPUT_BRIDGE|BRIDGE|LessThan1~3_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan1~2_combout  & (\OUTPUT_BRIDGE|BRIDGE|LessThan1~0_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan1~1_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|LessThan1~3_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|LessThan1~2_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan1~0_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~4 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|LessThan1~10 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout  = (\OUTPUT_BRIDGE|BRIDGE|count [31]) # ((\OUTPUT_BRIDGE|BRIDGE|LessThan1~9_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan1~4_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|count [31]),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan1~9_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~10 .lut_mask = 16'hFCCC;
defparam \OUTPUT_BRIDGE|BRIDGE|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & (\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout  & !\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~0 .lut_mask = 16'h00C0;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector1~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & ((\OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ) # (!\OUTPUT_BRIDGE|BRIDGE|u_state.000~q )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~1 .lut_mask = 16'h3311;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector1~2_combout  = (\OUTPUT_BRIDGE|BRIDGE|Selector1~1_combout  & ((\OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|Selector1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector1~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~2 .lut_mask = 16'hEC00;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & ((!\OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ) # (!\OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|Equal0~1_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Equal0~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0 .lut_mask = 16'h0CCC;
defparam \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector1~3_combout  = (\OUTPUT_BRIDGE|BRIDGE|Selector1~2_combout ) # ((\OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout ) # ((\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & \OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|Selector1~2_combout ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~98_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~3 .lut_mask = 16'hFFEA;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y33_N13
dffeas \OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector3~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector3~0_combout  = ((\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q  & \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q )) # (!\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout )

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_DATA_OUT~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_done~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|time_count[10]~32_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector3~0 .lut_mask = 16'h88FF;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_state~11 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_state~11_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & ((\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ) # (\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout )))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state~11 .lut_mask = 16'h3330;
defparam \OUTPUT_BRIDGE|BRIDGE|u_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector4~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout  = (!\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q  & (((\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ) # (\OUTPUT_BRIDGE|BRIDGE|u_state~11_combout )) # (!\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_state~11_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector4~0 .lut_mask = 16'h5551;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector4~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector4~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & !\OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector4~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector4~1 .lut_mask = 16'h00C0;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y33_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector5~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector5~1_combout  = (\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q  & ((\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ) # ((\OUTPUT_BRIDGE|BRIDGE|count~32_combout  & \OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ))))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.UART_ACK_IN~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~0_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|count~32_combout ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~1 .lut_mask = 16'hA888;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector5~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout  = (!\OUTPUT_BRIDGE|BRIDGE|u_state.000~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|rx_done~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|write_en_in1~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_state.000~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~0 .lut_mask = 16'h00EC;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|Selector5~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|Selector5~2_combout  = (\OUTPUT_BRIDGE|BRIDGE|Selector5~1_combout ) # ((\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ) # ((\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q  & \OUTPUT_BRIDGE|BRIDGE|u_send_sig~q )))

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_state.U_WAIT~q ),
	.datab(\OUTPUT_BRIDGE|BRIDGE|Selector5~1_combout ),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datad(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~2 .lut_mask = 16'hFFEC;
defparam \OUTPUT_BRIDGE|BRIDGE|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|u_send_sig (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_send_sig .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_send_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state~11_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder .lut_mask = 16'hFF00;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ) # (\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.FINISH~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97 .lut_mask = 16'h00FA;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder .lut_mask = 16'hF0F0;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96 .lut_mask = 16'h0FFF;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[0]~33 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[1]~35 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[2]~37 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[3]~39 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[4]~41 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[5]~43 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[6]~45 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[7]~47 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[8]~49 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[9]~51 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[10]~53 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[11]~55 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[12]~57 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[13]~59 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[14]~61 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y31_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[15]~63 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[16]~65 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[17]~67 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[18]~69 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N7
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[19]~71 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[20]~73 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[21]~75 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76 .lut_mask = 16'hA50A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N13
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~77 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[23]~79 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[24]~81 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82 .lut_mask = 16'h3C3F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[25]~83 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[26]~85 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N23
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[27]~87 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N25
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 )) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29] & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 ) # (GND)))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91  = CARRY((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 ) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[28]~89 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90 .lut_mask = 16'h5A5F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N27
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91  $ (GND))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91  & VCC))
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93  = CARRY((\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 ))

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[29]~91 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92_combout ),
	.cout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 ));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92 .lut_mask = 16'hC30C;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N29
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94_combout  = \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31] $ (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 )

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[30]~93 ),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94 .lut_mask = 16'h5A5A;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X109_Y30_N31
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~96_combout ),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[22]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [30]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [29]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 .lut_mask = 16'h000F;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [24])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [21]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [22]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [23]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [24]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [18])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [19]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [20]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [17]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [18]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [16])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [14]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [15]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [13]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [16]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [28])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [25]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [26]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [27]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [28]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~7_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~6_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~5_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 .lut_mask = 16'h8000;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [9])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [10]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [11]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [12]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [9]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [8])))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [6]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [7]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [5]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [8]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N12
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3] & (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2] & ((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count 
// [0]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [3]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [0]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [2]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 .lut_mask = 16'h0105;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~1_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [4]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~0_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 .lut_mask = 16'hA020;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout  & 
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout )))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|clk_count [31]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~4_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~9_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 .lut_mask = 16'hEAAA;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q )))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout  & 
// ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & \OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan1~10_combout ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 .lut_mask = 16'hF4E4;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q  & \BUS|Bus_Arbiter1|m2_grant~q )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datad(\BUS|Bus_Arbiter1|m2_grant~q ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .lut_mask = 16'hFEFC;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ) # (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout )))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count[3]~34_combout ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .lut_mask = 16'hFFFE;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N8
cycloneive_lcell_comb \INCREMENT|inc1|output_data[0]~8 (
// Equation(s):
// \INCREMENT|inc1|output_data[0]~8_combout  = \INCREMENT|inc1|output_data [0] $ (VCC)
// \INCREMENT|inc1|output_data[0]~9  = CARRY(\INCREMENT|inc1|output_data [0])

	.dataa(gnd),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\INCREMENT|inc1|output_data[0]~8_combout ),
	.cout(\INCREMENT|inc1|output_data[0]~9 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[0]~8 .lut_mask = 16'h33CC;
defparam \INCREMENT|inc1|output_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .lut_mask = 16'hFAFF;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder_combout  = \INPUT_BRIDGE|BRIDGE|m_data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|m_data_out [7]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout  = (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q  & \INPUT_BRIDGE|BRIDGE|m_instruction [1])

	.dataa(gnd),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.00000~q ),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|m_instruction [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0 .lut_mask = 16'h3300;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N7
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [5]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N5
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N19
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_data_out [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [4]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N27
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N21
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_data_out [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [6]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N13
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder_combout  = \INPUT_BRIDGE|BRIDGE|m_data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|m_data_out [6]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N11
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1])) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'hDC98;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [7])) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]))))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hDDA0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder_combout  = \INPUT_BRIDGE|BRIDGE|m_data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|BRIDGE|m_data_out [2]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N23
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [3]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N25
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_data_out [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INPUT_BRIDGE|UART_PORT|UART_RX|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N31
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_data_out [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder (
// Equation(s):
// \INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder_combout  = \INPUT_BRIDGE|UART_PORT|UART_RX|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INPUT_BRIDGE|UART_PORT|UART_RX|data [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N27
dffeas \INPUT_BRIDGE|BRIDGE|m_data_out[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|BRIDGE|m_data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INPUT_BRIDGE|BRIDGE|m_data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|BRIDGE|m_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|BRIDGE|m_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N29
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INPUT_BRIDGE|BRIDGE|m_data_out [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [1])))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0] & (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .lut_mask = 16'hBA98;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]))) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [2])))) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .lut_mask = 16'hF388;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ) # ((\BUS|Bus_Arbiter1|m1_grant~q  & 
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q )))

	.dataa(\BUS|Bus_Arbiter1|m1_grant~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_DATA~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.WAIT_APPROVAL~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_DATA~q ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .lut_mask = 16'hFFEC;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ) # 
// ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ) # (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout )))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR_DATA~q ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR_DATA~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count[0]~38_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .lut_mask = 16'hFFFE;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout )) # 
// (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout )))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .lut_mask = 16'hD800;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 (
// Equation(s):
// \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout  = (\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ) # ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & ((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout 
// ) # (!\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ))))

	.dataa(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|count2[1]~32_combout ),
	.datab(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~7_combout ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~4_combout ),
	.cin(gnd),
	.combout(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.cout());
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .lut_mask = 16'hFFD0;
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|Selector58~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \BUS|Bus_mux1|s1_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s1_rx_data~0_combout  = (\BUS|Bus_mux1|m1_rx_data~0_combout  & (((\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # (!\BUS|Bus_mux1|m1_rx_data~0_combout  & (\BUS|Bus_mux1|m2_rx_data~0_combout  & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))

	.dataa(\BUS|Bus_mux1|m2_rx_data~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\BUS|Bus_mux1|m1_rx_data~0_combout ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s1_rx_data~0 .lut_mask = 16'hF088;
defparam \BUS|Bus_mux1|s1_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N26
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0001;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N12
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  = (\rst~input_o  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout )))))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|always1~1_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .lut_mask = 16'hD800;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N24
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N25
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \switch_array[0]~input (
	.i(switch_array[0]),
	.ibar(gnd),
	.o(\switch_array[0]~input_o ));
// synopsys translate_off
defparam \switch_array[0]~input .bus_hold = "false";
defparam \switch_array[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N18
cycloneive_lcell_comb \INCREMENT|inc1|Selector7~0 (
// Equation(s):
// \INCREMENT|inc1|Selector7~0_combout  = (\INCREMENT|inc1|always0~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0])) # (!\INCREMENT|inc1|always0~0_combout  & ((\switch_array[0]~input_o )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datac(\switch_array[0]~input_o ),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector7~0 .lut_mask = 16'hCCF0;
defparam \INCREMENT|inc1|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N30
cycloneive_lcell_comb \INCREMENT|inc1|output_data[3]~10 (
// Equation(s):
// \INCREMENT|inc1|output_data[3]~10_combout  = ((\INCREMENT|inc1|delay_counter [5]) # ((\INCREMENT|inc1|Equal0~0_combout ) # (!\INCREMENT|inc1|delay_counter [4]))) # (!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q )

	.dataa(\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.datab(\INCREMENT|inc1|delay_counter [5]),
	.datac(\INCREMENT|inc1|Equal0~0_combout ),
	.datad(\INCREMENT|inc1|delay_counter [4]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|output_data[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[3]~10 .lut_mask = 16'hFDFF;
defparam \INCREMENT|inc1|output_data[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N6
cycloneive_lcell_comb \INCREMENT|inc1|output_data[3]~12 (
// Equation(s):
// \INCREMENT|inc1|output_data[3]~12_combout  = ((!\INCREMENT|inc1|inc_state.00~q  & \INCREMENT|inc1|output_data[3]~11_combout )) # (!\INCREMENT|inc1|output_data[3]~10_combout )

	.dataa(gnd),
	.datab(\INCREMENT|inc1|inc_state.00~q ),
	.datac(\INCREMENT|inc1|output_data[3]~11_combout ),
	.datad(\INCREMENT|inc1|output_data[3]~10_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|output_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[3]~12 .lut_mask = 16'h30FF;
defparam \INCREMENT|inc1|output_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N9
dffeas \INCREMENT|inc1|output_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[0]~8_combout ),
	.asdata(\INCREMENT|inc1|Selector7~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[0] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N10
cycloneive_lcell_comb \INCREMENT|inc1|output_data[1]~13 (
// Equation(s):
// \INCREMENT|inc1|output_data[1]~13_combout  = (\INCREMENT|inc1|output_data [1] & (!\INCREMENT|inc1|output_data[0]~9 )) # (!\INCREMENT|inc1|output_data [1] & ((\INCREMENT|inc1|output_data[0]~9 ) # (GND)))
// \INCREMENT|inc1|output_data[1]~14  = CARRY((!\INCREMENT|inc1|output_data[0]~9 ) # (!\INCREMENT|inc1|output_data [1]))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[0]~9 ),
	.combout(\INCREMENT|inc1|output_data[1]~13_combout ),
	.cout(\INCREMENT|inc1|output_data[1]~14 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[1]~13 .lut_mask = 16'h5A5F;
defparam \INCREMENT|inc1|output_data[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N0
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h0100;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N22
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N23
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \switch_array[1]~input (
	.i(switch_array[1]),
	.ibar(gnd),
	.o(\switch_array[1]~input_o ));
// synopsys translate_off
defparam \switch_array[1]~input .bus_hold = "false";
defparam \switch_array[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N24
cycloneive_lcell_comb \INCREMENT|inc1|Selector6~0 (
// Equation(s):
// \INCREMENT|inc1|Selector6~0_combout  = (\INCREMENT|inc1|always0~0_combout  & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1])) # (!\INCREMENT|inc1|always0~0_combout  & ((\switch_array[1]~input_o )))

	.dataa(gnd),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datac(\switch_array[1]~input_o ),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector6~0 .lut_mask = 16'hCCF0;
defparam \INCREMENT|inc1|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N11
dffeas \INCREMENT|inc1|output_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[1]~13_combout ),
	.asdata(\INCREMENT|inc1|Selector6~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[1] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N12
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[1]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[1]~feeder_combout  = \INCREMENT|inc1|output_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|output_data [1]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[1]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|inc1|data_to_master[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N24
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[7]~0 (
// Equation(s):
// \INCREMENT|inc1|data_to_master[7]~0_combout  = (\rst~input_o  & (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q  & \INCREMENT|inc1|inc_state.DATA_SEND~q ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_done~q ),
	.datad(\INCREMENT|inc1|inc_state.DATA_SEND~q ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[7]~0 .lut_mask = 16'h0A00;
defparam \INCREMENT|inc1|data_to_master[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N13
dffeas \INCREMENT|inc1|data_to_master[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[1] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N20
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder_combout  = \INCREMENT|inc1|data_to_master [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|data_to_master [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N21
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N24
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[0]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[0]~feeder_combout  = \INCREMENT|inc1|output_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|inc1|output_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[0]~feeder .lut_mask = 16'hF0F0;
defparam \INCREMENT|inc1|data_to_master[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N25
dffeas \INCREMENT|inc1|data_to_master[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[0] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N27
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|inc1|data_to_master [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N26
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [1])) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [0])))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [1]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [0]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .lut_mask = 16'hEE50;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N12
cycloneive_lcell_comb \INCREMENT|inc1|output_data[2]~15 (
// Equation(s):
// \INCREMENT|inc1|output_data[2]~15_combout  = (\INCREMENT|inc1|output_data [2] & (\INCREMENT|inc1|output_data[1]~14  $ (GND))) # (!\INCREMENT|inc1|output_data [2] & (!\INCREMENT|inc1|output_data[1]~14  & VCC))
// \INCREMENT|inc1|output_data[2]~16  = CARRY((\INCREMENT|inc1|output_data [2] & !\INCREMENT|inc1|output_data[1]~14 ))

	.dataa(\INCREMENT|inc1|output_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[1]~14 ),
	.combout(\INCREMENT|inc1|output_data[2]~15_combout ),
	.cout(\INCREMENT|inc1|output_data[2]~16 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[2]~15 .lut_mask = 16'hA50A;
defparam \INCREMENT|inc1|output_data[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \switch_array[2]~input (
	.i(switch_array[2]),
	.ibar(gnd),
	.o(\switch_array[2]~input_o ));
// synopsys translate_off
defparam \switch_array[2]~input .bus_hold = "false";
defparam \switch_array[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N6
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h0004;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N4
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N5
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N6
cycloneive_lcell_comb \INCREMENT|inc1|Selector5~0 (
// Equation(s):
// \INCREMENT|inc1|Selector5~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[2]~input_o ))

	.dataa(gnd),
	.datab(\switch_array[2]~input_o ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector5~0 .lut_mask = 16'hF0CC;
defparam \INCREMENT|inc1|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N13
dffeas \INCREMENT|inc1|output_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[2]~15_combout ),
	.asdata(\INCREMENT|inc1|Selector5~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[2] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N14
cycloneive_lcell_comb \INCREMENT|inc1|output_data[3]~17 (
// Equation(s):
// \INCREMENT|inc1|output_data[3]~17_combout  = (\INCREMENT|inc1|output_data [3] & (!\INCREMENT|inc1|output_data[2]~16 )) # (!\INCREMENT|inc1|output_data [3] & ((\INCREMENT|inc1|output_data[2]~16 ) # (GND)))
// \INCREMENT|inc1|output_data[3]~18  = CARRY((!\INCREMENT|inc1|output_data[2]~16 ) # (!\INCREMENT|inc1|output_data [3]))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|output_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[2]~16 ),
	.combout(\INCREMENT|inc1|output_data[3]~17_combout ),
	.cout(\INCREMENT|inc1|output_data[3]~18 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[3]~17 .lut_mask = 16'h3C3F;
defparam \INCREMENT|inc1|output_data[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \switch_array[3]~input (
	.i(switch_array[3]),
	.ibar(gnd),
	.o(\switch_array[3]~input_o ));
// synopsys translate_off
defparam \switch_array[3]~input .bus_hold = "false";
defparam \switch_array[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N20
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0400;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N2
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N3
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N16
cycloneive_lcell_comb \INCREMENT|inc1|Selector4~0 (
// Equation(s):
// \INCREMENT|inc1|Selector4~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[3]~input_o ))

	.dataa(gnd),
	.datab(\switch_array[3]~input_o ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector4~0 .lut_mask = 16'hF0CC;
defparam \INCREMENT|inc1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N15
dffeas \INCREMENT|inc1|output_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[3]~17_combout ),
	.asdata(\INCREMENT|inc1|Selector4~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[3] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N2
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[3]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[3]~feeder_combout  = \INCREMENT|inc1|output_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|inc1|output_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[3]~feeder .lut_mask = 16'hF0F0;
defparam \INCREMENT|inc1|data_to_master[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N3
dffeas \INCREMENT|inc1|data_to_master[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[3] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N24
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder_combout  = \INCREMENT|inc1|data_to_master [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|data_to_master [3]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N25
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N26
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[2]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[2]~feeder_combout  = \INCREMENT|inc1|output_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|output_data [2]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[2]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|inc1|data_to_master[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N27
dffeas \INCREMENT|inc1|data_to_master[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[2] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N11
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|inc1|data_to_master [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N10
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]) # ((!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [2] & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~2_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [3]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [2]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .lut_mask = 16'hD8AA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N16
cycloneive_lcell_comb \INCREMENT|inc1|output_data[4]~19 (
// Equation(s):
// \INCREMENT|inc1|output_data[4]~19_combout  = (\INCREMENT|inc1|output_data [4] & (\INCREMENT|inc1|output_data[3]~18  $ (GND))) # (!\INCREMENT|inc1|output_data [4] & (!\INCREMENT|inc1|output_data[3]~18  & VCC))
// \INCREMENT|inc1|output_data[4]~20  = CARRY((\INCREMENT|inc1|output_data [4] & !\INCREMENT|inc1|output_data[3]~18 ))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|output_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[3]~18 ),
	.combout(\INCREMENT|inc1|output_data[4]~19_combout ),
	.cout(\INCREMENT|inc1|output_data[4]~20 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[4]~19 .lut_mask = 16'hC30C;
defparam \INCREMENT|inc1|output_data[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \switch_array[4]~input (
	.i(switch_array[4]),
	.ibar(gnd),
	.o(\switch_array[4]~input_o ));
// synopsys translate_off
defparam \switch_array[4]~input .bus_hold = "false";
defparam \switch_array[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N18
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h0002;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N8
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N9
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N26
cycloneive_lcell_comb \INCREMENT|inc1|Selector3~0 (
// Equation(s):
// \INCREMENT|inc1|Selector3~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[4]~input_o ))

	.dataa(\switch_array[4]~input_o ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datac(gnd),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector3~0 .lut_mask = 16'hCCAA;
defparam \INCREMENT|inc1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N17
dffeas \INCREMENT|inc1|output_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[4]~19_combout ),
	.asdata(\INCREMENT|inc1|Selector3~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[4] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N18
cycloneive_lcell_comb \INCREMENT|inc1|output_data[5]~21 (
// Equation(s):
// \INCREMENT|inc1|output_data[5]~21_combout  = (\INCREMENT|inc1|output_data [5] & (!\INCREMENT|inc1|output_data[4]~20 )) # (!\INCREMENT|inc1|output_data [5] & ((\INCREMENT|inc1|output_data[4]~20 ) # (GND)))
// \INCREMENT|inc1|output_data[5]~22  = CARRY((!\INCREMENT|inc1|output_data[4]~20 ) # (!\INCREMENT|inc1|output_data [5]))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|output_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[4]~20 ),
	.combout(\INCREMENT|inc1|output_data[5]~21_combout ),
	.cout(\INCREMENT|inc1|output_data[5]~22 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[5]~21 .lut_mask = 16'h3C3F;
defparam \INCREMENT|inc1|output_data[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \switch_array[5]~input (
	.i(switch_array[5]),
	.ibar(gnd),
	.o(\switch_array[5]~input_o ));
// synopsys translate_off
defparam \switch_array[5]~input .bus_hold = "false";
defparam \switch_array[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N30
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 .lut_mask = 16'h0200;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N14
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N15
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N4
cycloneive_lcell_comb \INCREMENT|inc1|Selector2~0 (
// Equation(s):
// \INCREMENT|inc1|Selector2~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[5]~input_o ))

	.dataa(gnd),
	.datab(\switch_array[5]~input_o ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector2~0 .lut_mask = 16'hF0CC;
defparam \INCREMENT|inc1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N19
dffeas \INCREMENT|inc1|output_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[5]~21_combout ),
	.asdata(\INCREMENT|inc1|Selector2~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[5] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N20
cycloneive_lcell_comb \INCREMENT|inc1|output_data[6]~23 (
// Equation(s):
// \INCREMENT|inc1|output_data[6]~23_combout  = (\INCREMENT|inc1|output_data [6] & (\INCREMENT|inc1|output_data[5]~22  $ (GND))) # (!\INCREMENT|inc1|output_data [6] & (!\INCREMENT|inc1|output_data[5]~22  & VCC))
// \INCREMENT|inc1|output_data[6]~24  = CARRY((\INCREMENT|inc1|output_data [6] & !\INCREMENT|inc1|output_data[5]~22 ))

	.dataa(gnd),
	.datab(\INCREMENT|inc1|output_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\INCREMENT|inc1|output_data[5]~22 ),
	.combout(\INCREMENT|inc1|output_data[6]~23_combout ),
	.cout(\INCREMENT|inc1|output_data[6]~24 ));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[6]~23 .lut_mask = 16'hC30C;
defparam \INCREMENT|inc1|output_data[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \switch_array[6]~input (
	.i(switch_array[6]),
	.ibar(gnd),
	.o(\switch_array[6]~input_o ));
// synopsys translate_off
defparam \switch_array[6]~input .bus_hold = "false";
defparam \switch_array[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y33_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// !\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .lut_mask = 16'h0008;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N28
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N29
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N10
cycloneive_lcell_comb \INCREMENT|inc1|Selector1~0 (
// Equation(s):
// \INCREMENT|inc1|Selector1~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[6]~input_o ))

	.dataa(gnd),
	.datab(\switch_array[6]~input_o ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector1~0 .lut_mask = 16'hF0CC;
defparam \INCREMENT|inc1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N21
dffeas \INCREMENT|inc1|output_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[6]~23_combout ),
	.asdata(\INCREMENT|inc1|Selector1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[6] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N28
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[6]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[6]~feeder_combout  = \INCREMENT|inc1|output_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|output_data [6]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[6]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|inc1|data_to_master[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N29
dffeas \INCREMENT|inc1|data_to_master[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[6] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N13
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|inc1|data_to_master [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N30
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[4]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[4]~feeder_combout  = \INCREMENT|inc1|output_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|output_data [4]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[4]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|inc1|data_to_master[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N31
dffeas \INCREMENT|inc1|data_to_master[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[4] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N31
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|inc1|data_to_master [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N30
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0] & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1])))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0] & 
// ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [6])) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [4])))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [6]),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [4]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [1]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .lut_mask = 16'hEE30;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N22
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[5]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[5]~feeder_combout  = \INCREMENT|inc1|output_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[5]~feeder .lut_mask = 16'hFF00;
defparam \INCREMENT|inc1|data_to_master[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N23
dffeas \INCREMENT|inc1|data_to_master[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[5] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder_combout  = \INCREMENT|inc1|data_to_master [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|inc1|data_to_master [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N19
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N22
cycloneive_lcell_comb \INCREMENT|inc1|output_data[7]~25 (
// Equation(s):
// \INCREMENT|inc1|output_data[7]~25_combout  = \INCREMENT|inc1|output_data [7] $ (\INCREMENT|inc1|output_data[6]~24 )

	.dataa(\INCREMENT|inc1|output_data [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\INCREMENT|inc1|output_data[6]~24 ),
	.combout(\INCREMENT|inc1|output_data[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[7]~25 .lut_mask = 16'h5A5A;
defparam \INCREMENT|inc1|output_data[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \switch_array[7]~input (
	.i(switch_array[7]),
	.ibar(gnd),
	.o(\switch_array[7]~input_o ));
// synopsys translate_off
defparam \switch_array[7]~input .bus_hold = "false";
defparam \switch_array[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N16
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1] & (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & 
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0])))

	.dataa(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .lut_mask = 16'h0800;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N10
cycloneive_lcell_comb \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 (
// Equation(s):
// \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout  = (\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & (\BUS|Bus_mux1|s1_rx_data~0_combout )) # 
// (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & (((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\BUS|Bus_mux1|s1_rx_data~0_combout ),
	.datab(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[0]~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .lut_mask = 16'hB8F0;
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N11
dffeas \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N0
cycloneive_lcell_comb \INCREMENT|inc1|Selector0~0 (
// Equation(s):
// \INCREMENT|inc1|Selector0~0_combout  = (\INCREMENT|inc1|always0~0_combout  & ((\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]))) # (!\INCREMENT|inc1|always0~0_combout  & (\switch_array[7]~input_o ))

	.dataa(gnd),
	.datab(\switch_array[7]~input_o ),
	.datac(\INCREMENT|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\INCREMENT|inc1|always0~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|inc1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|Selector0~0 .lut_mask = 16'hF0CC;
defparam \INCREMENT|inc1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N23
dffeas \INCREMENT|inc1|output_data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|output_data[7]~25_combout ),
	.asdata(\INCREMENT|inc1|Selector0~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\INCREMENT|inc1|inc_state.DISPLAY_AND_INCREMENT~q ),
	.ena(\INCREMENT|inc1|output_data[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|output_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|output_data[7] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|output_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N0
cycloneive_lcell_comb \INCREMENT|inc1|data_to_master[7]~feeder (
// Equation(s):
// \INCREMENT|inc1|data_to_master[7]~feeder_combout  = \INCREMENT|inc1|output_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\INCREMENT|inc1|output_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\INCREMENT|inc1|data_to_master[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[7]~feeder .lut_mask = 16'hF0F0;
defparam \INCREMENT|inc1|data_to_master[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y33_N1
dffeas \INCREMENT|inc1|data_to_master[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|inc1|data_to_master[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\INCREMENT|inc1|data_to_master[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|inc1|data_to_master [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|inc1|data_to_master[7] .is_wysiwyg = "true";
defparam \INCREMENT|inc1|data_to_master[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y33_N29
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INCREMENT|inc1|data_to_master [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N28
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0])))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout  & (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [5] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [5]),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|temp_data [7]),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [0]),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .lut_mask = 16'hE4AA;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N12
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2] & 
// (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~3_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count [2]),
	.datac(gnd),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~1_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .lut_mask = 16'hEE22;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y34_N18
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ) # (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout )) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout ))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_BURST_ADDR~q ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|count2[5]~32_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|state.TRANSMIT_ADDR~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .lut_mask = 16'hFBFF;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N4
cycloneive_lcell_comb \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 (
// Equation(s):
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ) # ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & 
// \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout )))) # (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout  & (((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q  & \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~1_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Mux1~4_combout ),
	.datac(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datad(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~2_combout ),
	.cin(gnd),
	.combout(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .lut_mask = 16'hF888;
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N5
dffeas \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|Selector58~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data .is_wysiwyg = "true";
defparam \INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N22
cycloneive_lcell_comb \BUS|Bus_mux1|s2_rx_data~0 (
// Equation(s):
// \BUS|Bus_mux1|s2_rx_data~0_combout  = (\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & ((\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ) # ((\BUS|Bus_mux1|m1_rx_data~1_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q )))) # 
// (!\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout  & (((\BUS|Bus_mux1|m1_rx_data~1_combout  & \INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ))))

	.dataa(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|always0~0_combout ),
	.datab(\INCREMENT|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.datac(\BUS|Bus_mux1|m1_rx_data~1_combout ),
	.datad(\INPUT_BRIDGE|MASTER_PORT|MASTER_OUT_PORT|tx_data~q ),
	.cin(gnd),
	.combout(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS|Bus_mux1|s2_rx_data~0 .lut_mask = 16'hF888;
defparam \BUS|Bus_mux1|s2_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .lut_mask = 16'h0100;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  = (\rst~input_o  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout )))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.DATA_RECIEVE~q ),
	.datab(\rst~input_o ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|always1~0_combout ),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_state.1101~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0 .lut_mask = 16'h88C0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~4_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N31
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N30
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~4 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~4_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]) # (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [2]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~4 .lut_mask = 16'hEEEE;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N17
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out~4_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_data_out [2]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder .lut_mask = 16'hFF00;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q  & \OUTPUT_BRIDGE|BRIDGE|u_send_sig~q )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.IDLE~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_send_sig~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 .lut_mask = 16'h3300;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N19
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 .lut_mask = 16'h1000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]))))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~7_combout ),
	.datab(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .lut_mask = 16'hD8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N17
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~7 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~7_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]) # (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [3]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~7 .lut_mask = 16'hFCFC;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out~7_combout 

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|BRIDGE|u_data_out~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder .lut_mask = 16'hCCCC;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N23
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|u_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y30_N5
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[3] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[3] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N26
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .lut_mask = 16'h0010;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~5_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N25
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N6
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~5 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~5_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~5 .lut_mask = 16'h3030;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N31
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_data_out [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder .lut_mask = 16'hFF00;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N17
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .lut_mask = 16'h0001;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~6_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N15
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N24
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~6 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~6_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0] & !\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~6 .lut_mask = 16'h2222;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_data_out~6_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N5
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|u_data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y30_N11
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[0] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[0] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [1]) # ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [0] & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [0] & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [1]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [0]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2 .lut_mask = 16'hAAD8;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [3]))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [2]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [3]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~2_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3 .lut_mask = 16'hF588;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .lut_mask = 16'h0400;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~1_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N9
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N16
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~1 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]) # (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q )

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [6]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~1 .lut_mask = 16'hEEEE;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out~1_combout 

	.dataa(\OUTPUT_BRIDGE|BRIDGE|u_data_out~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder .lut_mask = 16'hAAAA;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N15
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|BRIDGE|u_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y30_N1
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[6] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[6] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .lut_mask = 16'h0004;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~2_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N3
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N10
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~2 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~2_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [4]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~2 .lut_mask = 16'h3300;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N29
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y30_N15
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[4] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[4] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N14
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] & (((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count 
// [1] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [6])) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [4])))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [6]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [4]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0 .lut_mask = 16'hEE50;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// !\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .lut_mask = 16'h0040;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~0_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N23
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N28
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~0 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~0_combout  = (!\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q  & \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [5]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~0 .lut_mask = 16'h3300;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N25
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y30_N3
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[5] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[5] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y33_N18
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  = (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2] & (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0] & 
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1])))

	.dataa(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [3]),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [2]),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [0]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data_counter [1]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .lut_mask = 16'h4000;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y33_N4
cycloneive_lcell_comb \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4 (
// Equation(s):
// \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4_combout  = (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & (\BUS|Bus_mux1|s2_rx_data~0_combout )) # 
// (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout  & ((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))) # (!\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout  & (((\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7]))))

	.dataa(\BUS|Bus_mux1|s2_rx_data~0_combout ),
	.datab(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|Decoder1~3_combout ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[2]~0_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4 .lut_mask = 16'hB8F0;
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y33_N5
dffeas \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7] (
	.clk(\CLK_DIV|clk~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N0
cycloneive_lcell_comb \OUTPUT_BRIDGE|BRIDGE|u_data_out~3 (
// Equation(s):
// \OUTPUT_BRIDGE|BRIDGE|u_data_out~3_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ) # (\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7])

	.dataa(gnd),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_RX|receive_sig~q ),
	.datac(\OUTPUT_BRIDGE|SLAVE_PORT|SLAVE_IN_PORT|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|BRIDGE|u_data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~3 .lut_mask = 16'hFCFC;
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N11
dffeas \OUTPUT_BRIDGE|BRIDGE|u_data_out[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(gnd),
	.asdata(\OUTPUT_BRIDGE|BRIDGE|u_data_out~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OUTPUT_BRIDGE|BRIDGE|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|BRIDGE|u_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|BRIDGE|u_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N20
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder_combout  = \OUTPUT_BRIDGE|BRIDGE|u_data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OUTPUT_BRIDGE|BRIDGE|u_data_out [7]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder .lut_mask = 16'hFF00;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N21
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7] (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7] .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N2
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [7]))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout  & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [5])))) # (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [0]),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~0_combout ),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [5]),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|temp_data [7]),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1 .lut_mask = 16'hEC64;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N22
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & ((\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1_combout ))) # 
// (!\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2] & (\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3_combout ))))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datab(\OUTPUT_BRIDGE|UART_PORT|UART_TX|bit_count [2]),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~3_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Mux0~1_combout ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 .lut_mask = 16'hA820;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N8
cycloneive_lcell_comb \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1 (
// Equation(s):
// \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1_combout  = (\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ) # ((!\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q  & !\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ))

	.dataa(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.DATA_BITS~q ),
	.datab(gnd),
	.datac(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~0_combout ),
	.datad(\OUTPUT_BRIDGE|UART_PORT|UART_TX|state.START_BIT~q ),
	.cin(gnd),
	.combout(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1_combout ),
	.cout());
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1 .lut_mask = 16'hF0F5;
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N9
dffeas \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data (
	.clk(\clk_uart~clkctrl_outclk ),
	.d(\OUTPUT_BRIDGE|UART_PORT|UART_TX|Selector70~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data .is_wysiwyg = "true";
defparam \OUTPUT_BRIDGE|UART_PORT|UART_TX|tx_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N16
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0_combout  = (\INCREMENT|inc1|output_data [2] & (!\INCREMENT|inc1|output_data [1] & (\INCREMENT|inc1|output_data [0] $ (!\INCREMENT|inc1|output_data [3])))) # (!\INCREMENT|inc1|output_data [2] & 
// (\INCREMENT|inc1|output_data [0] & (\INCREMENT|inc1|output_data [1] $ (!\INCREMENT|inc1|output_data [3]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0 .lut_mask = 16'h4814;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N4
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1_combout  = (\INCREMENT|inc1|output_data [1] & ((\INCREMENT|inc1|output_data [0] & (\INCREMENT|inc1|output_data [3])) # (!\INCREMENT|inc1|output_data [0] & ((\INCREMENT|inc1|output_data [2]))))) # 
// (!\INCREMENT|inc1|output_data [1] & (\INCREMENT|inc1|output_data [2] & (\INCREMENT|inc1|output_data [0] $ (\INCREMENT|inc1|output_data [3]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [3]),
	.datad(\INCREMENT|inc1|output_data [2]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1 .lut_mask = 16'hB680;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N30
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2_combout  = (\INCREMENT|inc1|output_data [2] & (\INCREMENT|inc1|output_data [3] & ((\INCREMENT|inc1|output_data [1]) # (!\INCREMENT|inc1|output_data [0])))) # (!\INCREMENT|inc1|output_data [2] & 
// (\INCREMENT|inc1|output_data [1] & (!\INCREMENT|inc1|output_data [0] & !\INCREMENT|inc1|output_data [3])))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2 .lut_mask = 16'hB002;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N4
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3_combout  = (\INCREMENT|inc1|output_data [1] & ((\INCREMENT|inc1|output_data [0] & (\INCREMENT|inc1|output_data [2])) # (!\INCREMENT|inc1|output_data [0] & (!\INCREMENT|inc1|output_data [2] & 
// \INCREMENT|inc1|output_data [3])))) # (!\INCREMENT|inc1|output_data [1] & (!\INCREMENT|inc1|output_data [3] & (\INCREMENT|inc1|output_data [0] $ (\INCREMENT|inc1|output_data [2]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3 .lut_mask = 16'h8294;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N2
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4_combout  = (\INCREMENT|inc1|output_data [1] & (\INCREMENT|inc1|output_data [0] & ((!\INCREMENT|inc1|output_data [3])))) # (!\INCREMENT|inc1|output_data [1] & ((\INCREMENT|inc1|output_data [2] & 
// ((!\INCREMENT|inc1|output_data [3]))) # (!\INCREMENT|inc1|output_data [2] & (\INCREMENT|inc1|output_data [0]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4 .lut_mask = 16'h04DC;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N24
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5_combout  = (\INCREMENT|inc1|output_data [1] & (!\INCREMENT|inc1|output_data [3] & ((\INCREMENT|inc1|output_data [0]) # (!\INCREMENT|inc1|output_data [2])))) # (!\INCREMENT|inc1|output_data [1] & 
// (\INCREMENT|inc1|output_data [0] & (\INCREMENT|inc1|output_data [2] $ (!\INCREMENT|inc1|output_data [3]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5 .lut_mask = 16'h408E;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N6
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6_combout  = (\INCREMENT|inc1|output_data [0] & ((\INCREMENT|inc1|output_data [3]) # (\INCREMENT|inc1|output_data [1] $ (\INCREMENT|inc1|output_data [2])))) # (!\INCREMENT|inc1|output_data [0] & 
// ((\INCREMENT|inc1|output_data [1]) # (\INCREMENT|inc1|output_data [2] $ (\INCREMENT|inc1|output_data [3]))))

	.dataa(\INCREMENT|inc1|output_data [1]),
	.datab(\INCREMENT|inc1|output_data [0]),
	.datac(\INCREMENT|inc1|output_data [2]),
	.datad(\INCREMENT|inc1|output_data [3]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6 .lut_mask = 16'hEF7A;
defparam \INCREMENT|inc1|DISPLAY1|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N8
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0_combout  = (\INCREMENT|inc1|output_data [6] & (!\INCREMENT|inc1|output_data [5] & (\INCREMENT|inc1|output_data [7] $ (!\INCREMENT|inc1|output_data [4])))) # (!\INCREMENT|inc1|output_data [6] & 
// (\INCREMENT|inc1|output_data [4] & (\INCREMENT|inc1|output_data [7] $ (!\INCREMENT|inc1|output_data [5]))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0 .lut_mask = 16'h4092;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N26
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1_combout  = (\INCREMENT|inc1|output_data [7] & ((\INCREMENT|inc1|output_data [4] & ((\INCREMENT|inc1|output_data [5]))) # (!\INCREMENT|inc1|output_data [4] & (\INCREMENT|inc1|output_data [6])))) # 
// (!\INCREMENT|inc1|output_data [7] & (\INCREMENT|inc1|output_data [6] & (\INCREMENT|inc1|output_data [4] $ (\INCREMENT|inc1|output_data [5]))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1 .lut_mask = 16'hCA28;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N20
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2_combout  = (\INCREMENT|inc1|output_data [6] & (\INCREMENT|inc1|output_data [7] & ((\INCREMENT|inc1|output_data [5]) # (!\INCREMENT|inc1|output_data [4])))) # (!\INCREMENT|inc1|output_data [6] & 
// (!\INCREMENT|inc1|output_data [7] & (!\INCREMENT|inc1|output_data [4] & \INCREMENT|inc1|output_data [5])))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2 .lut_mask = 16'h8908;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N14
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3_combout  = (\INCREMENT|inc1|output_data [5] & ((\INCREMENT|inc1|output_data [6] & ((\INCREMENT|inc1|output_data [4]))) # (!\INCREMENT|inc1|output_data [6] & (\INCREMENT|inc1|output_data [7] & 
// !\INCREMENT|inc1|output_data [4])))) # (!\INCREMENT|inc1|output_data [5] & (!\INCREMENT|inc1|output_data [7] & (\INCREMENT|inc1|output_data [6] $ (\INCREMENT|inc1|output_data [4]))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3 .lut_mask = 16'hA412;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N0
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4_combout  = (\INCREMENT|inc1|output_data [5] & (((!\INCREMENT|inc1|output_data [7] & \INCREMENT|inc1|output_data [4])))) # (!\INCREMENT|inc1|output_data [5] & ((\INCREMENT|inc1|output_data [6] & 
// (!\INCREMENT|inc1|output_data [7])) # (!\INCREMENT|inc1|output_data [6] & ((\INCREMENT|inc1|output_data [4])))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4 .lut_mask = 16'h3072;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N10
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5_combout  = (\INCREMENT|inc1|output_data [6] & (\INCREMENT|inc1|output_data [4] & (\INCREMENT|inc1|output_data [7] $ (\INCREMENT|inc1|output_data [5])))) # (!\INCREMENT|inc1|output_data [6] & 
// (!\INCREMENT|inc1|output_data [7] & ((\INCREMENT|inc1|output_data [4]) # (\INCREMENT|inc1|output_data [5]))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5 .lut_mask = 16'h3190;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N28
cycloneive_lcell_comb \INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6 (
// Equation(s):
// \INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6_combout  = (\INCREMENT|inc1|output_data [4] & ((\INCREMENT|inc1|output_data [7]) # (\INCREMENT|inc1|output_data [6] $ (\INCREMENT|inc1|output_data [5])))) # (!\INCREMENT|inc1|output_data [4] & 
// ((\INCREMENT|inc1|output_data [5]) # (\INCREMENT|inc1|output_data [6] $ (\INCREMENT|inc1|output_data [7]))))

	.dataa(\INCREMENT|inc1|output_data [6]),
	.datab(\INCREMENT|inc1|output_data [7]),
	.datac(\INCREMENT|inc1|output_data [4]),
	.datad(\INCREMENT|inc1|output_data [5]),
	.cin(gnd),
	.combout(\INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6 .lut_mask = 16'hDFE6;
defparam \INCREMENT|inc1|DISPLAY2|display|io_seven[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign scaled_clk = \scaled_clk~output_o ;

assign bi_uart_tx = \bi_uart_tx~output_o ;

assign bo_uart_tx = \bo_uart_tx~output_o ;

assign display1_pin[0] = \display1_pin[0]~output_o ;

assign display1_pin[1] = \display1_pin[1]~output_o ;

assign display1_pin[2] = \display1_pin[2]~output_o ;

assign display1_pin[3] = \display1_pin[3]~output_o ;

assign display1_pin[4] = \display1_pin[4]~output_o ;

assign display1_pin[5] = \display1_pin[5]~output_o ;

assign display1_pin[6] = \display1_pin[6]~output_o ;

assign display2_pin[0] = \display2_pin[0]~output_o ;

assign display2_pin[1] = \display2_pin[1]~output_o ;

assign display2_pin[2] = \display2_pin[2]~output_o ;

assign display2_pin[3] = \display2_pin[3]~output_o ;

assign display2_pin[4] = \display2_pin[4]~output_o ;

assign display2_pin[5] = \display2_pin[5]~output_o ;

assign display2_pin[6] = \display2_pin[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
