# FPGA_Pipelined_MIPS_Processor
32-bit, 5-stage pipelined MIPS processor using DE10-Lite FPGA development board

Documentation detailing bit mappings, design/architecture and flow to be provided on a future date.
