git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/404030438
git clone --depth 1 --no-tags https://github.com/sombit-roy/Asynchronous-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/404039492
git clone --depth 1 --no-tags https://github.com/ALI11-2000/CocoTb_FYP_Tasks.git f:/verilog_sva_gh_scraper/data/full_repos/401127600
git clone --depth 1 --no-tags https://github.com/0auv0/COD-H-_wc.git f:/verilog_sva_gh_scraper/data/full_repos/405604191
git clone --depth 1 --no-tags https://github.com/surfer-rfid/FPGA-Test.git f:/verilog_sva_gh_scraper/data/full_repos/404960001
git clone --depth 1 --no-tags https://github.com/padraics1/ct1.git f:/verilog_sva_gh_scraper/data/full_repos/404837425
git clone --depth 1 --no-tags https://github.com/imgmz29/Testbench-for-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/406521450
git clone --depth 1 --no-tags https://github.com/Debanjan2001/CS39001-Computer-Architecture-And-Organization-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/397999221
git clone --depth 1 --no-tags https://github.com/sych124/RISC-V_Basic.git f:/verilog_sva_gh_scraper/data/full_repos/398012545
git clone --depth 1 --no-tags https://github.com/sz958/risc-v-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/399022157
git clone --depth 1 --no-tags https://github.com/MohammadYAmmar/Design-Moore-FSM-project-via-Quartus-and-ModelSim.git f:/verilog_sva_gh_scraper/data/full_repos/399132924
git clone --depth 1 --no-tags https://github.com/thomas861205/Space-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/401526116
git clone --depth 1 --no-tags https://github.com/flpostolache/sumator-carry-look-ahead.git f:/verilog_sva_gh_scraper/data/full_repos/399224411
git clone --depth 1 --no-tags https://github.com/QianpengLi577/ieee754_Single-precision-number-compare.git f:/verilog_sva_gh_scraper/data/full_repos/398485195
git clone --depth 1 --no-tags https://github.com/satyamprasad27/8bit_Barrel_Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/398698934
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/CAD_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/398739390
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/398749456
git clone --depth 1 --no-tags https://github.com/linh97abc/DEV0-CV.git f:/verilog_sva_gh_scraper/data/full_repos/396594011
git clone --depth 1 --no-tags https://github.com/GouravT8962/VLSI_lab.git f:/verilog_sva_gh_scraper/data/full_repos/398173827
git clone --depth 1 --no-tags https://github.com/prannoypara/Brentkung-and-RippleCarry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/396914079
git clone --depth 1 --no-tags https://github.com/hsinyang0816/Computer-architecture-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/397159736
git clone --depth 1 --no-tags https://github.com/FranciscoCross/Arquitectura-TP1.git f:/verilog_sva_gh_scraper/data/full_repos/405168021
git clone --depth 1 --no-tags https://github.com/2001srikrishna/chaotic_diffusion_bsv.git f:/verilog_sva_gh_scraper/data/full_repos/405114073
git clone --depth 1 --no-tags https://github.com/Euge908/CPF2-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/404329184
git clone --depth 1 --no-tags https://github.com/jared-jones280/350-SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/405701167
git clone --depth 1 --no-tags https://github.com/jukkanghost2/arqui-tp-alu.git f:/verilog_sva_gh_scraper/data/full_repos/404733830
git clone --depth 1 --no-tags https://github.com/felgueres/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/403126897
git clone --depth 1 --no-tags https://github.com/DownToParadise/Riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/403010357
git clone --depth 1 --no-tags https://github.com/andrewseo2001/VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/403775360
git clone --depth 1 --no-tags https://github.com/EDAHUB/mini_new.git f:/verilog_sva_gh_scraper/data/full_repos/405557331
git clone --depth 1 --no-tags https://github.com/tdextrous/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/400243311
git clone --depth 1 --no-tags https://github.com/KevinLuuuuu/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/401942800
git clone --depth 1 --no-tags https://github.com/mateipetre/Temperature-monitoring.git f:/verilog_sva_gh_scraper/data/full_repos/400920103
git clone --depth 1 --no-tags https://github.com/Eddie-Carrizales/iVerilog-Team-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/407696908
git clone --depth 1 --no-tags https://github.com/Him887/Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/407584027
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/DLIC_2021_pub.git f:/verilog_sva_gh_scraper/data/full_repos/406446700
git clone --depth 1 --no-tags https://github.com/DamThanhSon/FskModulationOnFpgaUsingTranduer.git f:/verilog_sva_gh_scraper/data/full_repos/406235404
git clone --depth 1 --no-tags https://github.com/YoselynGV/TellerMachine.git f:/verilog_sva_gh_scraper/data/full_repos/406468157
git clone --depth 1 --no-tags https://github.com/UESTCpeng/BUS_axi_ms.git f:/verilog_sva_gh_scraper/data/full_repos/407803622
git clone --depth 1 --no-tags https://github.com/Kikyoko/FPGA_NES.git f:/verilog_sva_gh_scraper/data/full_repos/406672583
git clone --depth 1 --no-tags https://github.com/Lenv12138/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/407043083
git clone --depth 1 --no-tags https://github.com/Parimala797/Traffic_Control.git f:/verilog_sva_gh_scraper/data/full_repos/406042650
git clone --depth 1 --no-tags https://github.com/microSharjeel/asic.git f:/verilog_sva_gh_scraper/data/full_repos/406801509
git clone --depth 1 --no-tags https://github.com/sharmaut/Indoor-Cycling-Project.git f:/verilog_sva_gh_scraper/data/full_repos/404012713
git clone --depth 1 --no-tags https://github.com/uXeBoy/Wifi-Telnet-FPGA-NTSC-Drunk-Wall-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/407419339
git clone --depth 1 --no-tags https://github.com/ArmandoSernaC/Codigos_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/407433468
git clone --depth 1 --no-tags https://github.com/zianwangs/ECE550.git f:/verilog_sva_gh_scraper/data/full_repos/405274521
git clone --depth 1 --no-tags https://github.com/str3lyx/3HA03.git f:/verilog_sva_gh_scraper/data/full_repos/405446289
git clone --depth 1 --no-tags https://github.com/gsingla21/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/407204670
git clone --depth 1 --no-tags https://github.com/zhu849/packet_classification_update_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/406036395
git clone --depth 1 --no-tags https://github.com/ChenDudo/i2c_learn.git f:/verilog_sva_gh_scraper/data/full_repos/406366854
git clone --depth 1 --no-tags https://github.com/jinhwan52/2021ESWContest_free_1014.git f:/verilog_sva_gh_scraper/data/full_repos/407346309
git clone --depth 1 --no-tags https://github.com/TheRadDani/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/396613508
git clone --depth 1 --no-tags https://github.com/zmswanson/fpga-vision.git f:/verilog_sva_gh_scraper/data/full_repos/402915942
git clone --depth 1 --no-tags https://github.com/wisen/wisecore.git f:/verilog_sva_gh_scraper/data/full_repos/401943831
git clone --depth 1 --no-tags https://github.com/rahelmiz/ECE369A-Labs1-3.git f:/verilog_sva_gh_scraper/data/full_repos/402179242
git clone --depth 1 --no-tags https://github.com/edngo23/CSM152A.git f:/verilog_sva_gh_scraper/data/full_repos/401913783
git clone --depth 1 --no-tags https://github.com/amarjeet-saini/6052-8-bit-microprocessor-cpu-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/401777650
git clone --depth 1 --no-tags https://github.com/AnimeshAnand1999/MIPS-32Bit.git f:/verilog_sva_gh_scraper/data/full_repos/405832417
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/Gates-.git f:/verilog_sva_gh_scraper/data/full_repos/405989194
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/ALU_TDD.git f:/verilog_sva_gh_scraper/data/full_repos/399290989
git clone --depth 1 --no-tags https://github.com/jloaiza/fpga-toolbox.git f:/verilog_sva_gh_scraper/data/full_repos/398978401
git clone --depth 1 --no-tags https://github.com/bazzza95/SIMON32-64_Masters_Project.git f:/verilog_sva_gh_scraper/data/full_repos/400492053
git clone --depth 1 --no-tags https://github.com/VerLearn/Smart-primitive---Majority-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/400530373
git clone --depth 1 --no-tags https://github.com/CarlosM96/to_daphne.git f:/verilog_sva_gh_scraper/data/full_repos/400208072
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/MUX_TDD.git f:/verilog_sva_gh_scraper/data/full_repos/399349239
git clone --depth 1 --no-tags https://github.com/4rfel/soc.git f:/verilog_sva_gh_scraper/data/full_repos/398414664
git clone --depth 1 --no-tags https://github.com/Ananya1112/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/398568677
git clone --depth 1 --no-tags https://github.com/jeason-j/Zynq7010_eink_controller.git f:/verilog_sva_gh_scraper/data/full_repos/398568862
git clone --depth 1 --no-tags https://github.com/priorpeak/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/399517782
git clone --depth 1 --no-tags https://github.com/yunuseryilmaz18/crypto-coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/398906004
git clone --depth 1 --no-tags https://github.com/Raotanuj/32-bit-brent-kung.git f:/verilog_sva_gh_scraper/data/full_repos/398292969
git clone --depth 1 --no-tags https://github.com/QianpengLi577/IEEE754-Single-precision-adder.git f:/verilog_sva_gh_scraper/data/full_repos/398133473
git clone --depth 1 --no-tags https://github.com/vijayk10/Comparision-of-Dadda-Wallace-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/398373495
git clone --depth 1 --no-tags https://github.com/ArthikRajBJain/DataDependency.git f:/verilog_sva_gh_scraper/data/full_repos/399830951
git clone --depth 1 --no-tags https://github.com/vx-zzy/Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/399828045
git clone --depth 1 --no-tags https://github.com/satviksharmase/SIT329-Advanced-embedded-system.git f:/verilog_sva_gh_scraper/data/full_repos/399706257
git clone --depth 1 --no-tags https://github.com/HarshitBurgula/Vedic_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/397149596
git clone --depth 1 --no-tags https://github.com/Marlon-Lazo-Coronado/Labo_digitales_Lazo_Ramirez.git f:/verilog_sva_gh_scraper/data/full_repos/397390295
git clone --depth 1 --no-tags https://github.com/SebekO/MAROC_slow_control.git f:/verilog_sva_gh_scraper/data/full_repos/397390356
git clone --depth 1 --no-tags https://github.com/nikhilsonawale0705/COCOTB_TESTS.git f:/verilog_sva_gh_scraper/data/full_repos/401110624
git clone --depth 1 --no-tags https://github.com/mateipetre/Message-decryption-application.git f:/verilog_sva_gh_scraper/data/full_repos/400920652
git clone --depth 1 --no-tags https://github.com/Chaplin-Chang/DE0-FPGA-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/400998398
git clone --depth 1 --no-tags https://github.com/shernandezl/Ultra-pong.git f:/verilog_sva_gh_scraper/data/full_repos/403484076
git clone --depth 1 --no-tags https://github.com/NOS4A5I/FUNSCII_font_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/403136978
git clone --depth 1 --no-tags https://github.com/iamkarthikbk/AGNES.git f:/verilog_sva_gh_scraper/data/full_repos/404975219
git clone --depth 1 --no-tags https://github.com/preston-Glenn/Verilog-Running-Average-8.git f:/verilog_sva_gh_scraper/data/full_repos/404771626
git clone --depth 1 --no-tags https://github.com/JK-hammer/SRAM_2_ports.git f:/verilog_sva_gh_scraper/data/full_repos/405113340
git clone --depth 1 --no-tags https://github.com/siaABC/ELEC5552-team9.git f:/verilog_sva_gh_scraper/data/full_repos/399803365
git clone --depth 1 --no-tags https://github.com/gmojicar/HelioSmart.git f:/verilog_sva_gh_scraper/data/full_repos/400512844
git clone --depth 1 --no-tags https://github.com/EslamAsHhraf/Design-of-Combinational-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/406407236
git clone --depth 1 --no-tags https://github.com/abarajithan11/cadence_vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/405919197
git clone --depth 1 --no-tags https://github.com/gokulsair1998/VLSI_Design-EECT6325.git f:/verilog_sva_gh_scraper/data/full_repos/406229342
git clone --depth 1 --no-tags https://github.com/kdsoss/piccolo-arty.git f:/verilog_sva_gh_scraper/data/full_repos/403930142
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2016_final.git f:/verilog_sva_gh_scraper/data/full_repos/407092584
git clone --depth 1 --no-tags https://github.com/Slaung/HDLBits-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/399709264
git clone --depth 1 --no-tags https://github.com/Manvendra96/Brent-kung-adder.git f:/verilog_sva_gh_scraper/data/full_repos/398283377
git clone --depth 1 --no-tags https://github.com/doraemoncito/TSConf_Demistify.git f:/verilog_sva_gh_scraper/data/full_repos/400881231
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/DLD_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/398766351
git clone --depth 1 --no-tags https://github.com/nimaomidsajedi/Design-CPU-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/397640954
