{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 00:16:27 2009 " "Info: Processing started: Thu Nov 26 00:16:27 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/lpm_ram_dp1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/lpm_ram_dp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dp1-SYN " "Info: Found design unit 1: lpm_ram_dp1-SYN" {  } { { "../MotherBoard/lpm_ram_dp1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/lpm_ram_dp1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp1 " "Info: Found entity 1: lpm_ram_dp1" {  } { { "../MotherBoard/lpm_ram_dp1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/lpm_ram_dp1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/DataRAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/DataRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Info: Found design unit 1: dataram-SYN" {  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Info: Found entity 1: DataRAM" {  } { { "../MotherBoard/DataRAM.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/DataRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comp32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Comp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comp32 " "Info: Found entity 1: Comp32" {  } { { "Comp32.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/Comp32.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID-EXE-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID-EXE-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID-EXE-SIGNAL-BUFFER " "Info: Found entity 1: ID-EXE-SIGNAL-BUFFER" {  } { { "ID-EXE-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCDecision.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PCDecision.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PCDecision " "Info: Found entity 1: PCDecision" {  } { { "PCDecision.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PCDecision.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BasicControlUnit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BasicControlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BasicControlUnit " "Info: Found entity 1: BasicControlUnit" {  } { { "BasicControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/BasicControlUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineUniProcessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PipelineUniProcessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineUniProcessor " "Info: Found entity 1: PipelineUniProcessor" {  } { { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC-BUFFER " "Info: Found entity 1: PC-BUFFER" {  } { { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4bit " "Info: Found entity 1: dffe4bit" {  } { { "../Modules/reg/dffe4bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe8bit " "Info: Found entity 1: dffe8bit" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32bit " "Info: Found entity 1: dffe32bit" {  } { { "../Modules/reg/dffe32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1bit " "Info: Found entity 1: mux2x1bit" {  } { { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x4bit " "Info: Found entity 1: mux2x4bit" {  } { { "../Modules/mux/mux2x4bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x8bit " "Info: Found entity 1: mux2x8bit" {  } { { "../Modules/mux/mux2x8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32bit " "Info: Found entity 1: mux2x32bit" {  } { { "../Modules/mux/mux2x32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add1bit " "Info: Found entity 1: add1bit" {  } { { "../Modules/add/add1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/add1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8bit " "Info: Found entity 1: add8bit" {  } { { "../Modules/add/add8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/add8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add32bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add32bit " "Info: Found entity 1: add32bit" {  } { { "../Modules/add/add32bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/add32bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/add32bitci.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/add/add32bitci.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add32bitci " "Info: Found entity 1: add32bitci" {  } { { "../Modules/add/add32bitci.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/add32bitci.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ProcessPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessPC " "Info: Found entity 1: ProcessPC" {  } { { "ProcessPC.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ProcessPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INST-FETCHER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file INST-FETCHER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INST-FETCHER " "Info: Found entity 1: INST-FETCHER" {  } { { "INST-FETCHER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/INST-FETCHER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF-ID-INSTPC-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF-ID-INSTPC-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF-ID-INSTPC-BUFFER " "Info: Found entity 1: IF-ID-INSTPC-BUFFER" {  } { { "IF-ID-INSTPC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INSTPC-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF-ID-INT-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF-ID-INT-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF-ID-INT-BUFFER " "Info: Found entity 1: IF-ID-INT-BUFFER" {  } { { "IF-ID-INT-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/IF-ID-INT-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstTranslator.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstTranslator.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstTranslator " "Info: Found entity 1: InstTranslator" {  } { { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstDecoder.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstDecoder.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder " "Info: Found entity 1: InstDecoder" {  } { { "InstDecoder.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstDecoder.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ControlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ControlUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HazardControlUnit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file HazardControlUnit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 HazardControlUnit " "Info: Found entity 1: HazardControlUnit" {  } { { "HazardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/HazardControlUnit.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CtrlStall.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CtrlStall.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlStall " "Info: Found entity 1: CtrlStall" {  } { { "CtrlStall.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/CtrlStall.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegFile32x32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegFile32x32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile32x32 " "Info: Found entity 1: RegFile32x32" {  } { { "RegFile32x32.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/RegFile32x32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardControlUnit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ForwardControlUnit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardControlUnit " "Info: Found entity 1: ForwardControlUnit" {  } { { "ForwardControlUnit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ForwardControlUnit.tdf" 17 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstDisassembly.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file InstDisassembly.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstDisassembly " "Info: Found entity 1: InstDisassembly" {  } { { "InstDisassembly.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstDisassembly.tdf" 4 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SignExt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Info: Found entity 1: SignExt" {  } { { "SignExt.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/SignExt.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux2x5bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux2x5bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5bit " "Info: Found entity 1: mux2x5bit" {  } { { "../Modules/mux/mux2x5bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x5bit.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/mux/mux4x32bit.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/mux/mux4x32bit.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32bit " "Info: Found entity 1: mux4x32bit" {  } { { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID-EXE-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID-EXE-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID-EXE-INSTDATA-BUFFER " "Info: Found entity 1: ID-EXE-INSTDATA-BUFFER" {  } { { "ID-EXE-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ID-EXE-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/reg/dffe5bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/reg/dffe5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5bit " "Info: Found entity 1: dffe5bit" {  } { { "../Modules/reg/dffe5bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe5bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/MotherBoard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../MotherBoard/MotherBoard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MotherBoard " "Info: Found entity 1: MotherBoard" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_and32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_and32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and32bit-SYN " "Info: Found design unit 1: lpm_and32bit-SYN" {  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and32bit " "Info: Found entity 1: lpm_and32bit" {  } { { "../Modules/gates/lpm_and32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_and32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_or32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_or32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or32bit-SYN " "Info: Found design unit 1: lpm_or32bit-SYN" {  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or32bit " "Info: Found entity 1: lpm_or32bit" {  } { { "../Modules/gates/lpm_or32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_or32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IsZero.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IsZero.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 IsZero32 " "Info: Found entity 1: IsZero32" {  } { { "IsZero.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/IsZero.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/add/lpm_add_sub32BIT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/add/lpm_add_sub32BIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub32bit-SYN " "Info: Found design unit 1: lpm_add_sub32bit-SYN" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub32BIT " "Info: Found entity 1: lpm_add_sub32BIT" {  } { { "../Modules/add/lpm_add_sub32BIT.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/add/lpm_add_sub32BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_clLogicalshift32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clLogicalshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_cllogicalshift32bit-SYN " "Info: Found design unit 1: lpm_cllogicalshift32bit-SYN" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clLogicalshift32bit " "Info: Found entity 1: lpm_clLogicalshift32bit" {  } { { "../Modules/gates/lpm_clLogicalshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_clLogicalshift32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/ALSHIFT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Modules/gates/ALSHIFT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALSHIFT " "Info: Found entity 1: ALSHIFT" {  } { { "../Modules/gates/ALSHIFT.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/ALSHIFT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Modules/gates/lpm_clArithshift32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Modules/gates/lpm_clArithshift32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clarithshift32bit-SYN " "Info: Found design unit 1: lpm_clarithshift32bit-SYN" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clArithshift32bit " "Info: Found entity 1: lpm_clArithshift32bit" {  } { { "../Modules/gates/lpm_clArithshift32bit.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/gates/lpm_clArithshift32bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXE-MEM-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXE-MEM-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE-MEM-SIGNAL-BUFFER " "Info: Found entity 1: EXE-MEM-SIGNAL-BUFFER" {  } { { "EXE-MEM-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXE-MEM-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXE-MEM-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXE-MEM-INSTDATA-BUFFER " "Info: Found entity 1: EXE-MEM-INSTDATA-BUFFER" {  } { { "EXE-MEM-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/EXE-MEM-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM-WB-SIGNAL-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM-WB-SIGNAL-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM-WB-SIGNAL-BUFFER " "Info: Found entity 1: MEM-WB-SIGNAL-BUFFER" {  } { { "MEM-WB-SIGNAL-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-SIGNAL-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM-WB-INSTDATA-BUFFER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM-WB-INSTDATA-BUFFER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM-WB-INSTDATA-BUFFER " "Info: Found entity 1: MEM-WB-INSTDATA-BUFFER" {  } { { "MEM-WB-INSTDATA-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/MEM-WB-INSTDATA-BUFFER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../MotherBoard/InstROM1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../MotherBoard/InstROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrom1-SYN " "Info: Found design unit 1: instrom1-SYN" {  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstROM1 " "Info: Found entity 1: InstROM1" {  } { { "../MotherBoard/InstROM1.vhd" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/InstROM1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MotherBoard " "Info: Elaborating entity \"MotherBoard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "InstROM1 inst " "Error: Logic function of type InstROM1 and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 568 1232 1392 648 "inst" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 592 1392 1450 608 "INST\[31..0\]" "" } } } }  } 0 0 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "" 0 -1}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "DataRAM inst2 " "Error: Logic function of type DataRAM and instance \"inst2\" is already defined as a signal name or another logic function" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 216 1256 1416 328 "inst2" "" } { 472 1480 1544 488 "INST2\[31..0\]" "" } } } }  } 0 0 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Error: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 26 00:16:31 2009 " "Error: Processing ended: Thu Nov 26 00:16:31 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
