set_property PROHIBIT true [get_sites AA10]
set_property PROHIBIT true [get_sites AA11]
set_property PROHIBIT true [get_sites AA13]
set_property PROHIBIT true [get_sites AA14]
set_property PROHIBIT true [get_sites AA15]
set_property PROHIBIT true [get_sites AA16]
set_property PROHIBIT true [get_sites AA9]
set_property PROHIBIT true [get_sites AB10]
set_property PROHIBIT true [get_sites AB11]
set_property PROHIBIT true [get_sites AB12]
set_property PROHIBIT true [get_sites AB13]
set_property PROHIBIT true [get_sites AB15]
set_property PROHIBIT true [get_sites AB16]
set_property PROHIBIT true [get_sites AB17]
set_property PROHIBIT true [get_sites T14]
set_property PROHIBIT true [get_sites T15]
set_property PROHIBIT true [get_sites T16]
set_property PROHIBIT true [get_sites U15]
set_property PROHIBIT true [get_sites U16]
set_property PROHIBIT true [get_sites V10]
set_property PROHIBIT true [get_sites V13]
set_property PROHIBIT true [get_sites V14]
set_property PROHIBIT true [get_sites V15]
set_property PROHIBIT true [get_sites W10]
set_property PROHIBIT true [get_sites W11]
set_property PROHIBIT true [get_sites W12]
set_property PROHIBIT true [get_sites W14]
set_property PROHIBIT true [get_sites W15]
set_property PROHIBIT true [get_sites W16]
set_property PROHIBIT true [get_sites Y11]
set_property PROHIBIT true [get_sites Y12]
set_property PROHIBIT true [get_sites Y13]
set_property PROHIBIT true [get_sites Y14]
set_property PROHIBIT true [get_sites Y16]
set_property PROHIBIT true [get_sites Y17]
set_property IOSTANDARD LVCMOS33 [get_ports {BOM_VER[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BOM_VER[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BOM_VER[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BOM_VER[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {HW_VER[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {HW_VER[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {HW_VER[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {HW_VER[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_ADC_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports PCIE_PERSTn]
set_property IOSTANDARD LVCMOS33 [get_ports LMK_CLK]



set_property IOSTANDARD LVCMOS33 [get_ports EXT_GND]


create_interface LMS1
set_property INTERFACE LMS1 [get_ports { LMS1_DIQ1_D[11] LMS1_DIQ1_D[10] LMS1_DIQ1_D[9] LMS1_DIQ1_D[8] LMS1_DIQ1_D[7] LMS1_DIQ1_D[6] LMS1_DIQ1_D[5] LMS1_DIQ1_D[4] LMS1_DIQ1_D[3] LMS1_DIQ1_D[2] LMS1_DIQ1_D[1] LMS1_DIQ1_D[0] LMS1_DIQ2_D[11] LMS1_DIQ2_D[10] LMS1_DIQ2_D[9] LMS1_DIQ2_D[8] LMS1_DIQ2_D[7] LMS1_DIQ2_D[6] LMS1_DIQ2_D[5] LMS1_DIQ2_D[4] LMS1_DIQ2_D[3] LMS1_DIQ2_D[2] LMS1_DIQ2_D[1] LMS1_DIQ2_D[0] LMS1_CORE_LDO_EN LMS1_ENABLE_IQSEL1 LMS1_ENABLE_IQSEL2 LMS1_FCLK1 LMS1_FCLK2 LMS1_MCLK1 LMS1_MCLK2 LMS1_RESET LMS1_RXEN LMS1_TXEN LMS1_TXNRX1 LMS1_TXNRX2 }]
create_interface LMS2
set_property INTERFACE LMS2 [get_ports { LMS2_DIQ1_D[11] LMS2_DIQ1_D[10] LMS2_DIQ1_D[9] LMS2_DIQ1_D[8] LMS2_DIQ1_D[7] LMS2_DIQ1_D[6] LMS2_DIQ1_D[5] LMS2_DIQ1_D[4] LMS2_DIQ1_D[3] LMS2_DIQ1_D[2] LMS2_DIQ1_D[1] LMS2_DIQ1_D[0] LMS2_DIQ2_D[11] LMS2_DIQ2_D[10] LMS2_DIQ2_D[9] LMS2_DIQ2_D[8] LMS2_DIQ2_D[7] LMS2_DIQ2_D[6] LMS2_DIQ2_D[5] LMS2_DIQ2_D[4] LMS2_DIQ2_D[3] LMS2_DIQ2_D[2] LMS2_DIQ2_D[1] LMS2_DIQ2_D[0] LMS2_CORE_LDO_EN LMS2_ENABLE_IQSEL1 LMS2_ENABLE_IQSEL2 LMS2_FCLK1 LMS2_FCLK2 LMS2_MCLK1 LMS2_MCLK2 LMS2_RESET LMS2_RXEN LMS2_TXEN LMS2_TXNRX1 LMS2_TXNRX2 }]
create_interface ADC
set_property INTERFACE ADC [get_ports { ADC_DA_P[6] ADC_DA_P[5] ADC_DA_P[4] ADC_DA_P[3] ADC_DA_P[2] ADC_DA_P[1] ADC_DA_P[0] ADC_DA_N[6] ADC_DA_N[5] ADC_DA_N[4] ADC_DA_N[3] ADC_DA_N[2] ADC_DA_N[1] ADC_DA_N[0] ADC_DB_P[6] ADC_DB_P[5] ADC_DB_P[4] ADC_DB_P[3] ADC_DB_P[2] ADC_DB_P[1] ADC_DB_P[0] ADC_DB_N[6] ADC_DB_N[5] ADC_DB_N[4] ADC_DB_N[3] ADC_DB_N[2] ADC_DB_N[1] ADC_DB_N[0] FPGA_ADC_RESET ADC_CLKOUT_P ADC_CLKOUT_N FPGA_ADC_CLK_P FPGA_ADC_CLK_N }]
create_interface PCIe
set_property INTERFACE PCIe [get_ports { PCIE_PERSTn }]











create_interface MISC
set_property INTERFACE MISC [get_ports { BOM_VER[3] BOM_VER[2] BOM_VER[1] BOM_VER[0] HW_VER[3] HW_VER[2] HW_VER[1] HW_VER[0] EXT_GND }]


set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_N[0]}]





set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ1_D[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS1_DIQ2_D[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_CORE_LDO_EN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_ENABLE_IQSEL1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_ENABLE_IQSEL2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_FCLK1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_FCLK2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_MCLK1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_MCLK2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_RESET]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_RXEN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_TXEN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_TXNRX1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_TXNRX2]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ1_D[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[11]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[10]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {LMS2_DIQ2_D[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_CORE_LDO_EN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_ENABLE_IQSEL1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_ENABLE_IQSEL2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_FCLK1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_FCLK2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_MCLK1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_MCLK2]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_RESET]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_RXEN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_TXEN]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_TXNRX1]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_TXNRX2]

set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_GPIO[0]}]

create_interface FPGA_SPI0
set_property INTERFACE FPGA_SPI0 [get_ports { FPGA_SPI0_LMS1_SS FPGA_SPI0_LMS2_SS FPGA_SPI0_MISO_LMS1 FPGA_SPI0_MISO_LMS2 FPGA_SPI0_MOSI_LMS1 FPGA_SPI0_MOSI_LMS2 FPGA_SPI0_SCLK_LMS1 FPGA_SPI0_SCLK_LMS2 }]

set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_LMS1_SS]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_LMS2_SS]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_MISO_LMS1]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_MISO_LMS2]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_MOSI_LMS1]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_MOSI_LMS2]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_SCLK_LMS1]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI0_SCLK_LMS2]

create_interface FPGA_SPI1
set_property INTERFACE FPGA_SPI1 [get_ports { FPGA_SPI1_SCLK FPGA_SPI1_ADC_SS FPGA_SPI1_DAC_SS FPGA_SPI1_MISO FPGA_SPI1_MOSI }]




create_interface CDCM
set_property INTERFACE CDCM [get_ports { CDCM_RESET_N CDCM_STATUS0 CDCM_STATUS1 CDCM_SYNCN }]
set_property IOSTANDARD LVCMOS25 [get_ports CDCM_RESET_N]
set_property IOSTANDARD LVCMOS25 [get_ports CDCM_STATUS0]
set_property IOSTANDARD LVCMOS25 [get_ports CDCM_STATUS1]
set_property IOSTANDARD LVCMOS25 [get_ports CDCM_SYNCN]

set_property IOSTANDARD LVCMOS33 [get_ports LNA1_BP_M]
set_property IOSTANDARD LVCMOS33 [get_ports LNA1_EN_M]
set_property IOSTANDARD LVCMOS33 [get_ports LNA2_BP_M]
set_property IOSTANDARD LVCMOS33 [get_ports LNA2_EN_M]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_RX2_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_TRX1R_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_TRX1T_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_TRX2R_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_TRX2T_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW1_TX1_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW2_TRX1R_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW2_TRX1T_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW2_TRX2R_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW2_TRX2T_V1]
set_property IOSTANDARD LVCMOS33 [get_ports RFSW2_TX1_V1]
create_interface RF_CTRL
set_property INTERFACE RF_CTRL [get_ports { LNA1_BP_M LNA1_EN_M LNA2_BP_M LNA2_EN_M RFSW1_RX2_V1 RFSW1_TRX1R_V1 RFSW1_TRX1T_V1 RFSW1_TRX2R_V1 RFSW1_TRX2T_V1 RFSW1_TX1_V1 RFSW2_TRX1R_V1 RFSW2_TRX1T_V1 RFSW2_TRX2R_V1 RFSW2_TRX2T_V1 RFSW2_TX1_V1 }]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SPI1_ADC_SS]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SPI1_DAC_SS]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SPI1_MISO]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SPI1_MOSI]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SPI1_SCLK]



set_property IOSTANDARD LVCMOS25 [get_ports LMS2_I2C_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports LMS2_I2C_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports FAN_CTRL]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_I2C_SDA]
set_property IOSTANDARD LVCMOS25 [get_ports LMS1_I2C_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports XO_TUNE_FPGA]
set_property IOSTANDARD LVCMOS33 [get_ports PPS_SELECT]
set_property IOSTANDARD LVCMOS33 [get_ports PPS_OUT]
set_property IOSTANDARD LVCMOS33 [get_ports PPS_IN_PREVIOUS]
set_property IOSTANDARD LVCMOS33 [get_ports PPS_IN_EXT]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_UART_TX]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_UART_RX]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_RESET_N]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_PPS]
set_property IOSTANDARD LVCMOS33 [get_ports GNSS_LCKIND]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_I2C_SDA]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_I2C_SCL]

set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DA_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADC_DB_N[0]}]


set_property PACKAGE_PIN F6 [get_ports PCIE_REFCLK_P]
set_property PACKAGE_PIN J16 [get_ports FPGA_SPI0_LMS1_SS]
set_property PACKAGE_PIN U3 [get_ports FPGA_SPI0_LMS2_SS]
set_property PACKAGE_PIN L15 [get_ports FPGA_SPI0_MISO_LMS1]
set_property PACKAGE_PIN R3 [get_ports FPGA_SPI0_MISO_LMS2]
set_property PACKAGE_PIN M16 [get_ports FPGA_SPI0_MOSI_LMS1]
set_property PACKAGE_PIN R2 [get_ports FPGA_SPI0_MOSI_LMS2]
set_property PACKAGE_PIN M15 [get_ports FPGA_SPI0_SCLK_LMS1]
set_property PACKAGE_PIN T1 [get_ports FPGA_SPI0_SCLK_LMS2]
set_property PACKAGE_PIN J15 [get_ports {LMS1_DIQ1_D[11]}]
set_property PACKAGE_PIN H22 [get_ports {LMS1_DIQ1_D[10]}]
set_property PACKAGE_PIN H15 [get_ports {LMS1_DIQ1_D[9]}]
set_property PACKAGE_PIN H17 [get_ports {LMS1_DIQ1_D[8]}]
set_property PACKAGE_PIN G18 [get_ports {LMS1_DIQ1_D[7]}]
set_property PACKAGE_PIN G17 [get_ports {LMS1_DIQ1_D[6]}]
set_property PACKAGE_PIN G13 [get_ports {LMS1_DIQ1_D[5]}]
set_property PACKAGE_PIN J14 [get_ports {LMS1_DIQ1_D[4]}]
set_property PACKAGE_PIN G15 [get_ports {LMS1_DIQ1_D[3]}]
set_property PACKAGE_PIN G16 [get_ports {LMS1_DIQ1_D[2]}]
set_property PACKAGE_PIN H13 [get_ports {LMS1_DIQ1_D[1]}]
set_property PACKAGE_PIN H14 [get_ports {LMS1_DIQ1_D[0]}]
set_property PACKAGE_PIN K17 [get_ports {LMS1_DIQ2_D[11]}]
set_property PACKAGE_PIN K21 [get_ports {LMS1_DIQ2_D[10]}]
set_property PACKAGE_PIN M22 [get_ports {LMS1_DIQ2_D[9]}]
set_property PACKAGE_PIN L21 [get_ports {LMS1_DIQ2_D[8]}]
set_property PACKAGE_PIN M21 [get_ports {LMS1_DIQ2_D[7]}]
set_property PACKAGE_PIN L16 [get_ports {LMS1_DIQ2_D[6]}]
set_property PACKAGE_PIN M20 [get_ports {LMS1_DIQ2_D[5]}]
set_property PACKAGE_PIN M18 [get_ports {LMS1_DIQ2_D[4]}]
set_property PACKAGE_PIN N22 [get_ports {LMS1_DIQ2_D[3]}]
set_property PACKAGE_PIN N18 [get_ports {LMS1_DIQ2_D[2]}]
set_property PACKAGE_PIN N20 [get_ports {LMS1_DIQ2_D[1]}]
set_property PACKAGE_PIN N19 [get_ports {LMS1_DIQ2_D[0]}]
set_property PACKAGE_PIN J17 [get_ports LMS1_CORE_LDO_EN]
set_property PACKAGE_PIN K13 [get_ports LMS1_ENABLE_IQSEL1]
set_property PACKAGE_PIN K22 [get_ports LMS1_ENABLE_IQSEL2]
set_property PACKAGE_PIN J20 [get_ports LMS1_FCLK1]
set_property PACKAGE_PIN L19 [get_ports LMS1_FCLK2]
set_property PACKAGE_PIN K18 [get_ports LMS1_MCLK1]
set_property PACKAGE_PIN J19 [get_ports LMS1_MCLK2]
set_property PACKAGE_PIN K16 [get_ports LMS1_RESET]
set_property PACKAGE_PIN H20 [get_ports LMS1_RXEN]
set_property PACKAGE_PIN G20 [get_ports LMS1_TXEN]
set_property PACKAGE_PIN J22 [get_ports LMS1_TXNRX1]
set_property PACKAGE_PIN L18 [get_ports LMS1_TXNRX2]
set_property PACKAGE_PIN AB8 [get_ports {LMS2_DIQ1_D[11]}]
set_property PACKAGE_PIN Y7 [get_ports {LMS2_DIQ1_D[10]}]
set_property PACKAGE_PIN Y8 [get_ports {LMS2_DIQ1_D[9]}]
set_property PACKAGE_PIN V5 [get_ports {LMS2_DIQ1_D[8]}]
set_property PACKAGE_PIN U6 [get_ports {LMS2_DIQ1_D[7]}]
set_property PACKAGE_PIN V7 [get_ports {LMS2_DIQ1_D[6]}]
set_property PACKAGE_PIN R6 [get_ports {LMS2_DIQ1_D[5]}]
set_property PACKAGE_PIN Y6 [get_ports {LMS2_DIQ1_D[4]}]
set_property PACKAGE_PIN U7 [get_ports {LMS2_DIQ1_D[3]}]
set_property PACKAGE_PIN Y9 [get_ports {LMS2_DIQ1_D[2]}]
set_property PACKAGE_PIN T6 [get_ports {LMS2_DIQ1_D[1]}]
set_property PACKAGE_PIN V9 [get_ports {LMS2_DIQ1_D[0]}]

set_property PACKAGE_PIN AA5 [get_ports {LMS2_DIQ2_D[11]}]
set_property PACKAGE_PIN T3 [get_ports {LMS2_DIQ2_D[10]}]
set_property PACKAGE_PIN Y1 [get_ports {LMS2_DIQ2_D[9]}]
set_property PACKAGE_PIN AA3 [get_ports {LMS2_DIQ2_D[8]}]
set_property PACKAGE_PIN Y2 [get_ports {LMS2_DIQ2_D[7]}]
set_property PACKAGE_PIN AB2 [get_ports {LMS2_DIQ2_D[6]}]
set_property PACKAGE_PIN Y3 [get_ports {LMS2_DIQ2_D[5]}]
set_property PACKAGE_PIN AB3 [get_ports {LMS2_DIQ2_D[4]}]
set_property PACKAGE_PIN AA1 [get_ports {LMS2_DIQ2_D[3]}]
set_property PACKAGE_PIN W1 [get_ports {LMS2_DIQ2_D[2]}]
set_property PACKAGE_PIN AB1 [get_ports {LMS2_DIQ2_D[1]}]
set_property PACKAGE_PIN W2 [get_ports {LMS2_DIQ2_D[0]}]
set_property PACKAGE_PIN AA6 [get_ports LMS2_CORE_LDO_EN]
set_property PACKAGE_PIN W6 [get_ports LMS2_ENABLE_IQSEL1]
set_property PACKAGE_PIN W5 [get_ports LMS2_ENABLE_IQSEL2]
set_property PACKAGE_PIN T5 [get_ports LMS2_FCLK1]
set_property PACKAGE_PIN Y4 [get_ports LMS2_FCLK2]
set_property PACKAGE_PIN R4 [get_ports LMS2_MCLK1]
set_property PACKAGE_PIN V4 [get_ports LMS2_MCLK2]
set_property PACKAGE_PIN V2 [get_ports LMS2_RESET]
set_property PACKAGE_PIN W9 [get_ports LMS2_RXEN]
set_property PACKAGE_PIN AB6 [get_ports LMS2_TXEN]
set_property PACKAGE_PIN AB7 [get_ports LMS2_TXNRX1]
set_property PACKAGE_PIN AB5 [get_ports LMS2_TXNRX2]
set_property PACKAGE_PIN L14 [get_ports LMS1_I2C_SCL]
set_property PACKAGE_PIN L13 [get_ports LMS1_I2C_SDA]
set_property PACKAGE_PIN U1 [get_ports LMS2_I2C_SCL]
set_property PACKAGE_PIN U2 [get_ports LMS2_I2C_SDA]


set_property IOSTANDARD LVCMOS33 [get_ports LM75_OS]
set_property IOSTANDARD LVCMOS33 [get_ports LMS1_TX1_1_EN]
set_property IOSTANDARD LVCMOS33 [get_ports LMS1_TX1_2_EN]
set_property IOSTANDARD LVCMOS33 [get_ports LMS1_TX2_1_EN]
set_property IOSTANDARD LVCMOS33 [get_ports LMS2_TX1_1_EN]
set_property IOSTANDARD LVCMOS33 [get_ports LMS2_TX1_2_EN]
set_property IOSTANDARD LVCMOS33 [get_ports LMS2_TX2_1_EN]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_SW[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_SW[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_SW[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_SW[0]}]



set_property PACKAGE_PIN P5 [get_ports {ADC_DA_P[6]}]
set_property PACKAGE_PIN B1 [get_ports {ADC_DA_P[5]}]
set_property PACKAGE_PIN K1 [get_ports {ADC_DA_P[4]}]
set_property PACKAGE_PIN H2 [get_ports {ADC_DA_P[3]}]
set_property PACKAGE_PIN E1 [get_ports {ADC_DA_P[2]}]
set_property PACKAGE_PIN G1 [get_ports {ADC_DA_P[1]}]
set_property PACKAGE_PIN C2 [get_ports {ADC_DA_P[0]}]
set_property PACKAGE_PIN L5 [get_ports {ADC_DB_P[6]}]
set_property PACKAGE_PIN R1 [get_ports {ADC_DB_P[5]}]
set_property PACKAGE_PIN M1 [get_ports {ADC_DB_P[4]}]
set_property PACKAGE_PIN N4 [get_ports {ADC_DB_P[3]}]
set_property PACKAGE_PIN M3 [get_ports {ADC_DB_P[2]}]
set_property PACKAGE_PIN K6 [get_ports {ADC_DB_P[1]}]
set_property PACKAGE_PIN J5 [get_ports {ADC_DB_P[0]}]
set_property PACKAGE_PIN H4 [get_ports ADC_CLKOUT_P]
set_property PACKAGE_PIN H3 [get_ports FPGA_ADC_CLK_P]
set_property PACKAGE_PIN M6 [get_ports FPGA_ADC_RESET]
set_property PACKAGE_PIN M5 [get_ports CDCM_RESET_N]
set_property PACKAGE_PIN P6 [get_ports CDCM_STATUS0]
set_property PACKAGE_PIN N5 [get_ports CDCM_STATUS1]
set_property PACKAGE_PIN L6 [get_ports CDCM_SYNCN]

set_property PACKAGE_PIN F20 [get_ports FPGA_SPI1_ADC_SS]
set_property PACKAGE_PIN A21 [get_ports FPGA_SPI1_DAC_SS]
set_property PACKAGE_PIN D20 [get_ports FPGA_SPI1_MISO]
set_property PACKAGE_PIN B21 [get_ports FPGA_SPI1_MOSI]
set_property PACKAGE_PIN D19 [get_ports FPGA_SPI1_SCLK]
set_property PACKAGE_PIN A19 [get_ports {BOM_VER[3]}]
set_property PACKAGE_PIN B18 [get_ports {BOM_VER[2]}]
set_property PACKAGE_PIN B17 [get_ports {BOM_VER[1]}]
set_property PACKAGE_PIN A18 [get_ports {BOM_VER[0]}]
set_property PACKAGE_PIN F19 [get_ports {HW_VER[3]}]
set_property PACKAGE_PIN C18 [get_ports {HW_VER[2]}]
set_property PACKAGE_PIN C17 [get_ports {HW_VER[1]}]
set_property PACKAGE_PIN D17 [get_ports {HW_VER[0]}]
set_property PACKAGE_PIN A13 [get_ports PCIE_PERSTn]
set_property PACKAGE_PIN G21 [get_ports LNA1_BP_M]
set_property PACKAGE_PIN D21 [get_ports LNA1_EN_M]
set_property PACKAGE_PIN E18 [get_ports LNA2_BP_M]
set_property PACKAGE_PIN P20 [get_ports LNA2_EN_M]
set_property PACKAGE_PIN E21 [get_ports RFSW1_RX2_V1]
set_property PACKAGE_PIN G22 [get_ports RFSW1_TRX1R_V1]
set_property PACKAGE_PIN N14 [get_ports RFSW1_TRX1T_V1]
set_property PACKAGE_PIN D22 [get_ports RFSW1_TRX2R_V1]
set_property PACKAGE_PIN F18 [get_ports RFSW1_TRX2T_V1]
set_property PACKAGE_PIN N15 [get_ports RFSW1_TX1_V1]
set_property PACKAGE_PIN P19 [get_ports RFSW2_TRX1R_V1]
set_property PACKAGE_PIN AB22 [get_ports RFSW2_TRX1T_V1]
set_property PACKAGE_PIN AB21 [get_ports RFSW2_TRX2R_V1]
set_property PACKAGE_PIN AA20 [get_ports RFSW2_TRX2T_V1]
set_property PACKAGE_PIN AA21 [get_ports RFSW2_TX1_V1]
set_property PACKAGE_PIN C13 [get_ports {FPGA_GPIO[15]}]
set_property PACKAGE_PIN D14 [get_ports {FPGA_GPIO[14]}]
set_property PACKAGE_PIN C14 [get_ports {FPGA_GPIO[13]}]
set_property PACKAGE_PIN D15 [get_ports {FPGA_GPIO[12]}]
set_property PACKAGE_PIN D16 [get_ports {FPGA_GPIO[11]}]
set_property PACKAGE_PIN C15 [get_ports {FPGA_GPIO[10]}]
set_property PACKAGE_PIN B15 [get_ports {FPGA_GPIO[9]}]
set_property PACKAGE_PIN B16 [get_ports {FPGA_GPIO[8]}]
set_property PACKAGE_PIN F16 [get_ports {FPGA_GPIO[7]}]
set_property PACKAGE_PIN F13 [get_ports {FPGA_GPIO[6]}]
set_property PACKAGE_PIN F14 [get_ports {FPGA_GPIO[5]}]
set_property PACKAGE_PIN F15 [get_ports {FPGA_GPIO[4]}]
set_property PACKAGE_PIN E13 [get_ports {FPGA_GPIO[3]}]
set_property PACKAGE_PIN E14 [get_ports {FPGA_GPIO[2]}]
set_property PACKAGE_PIN E16 [get_ports {FPGA_GPIO[1]}]
set_property PACKAGE_PIN E17 [get_ports {FPGA_GPIO[0]}]
set_property PACKAGE_PIN R14 [get_ports {FPGA_SW[3]}]
set_property PACKAGE_PIN P16 [get_ports {FPGA_SW[2]}]
set_property PACKAGE_PIN R17 [get_ports {FPGA_SW[1]}]
set_property PACKAGE_PIN P17 [get_ports {FPGA_SW[0]}]
set_property PACKAGE_PIN L3 [get_ports CLK100_FPGA_P]
set_property PACKAGE_PIN A20 [get_ports FAN_CTRL]
set_property PACKAGE_PIN K4 [get_ports FPGA_AUXCLK_P]
set_property PACKAGE_PIN T20 [get_ports FPGA_I2C_SCL]
set_property PACKAGE_PIN T21 [get_ports FPGA_I2C_SDA]
set_property PACKAGE_PIN F4 [get_ports FPGA_SPI2_BB_ADC_SS]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_BB_ADC_SS]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_CDCM_SS]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_MISO]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_MISO_ADC]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_MOSI]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_SPI2_SCLK]
set_property PACKAGE_PIN F3 [get_ports FPGA_SPI2_CDCM_SS]
set_property PACKAGE_PIN E2 [get_ports FPGA_SPI2_MISO]
set_property PACKAGE_PIN K2 [get_ports FPGA_SPI2_MISO_ADC]
set_property PACKAGE_PIN N2 [get_ports FPGA_SPI2_MOSI]
set_property PACKAGE_PIN P2 [get_ports FPGA_SPI2_SCLK]
set_property PACKAGE_PIN W22 [get_ports GNSS_LCKIND]
set_property PACKAGE_PIN Y21 [get_ports GNSS_PPS]
set_property PACKAGE_PIN U21 [get_ports GNSS_RESET_N]
set_property PACKAGE_PIN W21 [get_ports GNSS_UART_RX]
set_property PACKAGE_PIN Y22 [get_ports GNSS_UART_TX]
set_property PACKAGE_PIN R19 [get_ports LM75_OS]
set_property PACKAGE_PIN W19 [get_ports LMK_CLK]
set_property PACKAGE_PIN B22 [get_ports LMS1_TX1_1_EN]
set_property PACKAGE_PIN C22 [get_ports LMS1_TX1_2_EN]
set_property PACKAGE_PIN E22 [get_ports LMS1_TX2_1_EN]
set_property PACKAGE_PIN Y19 [get_ports LMS2_TX1_1_EN]
set_property PACKAGE_PIN AA19 [get_ports LMS2_TX1_2_EN]
set_property PACKAGE_PIN AB20 [get_ports LMS2_TX2_1_EN]
set_property PACKAGE_PIN AA18 [get_ports PPS_IN_EXT]
set_property PACKAGE_PIN AB18 [get_ports PPS_IN_PREVIOUS]
set_property PACKAGE_PIN V17 [get_ports PPS_OUT]
set_property PACKAGE_PIN W17 [get_ports PPS_SELECT]
set_property PACKAGE_PIN P22 [get_ports XO_TUNE_FPGA]

set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED1_G]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED1_R]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED2_G]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED2_R]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED3_G]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED3_R]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED4_G]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED4_R]
set_property PACKAGE_PIN E19 [get_ports FPGA_LED1_G]
set_property PACKAGE_PIN C19 [get_ports FPGA_LED1_R]
set_property PACKAGE_PIN B20 [get_ports FPGA_LED2_G]
set_property PACKAGE_PIN C20 [get_ports FPGA_LED2_R]
set_property PACKAGE_PIN F21 [get_ports FPGA_LED3_G]
set_property PACKAGE_PIN V18 [get_ports FPGA_LED3_R]
set_property PACKAGE_PIN T18 [get_ports FPGA_LED4_R]

set_property PACKAGE_PIN A15 [get_ports PCIE_SMCLK]
set_property PACKAGE_PIN A16 [get_ports PCIE_SMDAT]
set_property PACKAGE_PIN A14 [get_ports PCIE_WAKEn]
set_property IOSTANDARD LVCMOS33 [get_ports PCIE_SMCLK]
set_property IOSTANDARD LVCMOS33 [get_ports PCIE_SMDAT]
set_property IOSTANDARD LVCMOS33 [get_ports PCIE_WAKEn]

set_property PACKAGE_PIN B13 [get_ports EXT_GND]

set_property CONFIG_MODE SPIx4 [current_design]
set_property PACKAGE_PIN U18 [get_ports FPGA_LED4_G]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]

set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]

set_property SLEW FAST [get_ports FPGA_SPI0_SCLK_LMS1]
set_property DRIVE 16 [get_ports FPGA_SPI0_SCLK_LMS1]
set_property DRIVE 12 [get_ports FPGA_SPI0_MOSI_LMS2]
set_property DRIVE 16 [get_ports FPGA_SPI0_LMS1_SS]
set_property SLEW FAST [get_ports FPGA_SPI0_LMS1_SS]
set_property DRIVE 16 [get_ports FPGA_SPI0_MOSI_LMS1]
set_property SLEW FAST [get_ports FPGA_SPI0_MOSI_LMS1]
set_property DRIVE 4 [get_ports LMS1_RESET]


set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/reset_n]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/reset_n_0]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[10]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[46]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[21]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[94]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[81]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[100]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[102]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[118]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[31]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[70]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[89]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[91]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[101]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[119]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[29]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[51]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[53]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[88]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[86]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[14]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[44]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[30]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[61]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[69]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[42]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[110]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[114]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[39]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[68]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[83]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[12]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[107]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[111]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[127]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[33]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[48]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[15]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[22]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[79]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[104]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[71]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[96]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[58]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[65]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[60]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[78]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[20]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[25]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[17]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[59]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[23]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[24]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[76]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[80]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[72]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[125]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[11]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[35]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[50]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[66]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[97]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[87]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[75]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[116]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[40]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[16]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[34]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[73]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[95]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[108]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[112]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[115]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[122]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[124]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[38]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[18]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[49]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[77]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[56]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[103]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[105]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[121]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[123]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[45]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[9]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[57]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[93]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[92]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[36]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[99]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[90]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[67]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[84]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[98]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[19]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[37]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[28]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[32]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[26]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[52]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[55]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[64]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[82]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[13]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[74]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[63]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[43]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[41]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[27]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[109]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[113]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[117]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[47]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[54]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[62]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[85]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[106]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[120]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/din[126]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[45]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[25]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[32]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[75]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[78]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[92]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[106]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[115]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[38]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[41]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[81]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[90]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[105]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[110]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[9]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[35]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[27]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[28]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[61]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[64]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[86]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[108]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[124]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[40]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[14]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[21]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[60]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[72]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[96]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[107]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[59]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[15]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[18]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[17]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[91]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[87]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[95]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[120]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[121]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[126]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[11]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[48]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[43]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[46]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[74]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[62]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[99]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[111]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[12]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[51]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[16]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[85]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[42]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[56]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[73]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[23]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[58]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[36]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[39]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[84]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[71]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[109]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[49]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[44]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[33]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[57]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[68]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[83]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[103]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[125]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[88]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[93]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[98]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[113]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[116]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[34]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[52]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[70]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[101]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[112]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[10]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[30]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[53]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[82]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[66]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[102]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[119]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[50]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[22]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[31]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[37]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[89]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[67]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[80]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[97]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[24]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[55]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[13]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[29]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[79]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[76]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[63]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[118]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[19]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[20]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[26]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[54]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[94]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[104]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[114]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[117]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[127]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[47]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[65]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[69]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[77]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[100]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[122]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/dout[123]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[8]}]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/full]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rd_en]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/rst]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_2kB_inst0/FIFO_XIL.xpm_fifo_async_inst/wr_en]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/buff_0_aclrn]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/buff_sel]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/from_dma_writer[enable]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/from_dma_writer[valid]}]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/reset_n]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/to_dma_writer[ready]}]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_en]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rst]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_en]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/wr_data_count[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/rd_data_count[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[23]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[68]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[69]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[41]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[106]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[116]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[126]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[43]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[51]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[57]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[88]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[82]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[70]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[121]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[65]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[9]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[10]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[59]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[63]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[97]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[122]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[125]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[28]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[18]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[39]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[90]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[61]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[37]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[104]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[107]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[26]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[55]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[58]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[96]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[93]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[101]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[117]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[15]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[30]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[44]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[62]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[71]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[100]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[123]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[38]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[50]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[94]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[76]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[35]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[108]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[124]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[16]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[31]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[34]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[29]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[79]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[91]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[109]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[115]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[36]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[17]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[60]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[89]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[48]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[86]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[98]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[103]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[54]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[45]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[12]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[21]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[74]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[66]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[99]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[105]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[20]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[111]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[49]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[52]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[72]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[85]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[127]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[87]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[19]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[25]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[40]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[42]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[67]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[112]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[114]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[118]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[32]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[33]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[46]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[56]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[75]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[92]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[102]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[110]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[11]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[22]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[27]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[53]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[78]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[84]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[113]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[119]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[14]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[120]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[47]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[64]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[81]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[77]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[13]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[24]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[73]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[83]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[95]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/dout[80]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[21]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[18]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[26]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[60]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[75]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[96]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[109]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[123]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[44]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[40]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[62]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[70]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[98]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[125]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[28]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[8]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[47]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[43]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[68]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[83]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[73]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[115]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[45]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[33]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[51]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[80]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[93]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[113]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[119]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[10]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[37]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[41]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[95]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[86]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[48]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[100]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[126]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[13]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[50]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[65]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[69]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[76]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[79]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[35]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[53]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[55]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[63]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[66]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[105]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[116]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[121]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[54]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[82]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[32]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[94]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[85]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[101]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[29]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[30]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[12]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[42]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[25]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[52]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[92]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[71]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[110]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[118]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[56]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[38]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[11]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[14]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[78]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[81]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[117]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[72]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[58]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[49]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[31]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[88]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[90]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[74]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[107]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[24]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[16]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[89]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[91]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[104]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[111]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[15]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[19]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[84]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[87]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[57]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[34]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[97]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[120]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[36]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[9]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[23]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[59]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[77]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[102]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[108]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[122]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[22]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[27]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[39]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[61]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[99]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[106]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[112]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[124]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[64]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[17]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[46]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[67]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[20]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[103]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[114]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/FIFO_XIL.xpm_fifo_async_inst/din[127]}]
connect_debug_port u_ila_0/probe8 [get_nets [list {inst2_pcie_top/inst2_H2F_S0_FIFO/from_dma_writer[enable]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {inst2_pcie_top/inst2_H2F_S0_FIFO/to_dma_writer[ready]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/reset_n_0]]


set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrusedw[8]}]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/wrempty]

set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[2]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[5]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[0]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[1]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[3]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[4]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[6]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[7]}]
set_property MARK_DEBUG true [get_nets {inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/rdusedw[8]}]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/xilinx_wrfull_rdclk]
set_property MARK_DEBUG true [get_nets inst2_pcie_top/inst2_H2F_S0_FIFO/inst0_0_FIFO/fifo_4kB_inst1/xilinx_rdfull]

set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/current_state[0]}]
set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/current_state[1]}]
set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/current_state[2]}]
set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/from_fpgacfg_0[synch_dis]}]
set_property MARK_DEBUG true [get_nets inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/crnt_buff_rdy]
set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/crnt_buff_rdy_reg_0[0]}]
set_property MARK_DEBUG true [get_nets {inst7_rxtx_top/tx_path_top_inst1/packets2data_top_inst0/packets2data_inst0/p2d_rd_inst3/crnt_buff_rdy_reg_0[1]}]

set_property MARK_DEBUG true [get_nets inst8_lms7002_top/tx_fifo_0_wrclk]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[8]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[48]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[63]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[22]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[26]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[98]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[101]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[109]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[4]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[7]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[25]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[50]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[96]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[91]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[76]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[80]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[41]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[9]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[28]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[55]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[65]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[69]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[100]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[111]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[127]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[12]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[0]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[61]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[38]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[19]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[102]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[113]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[119]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[126]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[58]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[3]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[6]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[35]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[62]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[82]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[84]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[79]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[42]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[17]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[90]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[74]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[116]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[75]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[45]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[46]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[23]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[27]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[49]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[53]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[73]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[107]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[118]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[121]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[66]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[5]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[95]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[105]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[64]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[16]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[18]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[21]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[1]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[40]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[60]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[68]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[33]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[57]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[114]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[123]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[14]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[32]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[70]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[83]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[88]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[122]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[124]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[125]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[51]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[15]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[59]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[86]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[93]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[103]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[106]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[36]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[2]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[44]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[78]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[85]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[117]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[77]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[34]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[54]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[43]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[29]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[71]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[92]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[110]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[120]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[11]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[81]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[94]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[13]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[52]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[37]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[108]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[115]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[24]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[47]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[30]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[31]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[72]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[87]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[99]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[104]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[20]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[10]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[67]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[89]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[39]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[56]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[97]}]
set_property MARK_DEBUG true [get_nets {inst8_lms7002_top/tx_fifo_0_data[112]}]
set_property MARK_DEBUG true [get_nets inst8_lms7002_top/tx_fifo_0_wrfull]
