{
    "hands_on_practices": [
        {
            "introduction": "The memory function of an SR latch is not an abstract property, but a direct result of its physical structure and the finite time it takes for signals to propagate. This first exercise delves into this fundamental timing behavior by having you calculate the minimum input hold time, which is the crucial window required for the latch's internal feedback loop to stabilize and \"lock in\" a new state. You will analyze how this timing is derived directly from the gate propagation delays and how a common design choice—adding output buffers—affects it .",
            "id": "3679974",
            "problem": "An Set-Reset (SR) latch constructed from two cross-coupled two-input NOR gates is the minimal asynchronous storage element. A two-input NOT-OR (NOR) gate implements the Boolean function $Y=\\overline{A+B}$, where $\\overline{(\\cdot)}$ denotes logical negation and $+$ denotes logical disjunction. The SR latch is built by cross-coupling the outputs so that $Q$ is driven by a NOR whose inputs are $R$ and $\\overline{Q}$, and $\\overline{Q}$ is driven by a NOR whose inputs are $S$ and $Q$. The SR latch is active-high: asserting $S$ ($S=1$) sets $Q=1$ and asserting $R$ ($R=1$) resets $Q=0$.\n\nAssume each NOR gate has distinct low-to-high and high-to-low propagation delays: low-to-high output delay $t_{\\text{NOR}}^{\\text{PLH}}$ and high-to-low output delay $t_{\\text{NOR}}^{\\text{PHL}}$. A propagation delay $t^{\\text{PLH}}$ is the time from an input change that ultimately causes the output to rise to the time the output reaches logic high, and $t^{\\text{PHL}}$ is the analogous time for the output to fall.\n\nStarting from these definitions, derive the minimum input hold time requirement of the unbuffered two-gate NOR SR latch for both the set and reset operations: the minimum duration that $S$ must remain asserted (for set) or that $R$ must remain asserted (for reset) for the latch to reach a self-sustaining state such that removing the assertion does not change the stored state. Then consider a modified latch in which each output ($Q$ and $\\overline{Q}$) drives an identical single-stage output buffer, and the feedback connections into the opposite NOR gate are taken after the buffer outputs (that is, the buffered $Q$ is fed into the $S$-side NOR gate, and the buffered $\\overline{Q}$ is fed into the $R$-side NOR gate). The buffers have low-to-high output delay $t_{\\text{BUF}}^{\\text{PLH}}$ and high-to-low output delay $t_{\\text{BUF}}^{\\text{PHL}}$.\n\nUsing only the fundamental definitions above, determine:\n- The worst-case increase in the feedback path delay as seen by the input of the opposite NOR gate when the state of $Q$ changes, due solely to adding the output buffers compared to the unbuffered latch (assume wire delay is negligible).\n- The worst-case increase in the minimum input hold time due to adding the output buffers, compared to the unbuffered latch.\n\nUse the following numerically specified, scientifically plausible delays:\n- NOR gate low-to-high delay: $t_{\\text{NOR}}^{\\text{PLH}}=150\\ \\text{ps}$.\n- NOR gate high-to-low delay: $t_{\\text{NOR}}^{\\text{PHL}}=180\\ \\text{ps}$.\n- Buffer low-to-high delay: $t_{\\text{BUF}}^{\\text{PLH}}=90\\ \\text{ps}$.\n- Buffer high-to-low delay: $t_{\\text{BUF}}^{\\text{PHL}}=110\\ \\text{ps}$.\n\nExpress both final results in nanoseconds and round your answers to four significant figures. Provide both numbers as a single row using the LaTeX $pmatrix$ environment, in the order: feedback delay increase, hold time increase.",
            "solution": "The user-provided problem has been validated and is deemed a well-posed, scientifically grounded problem in digital logic design. The solution proceeds as follows.\n\nThe problem asks for two quantities related to adding output buffers to a standard NOR-gate Set-Reset (SR) latch: the worst-case increase in the feedback path delay and the worst-case increase in the minimum input hold time.\n\nFirst, we must analyze the timing characteristics of both the unbuffered and buffered latch configurations. The SR latch is constructed from two cross-coupled NOR gates. The Boolean function for a NOR gate is $Y = \\overline{A+B}$.\n\nIn the unbuffered latch, the outputs are defined as:\n$Q = \\overline{R + \\overline{Q}}$\n$\\overline{Q} = \\overline{S + Q}$\n\nThe minimum input hold time ($t_{\\text{hold}}$) is the minimum duration an input signal ($S$ or $R$) must be asserted to ensure that the latch reliably changes state and remains in the new state after the input is de-asserted. For the state change to become self-sustaining, the feedback loop must complete its transition and \"lock\" the new state internally.\n\nLet's analyze the **set** operation for the unbuffered latch (transition from $Q=0, \\overline{Q}=1$ to $Q=1, \\overline{Q}=0$).\n$1$. At time $t=0$, $S$ transitions from $0$ to $1$ (while $R=0$).\n$2$. The inputs to the bottom NOR gate (producing $\\overline{Q}$) become $S=1$ and $Q=0$. The output $\\overline{Q}$ will transition from $1$ to $0$. This is a high-to-low transition, which takes a time of $t_{\\text{NOR}}^{\\text{PHL}}$.\n$3$. The new value $\\overline{Q}=0$ is fed to the top NOR gate. Its inputs are now $R=0$ and $\\overline{Q}=0$. The output $Q$ will transition from $0$ to $1$. This is a low-to-high transition, which takes an additional time of $t_{\\text{NOR}}^{\\text{PLH}}$.\n$4$. At a total time of $t_{\\text{NOR}}^{\\text{PHL}} + t_{\\text{NOR}}^{\\text{PLH}}$, the output $Q$ becomes $1$. This new value of $Q$ is fed back to the bottom NOR gate. At this point, the inputs to the bottom gate are $S$ and $Q=1$. Its output $\\overline{Q} = \\overline{S+1} = 0$. If $S$ is now de-asserted to $0$, the inputs become $S=0, Q=1$, and the output remains $\\overline{Q} = \\overline{0+1} = 0$. The new state is stable.\nTherefore, the minimum hold time is the time required for the signal to propagate through both gates, completing the loop.\n$t_{\\text{hold, unbuffered}} = t_{\\text{NOR}}^{\\text{PHL}} + t_{\\text{NOR}}^{\\text{PLH}}$.\nA symmetric analysis for the reset operation ($R=1$) yields the same result.\n\nNow, consider the modified latch with output buffers. The feedback connections are taken from the buffer outputs. Let the buffered outputs be $Q_{\\text{buf}}$ and $\\overline{Q}_{\\text{buf}}$.\nThe circuit equations become:\n$Q = \\overline{R + \\overline{Q}_{\\text{buf}}}$\n$\\overline{Q} = \\overline{S + Q_{\\text{buf}}}$\nAnd the buffer outputs are delayed versions of the latch outputs: $Q_{\\text{buf}}(t) = Q(t - t_{\\text{BUF}})$ and $\\overline{Q}_{\\text{buf}}(t) = \\overline{Q}(t - t_{\\text{BUF}})$, where the specific buffer delay ($t_{\\text{BUF}}^{\\text{PLH}}$ or $t_{\\text{BUF}}^{\\text{PHL}}$) depends on the transition.\n\nThe feedback loop now consists of two NOR gates and two buffers. The minimum hold time is the time required for a change initiated by an input to propagate through the entire loop to establish a self-sustaining state. Let's trace the set operation ($S=1$) for the buffered latch.\n$1$. $S$ transitions $0 \\to 1$.\n$2$. $\\overline{Q}$ transitions $1 \\to 0$ after a delay of $t_{\\text{NOR}}^{\\text{PHL}}$.\n$3$. $\\overline{Q}_{\\text{buf}}$ transitions $1 \\to 0$ after an additional delay of $t_{\\text{BUF}}^{\\text{PHL}}$.\n$4$. $Q$ transitions $0 \\to 1$ after an additional delay of $t_{\\text{NOR}}^{\\text{PLH}}$.\n$5$. $Q_{\\text{buf}}$ transitions $0 \\to 1$ after an additional delay of $t_{\\text{BUF}}^{\\text{PLH}}$.\nThe state is self-sustaining once the value of $Q_{\\text{buf}}=1$ reaches the bottom NOR gate, as this will keep $\\overline{Q}$ low even after $S$ is de-asserted. The minimum hold time is the total time for this entire sequence to complete.\n$t_{\\text{hold, buffered}} = t_{\\text{NOR}}^{\\text{PHL}} + t_{\\text{BUF}}^{\\text{PHL}} + t_{\\text{NOR}}^{\\text{PLH}} + t_{\\text{BUF}}^{\\text{PLH}}$.\nThis can be rearranged as:\n$t_{\\text{hold, buffered}} = (t_{\\text{NOR}}^{\\text{PLH}} + t_{\\text{NOR}}^{\\text{PHL}}) + (t_{\\text{BUF}}^{\\text{PLH}} + t_{\\text{BUF}}^{\\text{PHL}})$.\n\nWith these symbolic expressions, we can now answer the two questions.\n\n**1. Worst-case increase in the feedback path delay**\nThe feedback path is the connection from an internal latch output (e.g., $Q$) to the input of the opposite NOR gate. In the unbuffered latch, this delay is assumed to be $0$. In the buffered latch, this path includes a buffer, so the delay is the propagation delay of that buffer. The increase in delay, $\\Delta t_{\\text{feedback}}$, is therefore the buffer's delay. The question asks for the worst-case (i.e., maximum) increase. A buffer has two delay parameters, $t_{\\text{BUF}}^{\\text{PLH}}$ and $t_{\\text{BUF}}^{\\text{PHL}}$. The worst-case increase is the larger of these two values.\n$\\Delta t_{\\text{feedback}} = \\max(t_{\\text{BUF}}^{\\text{PLH}}, t_{\\text{BUF}}^{\\text{PHL}})$\n\nUsing the given values:\n$t_{\\text{BUF}}^{\\text{PLH}} = 90\\ \\text{ps}$\n$t_{\\text{BUF}}^{\\text{PHL}} = 110\\ \\text{ps}$\n$\\Delta t_{\\text{feedback}} = \\max(90\\ \\text{ps}, 110\\ \\text{ps}) = 110\\ \\text{ps}$.\nConverting to nanoseconds: $110\\ \\text{ps} = 0.110\\ \\text{ns}$. Rounded to four significant figures, this is $0.1100\\ \\text{ns}$.\n\n**2. Worst-case increase in the minimum input hold time**\nThe increase in hold time, $\\Delta t_{\\text{hold}}$, is the difference between the hold time of the buffered and unbuffered latches.\n$\\Delta t_{\\text{hold}} = t_{\\text{hold, buffered}} - t_{\\text{hold, unbuffered}}$\n$\\Delta t_{\\text{hold}} = ((t_{\\text{NOR}}^{\\text{PLH}} + t_{\\text{NOR}}^{\\text{PHL}}) + (t_{\\text{BUF}}^{\\text{PLH}} + t_{\\text{BUF}}^{\\text{PHL}})) - (t_{\\text{NOR}}^{\\text{PLH}} + t_{\\text{NOR}}^{\\text{PHL}})$\n$\\Delta t_{\\text{hold}} = t_{\\text{BUF}}^{\\text{PLH}} + t_{\\text{BUF}}^{\\text{PHL}}$\nThe analysis for set and reset operations yields the same expression, so this is the only case, and thus the worst case. The increase in hold time is the sum of the low-to-high and high-to-low propagation delays of a buffer, representing the total delay added by the two buffers in the complete feedback loop.\n\nUsing the given values:\n$\\Delta t_{\\text{hold}} = 90\\ \\text{ps} + 110\\ \\text{ps} = 200\\ \\text{ps}$.\nConverting to nanoseconds: $200\\ \\text{ps} = 0.200\\ \\text{ns}$. Rounded to four significant figures, this is $0.2000\\ \\text{ns}$.\n\nThe two final results are the increase in feedback delay ($0.1100\\ \\text{ns}$) and the increase in hold time ($0.2000\\ \\text{ns}$).",
            "answer": "$$\n\\boxed{\n\\begin{pmatrix}\n0.1100 & 0.2000\n\\end{pmatrix}\n}\n$$"
        },
        {
            "introduction": "Ideal logic diagrams often omit a critical real-world factor: the delay caused by physical wires. This practice moves beyond the isolated latch to consider its integration into a larger system, where signals like $S$ and $R$ must travel across a circuit board or chip. You will investigate how a mismatch in the lengths of these signal paths can lead to a timing hazard, creating the forbidden $S=R=1$ state at the latch's inputs even when the source logic guarantees they are never asserted simultaneously .",
            "id": "3679978",
            "problem": "A Set–Reset (SR) latch constructed from cross-coupled NOR gates is driven by two controller outputs, the set input $S$ and the reset input $R$, that are guaranteed by the controller never to be asserted high simultaneously at their source pins. At the controller, each handoff between mutually exclusive assertions is separated by a minimum non-overlap time margin $m$: for a set-to-reset handoff, $S$ is high and returns low at time $t=T_{0}$, and then $R$ is driven high at time $t=T_{0}+m$; for a reset-to-set handoff, $R$ is high and returns low at time $t=T_{1}$, and then $S$ is driven high at time $t=T_{1}+m$. The wires that route $S$ and $R$ to the latch impose pure transport delays $\\tau_{S}$ and $\\tau_{R}$, respectively, with $\\tau_{S}=\\tau_{R}+d$ where $d\\ge 0$ models that the $S$ route is longer than the $R$ route by a delay difference $d$. Each NOR gate in the latch is modeled with an inertial propagation delay $t_{g}$: an input change must persist for at least $t_{g}$ to affect the output.\n\nStarting only from the definitions of the SR latch behavior, transport and inertial delay models, and the non-overlap margin $m$, do the following:\n- Derive, for the set-to-reset handoff, the exact condition on $d$ under which the latch’s input pins experience a temporary forbidden condition (both $S=1$ and $R=1$ at the latch inputs simultaneously) that persists long enough to be detectable by the NOR gates.\n- Briefly explain why the reverse handoff (reset-to-set) does or does not produce such a temporary forbidden condition under the same $d\\ge 0$ assumption.\n- Now suppose the interconnect exhibits a delay per unit length of $k=50\\ \\text{ps/mm}$, i.e., $k=0.050\\ \\text{ns/mm}$. The controller guarantees $m=0.60\\ \\text{ns}$, and each NOR gate has $t_{g}=0.15\\ \\text{ns}$. Treating the critical boundary as acceptable, compute the largest allowable physical length mismatch $\\Delta L_{\\max}$ (in millimeters) between the $S$ and $R$ routes such that no temporary forbidden input is detected at the gates during a set-to-reset handoff.\n\nAdditionally, propose two physical placement and routing strategies that minimize $d$ in practice.\n\nExpress your final numerical answer as the single value of $\\Delta L_{\\max}$ in millimeters, and round your answer to four significant figures.",
            "solution": "The problem is found to be valid as it is scientifically grounded in the principles of digital logic and timing analysis, is well-posed, objective, and contains a complete and consistent set of givens. We may therefore proceed with the solution.\n\nLet the signals at the controller source be denoted $S_{\\text{src}}(t)$ and $R_{\\text{src}}(t)$, and the signals at the latch's input pins be $S_{\\text{latch}}(t)$ and $R_{\\text{latch}}(t)$. The relationship between the source and latch signals is governed by the pure transport delays $\\tau_{S}$ and $\\tau_{R}$:\n$$S_{\\text{latch}}(t) = S_{\\text{src}}(t - \\tau_{S})$$\n$$R_{\\text{latch}}(t) = R_{\\text{src}}(t - \\tau_{R})$$\nWe are given the relationship between the delays as $\\tau_{S} = \\tau_{R} + d$, with $d \\ge 0$.\n\nFirst, we derive the condition for a detectable forbidden state during a set-to-reset handoff.\nIn a set-to-reset handoff, the latch is initially in the set state ($S=1, R=0$). The controller de-asserts $S$ and then asserts $R$.\nThe falling edge of $S_{\\text{src}}$ occurs at time $t = T_{0}$. This edge arrives at the latch's $S$ input at time $t_{S\\downarrow}$:\n$$t_{S\\downarrow} = T_{0} + \\tau_{S}$$\nAfter a non-overlap margin $m$, the rising edge of $R_{\\text{src}}$ occurs at time $t = T_{0} + m$. This edge arrives at the latch's $R$ input at time $t_{R\\uparrow}$:\n$$t_{R\\uparrow} = (T_{0} + m) + \\tau_{R}$$\nA temporary forbidden condition ($S_{\\text{latch}}=1$ and $R_{\\text{latch}}=1$) occurs at the latch inputs if the rising edge of $R$ arrives before the falling edge of $S$. That is, the interval $[t_{R\\uparrow}, t_{S\\downarrow})$ must be non-empty. This is equivalent to the condition $t_{R\\uparrow} < t_{S\\downarrow}$.\nSubstituting the expressions for the arrival times:\n$$(T_{0} + m) + \\tau_{R} < T_{0} + \\tau_{S}$$\n$$\\implies m + \\tau_{R} < \\tau_{S}$$\nUsing the given relation $\\tau_{S} = \\tau_{R} + d$:\n$$m + \\tau_{R} < \\tau_{R} + d$$\n$$\\implies m < d$$\nThis is the condition for an overlap to occur. The duration of this overlap, $\\Delta t_{\\text{overlap}}$, during which both inputs are high, is the difference between the arrival times of the two edges:\n$$\\Delta t_{\\text{overlap}} = t_{S\\downarrow} - t_{R\\uparrow} = (T_{0} + \\tau_{S}) - ((T_{0} + m) + \\tau_{R}) = \\tau_{S} - \\tau_{R} - m$$\nSubstituting $\\tau_{S} - \\tau_{R} = d$:\n$$\\Delta t_{\\text{overlap}} = d - m$$\nThe latch's NOR gates have an inertial delay $t_{g}$, meaning the forbidden input state must persist for at least this duration to be detected and affect the latch's state. Therefore, the condition for a detectable forbidden state is:\n$$\\Delta t_{\\text{overlap}} \\ge t_{g}$$\n$$d - m \\ge t_{g}$$\nThe exact condition on $d$ is thus:\n$$d \\ge m + t_{g}$$\n\nSecond, we analyze the reverse handoff (reset-to-set).\nIn a reset-to-set handoff, the latch is initially in the reset state ($S=0, R=1$). The controller de-asserts $R$ and then asserts $S$.\nThe falling edge of $R_{\\text{src}}$ occurs at time $t = T_{1}$. This edge arrives at the latch's $R$ input at time $t_{R\\downarrow}$:\n$$t_{R\\downarrow} = T_{1} + \\tau_{R}$$\nAfter the margin $m$, the rising edge of $S_{\\text{src}}$ occurs at time $t = T_{1} + m$. This edge arrives at the latch's $S$ input at time $t_{S\\uparrow}$:\n$$t_{S\\uparrow} = (T_{1} + m) + \\tau_{S}$$\nA forbidden condition occurs if the rising edge of $S$ arrives before the falling edge of $R$ ($t_{S\\uparrow} < t_{R\\downarrow}$):\n$$(T_{1} + m) + \\tau_{S} < T_{1} + \\tau_{R}$$\n$$\\implies m + \\tau_{S} < \\tau_{R}$$\nUsing the relation $\\tau_{S} = \\tau_{R} + d$:\n$$m + (\\tau_{R} + d) < \\tau_{R}$$\n$$\\implies m + d < 0$$\nBy definition, the non-overlap margin $m$ is a positive duration of time, so $m > 0$. We are also given that the delay difference $d \\ge 0$. The sum $m+d$ is therefore strictly positive. The condition $m + d < 0$ can never be satisfied. Consequently, a temporary forbidden condition does not occur during a reset-to-set handoff under the given constraint that the $S$ route is at least as long as the $R$ route ($d \\ge 0$). The extra delay $d$ on the $S$ line further separates the arrival of the $S$ rising edge from the $R$ falling edge, increasing the timing margin for this handoff.\n\nThird, we compute the largest allowable physical length mismatch $\\Delta L_{\\text{max}}$.\nThe problem states to treat the critical boundary as acceptable. The critical boundary for a detectable forbidden state during a set-to-reset handoff is $d = m + t_{g}$. This defines the maximum allowable delay difference, $d_{\\text{max}}$:\n$$d_{\\text{max}} = m + t_{g}$$\nThe transport delay $\\tau$ is related to the physical route length $L$ by the delay per unit length, $k$, such that $\\tau = kL$. The delay difference $d$ is therefore related to the length mismatch $\\Delta L = L_{S} - L_{R}$ as follows:\n$$d = \\tau_{S} - \\tau_{R} = kL_{S} - kL_{R} = k(L_{S} - L_{R}) = k \\Delta L$$\nThe maximum allowable length mismatch, $\\Delta L_{\\text{max}}$, corresponds to $d_{\\text{max}}$:\n$$\\Delta L_{\\text{max}} = \\frac{d_{\\text{max}}}{k} = \\frac{m + t_{g}}{k}$$\nSubstituting the given numerical values: $m = 0.60\\ \\text{ns}$, $t_{g} = 0.15\\ \\text{ns}$, and $k = 0.050\\ \\text{ns/mm}$.\n$$d_{\\text{max}} = 0.60\\ \\text{ns} + 0.15\\ \\text{ns} = 0.75\\ \\text{ns}$$\n$$\\Delta L_{\\text{max}} = \\frac{0.75\\ \\text{ns}}{0.050\\ \\text{ns/mm}} = 15\\ \\text{mm}$$\nRounding to four significant figures, the result is $15.00\\ \\text{mm}$.\n\nFinally, two physical placement and routing strategies to minimize $d$ in practice are:\n1.  **Component Co-location and Orientation**: Place the controller and the SR latch as close to each other as possible on the printed circuit board (PCB) or integrated circuit (IC). Furthermore, orient the components such that the output pins for $S$ and $R$ on the controller and the corresponding input pins on the latch are symmetrically positioned. This minimizes the straight-line distance for both routes, making it easier to match their final routed lengths.\n2.  **Length-Matched Routing**: After placement, explicitly match the physical trace lengths of the $S$ and $R$ routes. If one route is inherently shorter (in this case, the $R$ route), the routing software or designer adds compensatory length to it using serpentine or \"trombone-style\" trace patterns. This technique ensures that $L_S \\approx L_R$, which in turn makes the delay difference $d = k(L_S - L_R)$ close to zero, providing the maximum possible margin against timing hazards.",
            "answer": "$$\\boxed{15.00}$$"
        },
        {
            "introduction": "Having explored the physical and timing nuances of an SR latch, the final step is to correctly represent this behavior in a Hardware Description Language (HDL). A common mistake for beginners is to model the latch's feedback with a single, self-referential equation, which fails to capture its bistable nature. This exercise challenges you to diagnose the fundamental flaw in such a model and understand why a physically faithful representation must mirror the cross-coupled two-gate structure that gives the latch its memory capability .",
            "id": "3679997",
            "problem": "An asynchronous Set-Reset latch built from cross-coupled logical NOR gates is to be modeled in a Hardware Description Language (HDL). A student proposes the single non-blocking assignment modeled by the equation $Q \\le \\overline{R \\lor Q}$ to capture the reset behavior with feedback. Using only the fundamental definition of a NOR gate output $Y = \\overline{A \\lor B}$, basic Boolean algebra, and the well-tested physical fact that logic gates have a finite propagation delay $t_p > 0$, determine whether the proposed modeling is logically and physically sound. If it is not, select the option that correctly diagnoses the error and provides a physically faithful replacement model that uses two signals with explicit delay, and justify the choice.\n\nA. The assignment $Q \\le \\overline{R \\lor Q}$ is logically sound; any potential feedback is benign. To make it synthesizable, use blocking assignment and remove delay, since delay is not needed for latches.\n\nB. The assignment $Q \\le \\overline{R \\lor Q}$ creates an algebraic combinational loop with a self-reference that has no Boolean fixed point for $R = 0$. A correct latch model uses two cross-coupled signals with explicit propagation delay: $Q(t + t_p) = \\overline{R(t) \\lor \\overline{Q}(t)}$ and $\\overline{Q}(t + t_p) = \\overline{S(t) \\lor Q(t)}$, where $S$ is the set input and $\\overline{Q}$ is the complement output.\n\nC. To avoid feedback, replace the latch by the combinational relation $Q = \\overline{R \\lor S}$ with no delay; this uses both inputs and therefore is sufficient.\n\nD. Keep a single self-referential equation but introduce delay, $Q(t + t_p) = \\overline{R(t) \\lor Q(t)}$, and use non-blocking assignment; the delay alone ensures correct latch behavior without requiring a second signal.\n\nE. Use two cross-coupled relations without delay, $Q(t) = \\overline{R(t) \\lor \\overline{Q}(t)}$ and $\\overline{Q}(t) = \\overline{S(t) \\lor Q(t)}$, because HDL simulators will resolve the algebraic loop by event ordering, and real hardware does not need explicit delay modeling.",
            "solution": "### Analysis of the Proposed Model\nThe proposed model is given by the HDL assignment modeled by the equation $Q \\le \\overline{R \\lor Q}$. In a simplified continuous-time model that accounts for gate delay $t_p$, this corresponds to the differential-difference equation $Q(t+t_p) = \\overline{R(t) \\lor Q(t)}$. To assess its logical soundness, we can analyze its steady-state behavior by looking for a Boolean fixed point, where the output $Q$ becomes stable. This requires solving the algebraic equation $Q = \\overline{R \\lor Q}$.\n\nLet's analyze this equation for the two possible states of the reset input $R$.\n\n1.  **Case $R = 1$ (Reset is active):**\n    The equation becomes $Q = \\overline{1 \\lor Q}$. Based on the properties of the logical OR operator, $1 \\lor Q$ is always $1$.\n    Thus, the equation simplifies to $Q = \\overline{1}$, which evaluates to $Q = 0$.\n    In this case, a unique, stable fixed point exists at $Q=0$. This correctly models the reset functionality of an SR latch: when $R$ is asserted, $Q$ is forced to $0$.\n\n2.  **Case $R = 0$ (Reset is inactive):**\n    The equation becomes $Q = \\overline{0 \\lor Q}$.\n    This simplifies to the equation $Q = \\overline{Q}$.\n    This is a fundamental contradiction in Boolean algebra. A variable cannot be equal to its own complement. There is no Boolean fixed point or stable state.\n\n    From a physical perspective, incorporating the finite propagation delay $t_p > 0$ gives the relation $Q(t+t_p) = \\overline{Q(t)}$. If the output $Q$ is $0$ at time $t$, it will become $1$ at time $t+t_p$. Then, it will become $0$ again at time $t+2t_p$, and so on. The circuit will oscillate with a period of $2t_p$.\n\n**Conclusion:** The proposed model is **logically and physically unsound**. While it correctly captures the reset action when $R=1$, it fails to model the essential property of a latch: the ability to *hold* a state when inputs are inactive ($R=0$). Instead of being bistable (having two stable states), the model describes a circuit that becomes an oscillator (astable) when $R=0$. This is due to the direct self-referential negative feedback, which constitutes a combinational loop that cannot be resolved to a stable state.\n\n### Analysis of a Physically Faithful Model\nAn SR latch is constructed from two *cross-coupled* NOR gates. This requires two signals, typically $Q$ and $\\overline{Q}$, that feed into each other.\n- Gate 1 (producing $Q$): $Q$ is the output of a NOR gate with inputs $R$ and $\\overline{Q}$.\n- Gate 2 (producing $\\overline{Q}$): $\\overline{Q}$ is the output of a NOR gate with inputs $S$ and $Q$.\n\nTo be physically faithful, the model must incorporate the propagation delay $t_p$. This leads to the following system of equations:\n1.  $Q(t + t_p) = \\overline{R(t) \\lor \\overline{Q}(t)}$\n2.  $\\overline{Q}(t + t_p) = \\overline{S(t) \\lor Q(t)}$\n\nThis two-equation system correctly models the bistable nature of the latch. For instance, in the hold state ($S=0, R=0$), the system becomes:\n1.  $Q(t + t_p) = \\overline{\\overline{Q}(t)}$\n2.  $\\overline{Q}(t + t_p) = \\overline{Q(t)}$\nThis system has two stable fixed points: $(Q=1, \\overline{Q}=0)$ and $(Q=0, \\overline{Q}=1)$, which represent the stored bit. The student's single-equation model fails precisely because it lacks this cross-coupled structure.\n\n### Option-by-Option Evaluation\n\n**A. The assignment $Q \\le \\overline{R \\lor Q}$ is logically sound; any potential feedback is benign. To make it synthesizable, use blocking assignment and remove delay, since delay is not needed for latches.**\nAs demonstrated, the assignment is *not* logically sound, leading to the contradiction $Q = \\overline{Q}$ when $R=0$. The feedback is not benign; it causes oscillation. The claim that delay is not needed for latches is fundamentally incorrect; the state-holding property of a physical latch is a direct consequence of finite propagation delay in the feedback loop.\n**Verdict: Incorrect.**\n\n**B. The assignment $Q \\le \\overline{R \\lor Q}$ creates an algebraic combinational loop with a self-reference that has no Boolean fixed point for $R = 0$. A correct latch model uses two cross-coupled signals with explicit propagation delay: $Q(t + t_p) = \\overline{R(t) \\lor \\overline{Q}(t)}$ and $\\overline{Q}(t + t_p) = \\overline{S(t) \\lor Q(t)}$, where $S$ is the set input and $\\overline{Q}$ is the complement output.**\nThis option correctly identifies the flaw: the self-referencing loop has no fixed point for $R=0$. It also provides the standard, physically faithful model of a NOR SR latch using two cross-coupled equations that explicitly account for propagation delay $t_p$. This diagnosis and proposed solution are fully consistent with our derivation.\n**Verdict: Correct.**\n\n**C. To avoid feedback, replace the latch by the combinational relation $Q = \\overline{R \\lor S}$ with no delay; this uses both inputs and therefore is sufficient.**\nA latch is, by definition, a circuit with feedback used for memory. Avoiding feedback would make it a combinational circuit, not a latch. The proposed equation $Q = \\overline{R \\lor S}$ describes a single NOR gate, which has no memory capability. For $S=0, R=0$, the output $Q$ is always $1$, it cannot hold a $0$ state.\n**Verdict: Incorrect.**\n\n**D. Keep a single self-referential equation but introduce delay, $Q(t + t_p) = \\overline{R(t) \\lor Q(t)}$, and use non-blocking assignment; the delay alone ensures correct latch behavior without requiring a second signal.**\nIntroducing delay to the student's equation, $Q(t + t_p) = \\overline{R(t) \\lor Q(t)}$, does not fix the fundamental problem. As shown in the analysis, for $R=0$, this equation becomes $Q(t + t_p) = \\overline{Q(t)}$ which describes an oscillator, not a stable memory element. Delay alone is insufficient; the cross-coupled structure with a second signal is necessary for bistability.\n**Verdict: Incorrect.**\n\n**E. Use two cross-coupled relations without delay, $Q(t) = \\overline{R(t) \\lor \\overline{Q}(t)}$ and $\\overline{Q}(t) = \\overline{S(t) \\lor Q(t)}$, because HDL simulators will resolve the algebraic loop by event ordering, and real hardware does not need explicit delay modeling.**\nThis option correctly identifies the two-equation structure but makes a critical conceptual error. The statement \"real hardware does not need explicit delay modeling\" is false and inverts the causal relationship. Real hardware *works because it has inherent physical delay*. A physically faithful *model* must account for this delay to explain the circuit's behavior. Relying on simulator-specific event ordering for zero-delay loops is poor modeling practice and fails to capture the physical principle that makes the latch function. The problem asks for a *physically faithful* model, which this is not.\n**Verdict: Incorrect.**",
            "answer": "$$\\boxed{B}$$"
        }
    ]
}