Analysis & Synthesis report for audio_record
Fri Jan 18 15:09:53 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 17. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 18. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 38. Parameter Settings for User Entity Instance: Top-level Entity: |audio_record
 39. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl
 41. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config
 42. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri
 43. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg
 44. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive
 45. Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send
 46. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 47. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 48. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 49. Parameter Settings for User Entity Instance: record_ctrl:u_record_ctrl
 50. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 51. altpll Parameter Settings by Entity Instance
 52. dcfifo Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "sdram_top:u_sdram_top"
 54. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
 55. Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
 56. Port Connectivity Checks: "key_debounce:u_key_debounce"
 57. SignalTap II Logic Analyzer Settings
 58. Elapsed Time Per Partition
 59. Connections to In-System Debugging Instance "auto_signaltap_0"
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 18 15:09:53 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; audio_record                                ;
; Top-level Entity Name              ; audio_record                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,553                                       ;
;     Total combinational functions  ; 1,506                                       ;
;     Dedicated logic registers      ; 1,886                                       ;
; Total registers                    ; 1886                                        ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 307,200                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; audio_record       ; audio_record       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../rtl/sdram/wrfifo.v            ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/wrfifo.v            ;         ;
; ../rtl/sdram/sdram_top.v         ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_top.v         ;         ;
; ../rtl/sdram/sdram_para.v        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_para.v        ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_fifo_ctrl.v   ;         ;
; ../rtl/sdram/sdram_data.v        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_data.v        ;         ;
; ../rtl/sdram/sdram_ctrl.v        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_ctrl.v        ;         ;
; ../rtl/sdram/sdram_controller.v  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_controller.v  ;         ;
; ../rtl/sdram/sdram_cmd.v         ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/sdram_cmd.v         ;         ;
; ../rtl/sdram/rdfifo.v            ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/rdfifo.v            ;         ;
; ../rtl/wm8978_ctrl.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978_ctrl.v             ;         ;
; ../rtl/record_ctrl.v             ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/record_ctrl.v             ;         ;
; ../rtl/key_debounce4.v           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/key_debounce4.v           ;         ;
; ../rtl/audio_record.v            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/audio_record.v            ;         ;
; ../rtl/wm8978/wm8978_config.v    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978/wm8978_config.v    ;         ;
; ../rtl/wm8978/i2c_reg_cfg.v      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978/i2c_reg_cfg.v      ;         ;
; ../rtl/wm8978/i2c_dri.v          ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978/i2c_dri.v          ;         ;
; ../rtl/wm8978/audio_send.v       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978/audio_send.v       ;         ;
; ../rtl/wm8978/audio_receive.v    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/28_audio_record/rtl/wm8978/audio_receive.v    ;         ;
; ipcore/pll_clk.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/28_audio_record/par/ipcore/pll_clk.v          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/pll_clk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/pll_clk_altpll.v       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                    ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc             ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                  ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                   ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc             ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc           ;         ;
; db/dcfifo_nnl1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/dcfifo_nnl1.tdf        ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/a_gray2bin_7ib.tdf     ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/a_graycounter_677.tdf  ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/a_graycounter_2lc.tdf  ;         ;
; db/altsyncram_em31.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/altsyncram_em31.tdf    ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/dffpipe_pe9.tdf        ;         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/alt_synch_pipe_vd8.tdf ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/dffpipe_qe9.tdf        ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cmpr_c66.tdf           ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cmpr_b66.tdf           ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/mux_j28.tdf            ;         ;
; db/dcfifo_aol1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/dcfifo_aol1.tdf        ;         ;
; db/alt_synch_pipe_e98.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/alt_synch_pipe_e98.tdf ;         ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/alt_synch_pipe_0e8.tdf ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/dffpipe_re9.tdf        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd             ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd        ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd           ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                    ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                 ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd  ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; db/altsyncram_i124.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/altsyncram_i124.tdf    ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                  ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                   ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                   ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                  ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                  ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/mux_tsc.tdf            ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                    ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/decode_dvf.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf               ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                  ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc       ;         ;
; db/cntr_ogi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cntr_ogi.tdf           ;         ;
; db/cmpr_tgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cmpr_tgc.tdf           ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cntr_m9j.tdf           ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cntr_ggi.tdf           ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cmpr_rgc.tdf           ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cntr_23j.tdf           ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/28_audio_record/par/db/cmpr_ngc.tdf           ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                   ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd              ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,553         ;
;                                             ;               ;
; Total combinational functions               ; 1506          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 666           ;
;     -- 3 input functions                    ; 385           ;
;     -- <=2 input functions                  ; 455           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1205          ;
;     -- arithmetic mode                      ; 301           ;
;                                             ;               ;
; Total registers                             ; 1886          ;
;     -- Dedicated logic registers            ; 1886          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 52            ;
; Total memory bits                           ; 307200        ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 808           ;
; Total fan-out                               ; 13689         ;
; Average fan-out                             ; 3.78          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |audio_record                                                                                           ; 1506 (2)          ; 1886 (0)     ; 307200      ; 0            ; 0       ; 0         ; 52   ; 0            ; |audio_record                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |key_debounce:u_key_debounce|                                                                        ; 54 (54)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|key_debounce:u_key_debounce                                                                                                                                                                                                                                                                                                          ; work         ;
;    |pll_clk:u_pll_clk|                                                                                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|pll_clk:u_pll_clk                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |pll_clk_altpll:auto_generated|                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |record_ctrl:u_record_ctrl|                                                                          ; 119 (119)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|record_ctrl:u_record_ctrl                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sdram_top:u_sdram_top|                                                                              ; 447 (0)           ; 340 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|                                                             ; 173 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 61 (61)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 109 (109)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                                                                      ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 274 (48)          ; 238 (42)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                                                                              ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|                                                             ; 113 (15)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                ; work         ;
;                      |dffpipe_re9:dffpipe4|                                                             ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                                                                                                                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                             ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:ws_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;          |wrfifo:u_wrfifo|                                                                              ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|                                                             ; 113 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                                                         ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|                                                          ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                ; work         ;
;                      |dffpipe_qe9:dffpipe11|                                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                                                                                                                                          ; work         ;
;                   |altsyncram_em31:fifo_ram|                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                                                  ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                                                                              ; work         ;
;                   |dffpipe_pe9:rs_brp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 576 (1)           ; 1174 (134)   ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 575 (0)           ; 1040 (0)     ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 575 (88)          ; 1040 (352)   ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_i124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 274432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 158 (1)           ; 351 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 134 (0)           ; 335 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 201 (201)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 134 (0)           ; 134 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 23 (23)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 159 (11)          ; 142 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_ogi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ogi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 67 (67)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |wm8978_ctrl:u_wm8978_ctrl|                                                                          ; 185 (0)           ; 129 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl                                                                                                                                                                                                                                                                                                            ; work         ;
;       |audio_receive:u_audio_receive|                                                                   ; 39 (39)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive                                                                                                                                                                                                                                                                              ; work         ;
;       |audio_send:u_audio_send|                                                                         ; 11 (11)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send                                                                                                                                                                                                                                                                                    ; work         ;
;       |wm8978_config:u_wm8978_config|                                                                   ; 135 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config                                                                                                                                                                                                                                                                              ; work         ;
;          |i2c_dri:u_i2c_dri|                                                                            ; 84 (84)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                            ; work         ;
;          |i2c_reg_cfg:u_i2c_reg_cfg|                                                                    ; 51 (51)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg                                                                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 67           ; 4096         ; 67           ; 274432 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |audio_record|pll_clk:u_pll_clk                                                       ; C:/Users/Administrator/Desktop/28_audio_record/par/ipcore/pll_clk.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/rdfifo.v   ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo ; C:/Users/Administrator/Desktop/28_audio_record/rtl/sdram/wrfifo.v   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state                                                                                  ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|wl[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15]                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; record_ctrl:u_record_ctrl|dac_data[16..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|wr_flag                                                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7..15]                                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                      ;
; record_ctrl:u_record_ctrl|tx_dy0                                                                                                                          ; Merged with record_ctrl:u_record_ctrl|rx_dy0                                                              ;
; record_ctrl:u_record_ctrl|tx_dy1                                                                                                                          ; Merged with record_ctrl:u_record_ctrl|rx_dy1                                                              ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[3]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[3]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[2]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[2]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[1]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[1]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[0]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[0]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[4]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_cnt[5]                                                                                               ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[5]                             ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|tx_done                                                                                                 ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_done                               ;
; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|aud_lrc_d0                                                                                              ; Merged with wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|aud_lrc_d0                            ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; record_ctrl:u_record_ctrl|time_cnt[23]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                            ; Merged with wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16 ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_addr16                                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; Total Number of Removed Registers = 83                                                                                                                    ;                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[15] ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|addr_t[7] ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[31]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[31]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[30]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[30]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[29]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[29]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[28]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[28]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[27]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[27]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[26]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[26]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[25]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[25]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[24]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[24]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[23]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[23]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[22]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[22]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[21]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[21]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[20]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[20]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[19]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[19]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[18]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[18]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[17]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[17]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
; record_ctrl:u_record_ctrl|dac_data[16]                                                         ; Stuck at GND              ; wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send|dac_data_t[16]                    ;
;                                                                                                ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1886  ;
; Number of registers using Synchronous Clear  ; 166   ;
; Number of registers using Synchronous Load   ; 104   ;
; Number of registers using Asynchronous Clear ; 1075  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 910   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|scl                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                  ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                 ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                 ; 1       ;
; key_debounce:u_key_debounce|key_value[2]                                                                                                                                       ; 4       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|dri_clk                                                                                              ; 62      ;
; key_debounce:u_key_debounce|key_reg[0]                                                                                                                                         ; 1       ;
; key_debounce:u_key_debounce|key_reg[1]                                                                                                                                         ; 1       ;
; key_debounce:u_key_debounce|key_reg[2]                                                                                                                                         ; 1       ;
; key_debounce:u_key_debounce|key_reg[3]                                                                                                                                         ; 1       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_out                                                                                              ; 7       ;
; wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|sda_dir                                                                                              ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0              ; 8       ;
; key_debounce:u_key_debounce|key_value[1]                                                                                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                               ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0              ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 58                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |audio_record|record_ctrl:u_record_ctrl|wr_cnt[9]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|start_init_cnt[2]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |audio_record|record_ctrl:u_record_ctrl|rd_cnt[2]                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive|rx_cnt[4]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |audio_record|key_debounce:u_key_debounce|delay_cnt[16]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |audio_record|record_ctrl:u_record_ctrl|dac_data[1]                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]       ;
; 32:1               ; 15 bits   ; 315 LEs       ; 225 LEs              ; 90 LEs                 ; Yes        ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg|i2c_data[4]         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |audio_record|wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri|cnt[1]                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]        ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]           ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |audio_record|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |audio_record|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |audio_record ;
+----------------+--------------------------+----------------------------------+
; Parameter Name ; Value                    ; Type                             ;
+----------------+--------------------------+----------------------------------+
; TIME_RECORD    ; 010101111110010000000000 ; Unsigned Binary                  ;
+----------------+--------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 6                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 25                        ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config ;
+----------------+----------------------------+--------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                   ;
+----------------+----------------------------+--------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                        ;
; WL             ; 010000                     ; Unsigned Binary                                        ;
; BIT_CTRL       ; 0                          ; Unsigned Binary                                        ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                        ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                        ;
+----------------+----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                     ;
+----------------+----------------------------+--------------------------------------------------------------------------+
; SLAVE_ADDR     ; 0011010                    ; Unsigned Binary                                                          ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                                          ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary                                                          ;
+----------------+----------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                                                      ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send ;
+----------------+--------+----------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                 ;
+----------------+--------+----------------------------------------------------------------------+
; WL             ; 010000 ; Unsigned Binary                                                      ;
+----------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: record_ctrl:u_record_ctrl ;
+----------------+--------------------------+----------------------------+
; Parameter Name ; Value                    ; Type                       ;
+----------------+--------------------------+----------------------------+
; TIME_RECORD    ; 010101111110010000000000 ; Unsigned Binary            ;
+----------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 67                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 67                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 20149                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 42901                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 227                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"     ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[18..13] ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[12..11] ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[9..0]   ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[23]     ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[22]     ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[21]     ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[20]     ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[19]     ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[10]     ; Input ; Info     ; Stuck at VCC ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[18..13] ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[12..11] ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[9..0]   ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[23]     ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[22]     ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[21]     ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[20]     ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[19]     ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[10]     ; Input ; Info     ; Stuck at VCC ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; i2c_addr   ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "i2c_addr[15..8]" will be connected to GND. ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_debounce:u_key_debounce"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; key_flag     ; Output ; Info     ; Explicitly unconnected                                                              ;
; key_value[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; key_value[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 67                  ; 67               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                               ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                  ; Details ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------+---------+
; record_ctrl:u_record_ctrl|pos_rx             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|pos_rx~0                 ; N/A     ;
; record_ctrl:u_record_ctrl|pos_rx             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|pos_rx~0                 ; N/A     ;
; record_ctrl:u_record_ctrl|record_key         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; key_debounce:u_key_debounce|key_value[2]~_wirecell ; N/A     ;
; record_ctrl:u_record_ctrl|record_key         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; key_debounce:u_key_debounce|key_value[2]~_wirecell ; N/A     ;
; record_ctrl:u_record_ctrl|sdram_init_done_d1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|sdram_init_done_d1       ; N/A     ;
; record_ctrl:u_record_ctrl|sdram_init_done_d1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|sdram_init_done_d1       ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[0]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[0]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[10]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[10]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[11]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[11]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[12]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[12]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[13]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[13]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[14]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[14]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[15]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[15]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[16]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[16]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[17]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[17]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[18]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[18]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[19]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[19]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[1]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[1]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[20]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[20]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[21]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[21]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[22]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[22]             ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[2]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[2]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[3]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[3]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[4]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[4]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[5]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[5]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[6]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[6]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[7]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[7]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[8]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[8]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[9]              ; N/A     ;
; record_ctrl:u_record_ctrl|time_cnt[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|time_cnt[9]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[0]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[0]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[10]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[10]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[11]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[11]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[12]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[12]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[13]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[13]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[14]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[14]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[15]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[15]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[16]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[16]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[16]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[17]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[17]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[17]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[18]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[18]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[18]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[19]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[19]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[19]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[1]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[1]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[20]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[20]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[20]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[21]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[21]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[21]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[22]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[22]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[22]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[23]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[23]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[23]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[2]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[2]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[3]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[3]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[4]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[4]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[5]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[5]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[6]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[6]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[7]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[7]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[8]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[8]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[9]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_cnt[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_cnt[9]                ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[0]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[0]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[10]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[10]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[11]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[11]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[12]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[12]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[13]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[13]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[14]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[14]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[15]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[15]              ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[1]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[1]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[2]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[2]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[3]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[3]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[4]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[4]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[5]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[5]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[6]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[6]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[7]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[7]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[8]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[8]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[9]               ; N/A     ;
; record_ctrl:u_record_ctrl|wr_data[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; record_ctrl:u_record_ctrl|wr_data[9]               ; N/A     ;
; sys_clk                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_clk                                            ; N/A     ;
+----------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 18 15:09:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_record -c audio_record
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978_ctrl.v
    Info (12023): Found entity 1: wm8978_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/record_ctrl.v
    Info (12023): Found entity 1: record_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/key_debounce4.v
    Info (12023): Found entity 1: key_debounce
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/audio_record.v
    Info (12023): Found entity 1: audio_record
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978/wm8978_config.v
    Info (12023): Found entity 1: wm8978_config
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978/i2c_reg_cfg.v
    Info (12023): Found entity 1: i2c_reg_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978/audio_send.v
    Info (12023): Found entity 1: audio_send
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/desktop/28_audio_record/rtl/wm8978/audio_receive.v
    Info (12023): Found entity 1: audio_receive
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12127): Elaborating entity "audio_record" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "6"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:u_key_debounce"
Info (12128): Elaborating entity "wm8978_ctrl" for hierarchy "wm8978_ctrl:u_wm8978_ctrl"
Info (12128): Elaborating entity "wm8978_config" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "i2c_reg_cfg" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|wm8978_config:u_wm8978_config|i2c_reg_cfg:u_i2c_reg_cfg"
Info (12128): Elaborating entity "audio_receive" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_receive:u_audio_receive"
Info (12128): Elaborating entity "audio_send" for hierarchy "wm8978_ctrl:u_wm8978_ctrl|audio_send:u_audio_send"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "record_ctrl" for hierarchy "record_ctrl:u_record_ctrl"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i124.tdf
    Info (12023): Found entity 1: altsyncram_i124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/28_audio_record/par/output_files/audio_record.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 135 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2750 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2593 logic cells
    Info (21064): Implemented 99 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 576 megabytes
    Info: Processing ended: Fri Jan 18 15:09:53 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/28_audio_record/par/output_files/audio_record.map.smsg.


