# Module verik

Verik is a DSL embedded in Kotlin that compiles transparently to SystemVerilog. It aims to improve the syntax and
environment support for SystemVerilog while maintaing its core semantics in order to bring modern software tools and
methodologies to hardware design.

# Package verik.base

Base types and functions.

# Package verik.collections

Collection types and functions.

# Package verik.data

Data types and functions.

# Package verik.rconf

Runtime configuration types and functions.
