cocci_test_suite() {
	struct scatterlist cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 913 */;
	uint8_t *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 903 */;
	unsigned int *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 800 */;
	int *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 799 */;
	u8 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 773 */;
	bool *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 761 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 760 */;
	u8 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 734 */[4];
	const u8 *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 711 */;
	u16 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 652 */;
	const u16 *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 596 */;
	const u16 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 558 */[];
	struct sunxi_nand_chip_sel *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 410 */;
	struct scatterlist *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 398 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 397 */;
	dma_cookie_t cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 353 */;
	enum dma_transfer_direction cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 352 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 351 */;
	const void *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 346 */;
	irqreturn_t cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 257 */;
	struct sunxi_nfc cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 254 */;
	struct nand_controller *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 252 */;
	struct sunxi_nfc {
		struct nand_controller controller;
		struct device *dev;
		void __iomem *regs;
		struct clk *ahb_clk;
		struct clk *mod_clk;
		struct reset_control *reset;
		unsigned long assigned_cs;
		unsigned long clk_rate;
		struct list_head chips;
		struct completion complete;
		struct dma_chan *dmac;
		const struct sunxi_nfc_caps *caps;
	} cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 237 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2209 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2196 */[];
	const struct sunxi_nfc_caps cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2185 */;
	struct sunxi_nfc_caps {
		bool extra_mbus_conf;
		unsigned int reg_io_data;
		unsigned int dma_maxburst;
	} cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 215 */;
	struct dma_slave_config cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2128 */;
	struct resource *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2055 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2052 */;
	struct sunxi_nand_chip cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2044 */;
	void cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 2038 */;
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1930 */;
	struct sunxi_nand_chip *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1929 */;
	struct sunxi_nfc *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1926 */;
	struct device *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1926 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1920 */;
	struct sunxi_nand_chip {
		struct list_head node;
		struct nand_chip nand;
		unsigned long clk_rate;
		u32 timing_cfg;
		u32 timing_ctl;
		int nsels;
		struct sunxi_nand_chip_sel sels[0];
	} cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 191 */;
	const struct nand_op_parser *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1908 */;
	bool cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1905 */;
	const struct nand_operation *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1905 */;
	const struct nand_op_parser cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1889 */;
	const struct nand_op_instr *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1781 */;
	void *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1777 */;
	unsigned int cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1776 */;
	const struct nand_subop *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1772 */;
	struct sunxi_nand_hw_ecc {
		int mode;
	} cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 176 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1736 */;
	struct nand_ecc_ctrl *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1735 */;
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1733 */;
	struct sunxi_nand_chip_sel {
		u8 cs;
		s8 rb;
	} cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 166 */;
	struct sunxi_nand_hw_ecc *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1612 */;
	const u8 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1609 */[];
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1595 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1550 */;
	long cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1387 */;
	s32 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1386 */;
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1384 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1380 */;
	u32 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1361 */;
	const s32 *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1361 */;
	int cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1361 */;
	const s32 cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1359 */[];
	const uint8_t *cocci_id/* drivers/mtd/nand/raw/sunxi_nand.c 1202 */;
}
