Rules
=====

The rules are divided into catagories depending on the part of the VHDL code being operated on.

.. toctree::
   :maxdepth: 2

   after_rules.rst
   architecture_rules.rst
   assert_rules.rst
   attribute_rules.rst
   attribute_declaration_rules.rst
   attribute_specification_rules.rst
   block_rules.rst
   block_comment_rules.rst
   case_rules.rst
   comment_rules.rst
   component_rules.rst
   concurrent_rules.rst
   constant_rules.rst
   context_rules.rst
   context_reference_rules.rst
   entity_rules.rst
   entity_specification_rules.rst
   exit_statement_rules.rst
   file_rules.rst
   for_loop_rules.rst
   function_rules.rst
   generate_rules.rst
   generic_rules.rst
   generic_map_rules.rst
   if_rules.rst
   instantiation_rules.rst
   length_rules.rst
   library_rules.rst
   loop_statement_rules.rst
   package_rules.rst
   package_body_rules.rst
   port_rules.rst
   port_map_rules.rst
   procedure_rules.rst
   procedure_call_rules.rst
   process_rules.rst
   range_rules.rst
   sequential_rules.rst
   signal_rules.rst
   source_file.rst
   subprogram_body_rules.rst
   subtype_rules.rst
   type_rules.rst
   variable_rules.rst
   variable_assignment_rules.rst
   wait_rules.rst
   when_rules.rst
   while_loop_rules.rst
   whitespace_rules.rst
   with_rules.rst
