// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qrf_top_Loop_1_proc3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        Qi_M_real_address0,
        Qi_M_real_ce0,
        Qi_M_real_we0,
        Qi_M_real_d0,
        Qi_M_real_q0,
        Qi_M_real_address1,
        Qi_M_real_ce1,
        Qi_M_real_we1,
        Qi_M_real_d1,
        Qi_M_real_q1,
        Qi_M_imag_address0,
        Qi_M_imag_ce0,
        Qi_M_imag_we0,
        Qi_M_imag_d0,
        Qi_M_imag_q0,
        Qi_M_imag_address1,
        Qi_M_imag_ce1,
        Qi_M_imag_we1,
        Qi_M_imag_d1,
        Qi_M_imag_q1,
        Ri_M_real_address0,
        Ri_M_real_ce0,
        Ri_M_real_we0,
        Ri_M_real_d0,
        Ri_M_real_q0,
        Ri_M_real_address1,
        Ri_M_real_ce1,
        Ri_M_real_we1,
        Ri_M_real_d1,
        Ri_M_real_q1,
        Ri_M_imag_address0,
        Ri_M_imag_ce0,
        Ri_M_imag_we0,
        Ri_M_imag_d0,
        Ri_M_imag_q0,
        Ri_M_imag_address1,
        Ri_M_imag_ce1,
        Ri_M_imag_we1,
        Ri_M_imag_d1,
        Ri_M_imag_q1,
        A_M_real_address0,
        A_M_real_ce0,
        A_M_real_q0,
        A_M_imag_address0,
        A_M_imag_ce0,
        A_M_imag_q0
);

parameter    ap_ST_fsm_state1 = 115'd1;
parameter    ap_ST_fsm_state2 = 115'd2;
parameter    ap_ST_fsm_state3 = 115'd4;
parameter    ap_ST_fsm_state4 = 115'd8;
parameter    ap_ST_fsm_state5 = 115'd16;
parameter    ap_ST_fsm_state6 = 115'd32;
parameter    ap_ST_fsm_state7 = 115'd64;
parameter    ap_ST_fsm_state8 = 115'd128;
parameter    ap_ST_fsm_pp1_stage0 = 115'd256;
parameter    ap_ST_fsm_state11 = 115'd512;
parameter    ap_ST_fsm_state12 = 115'd1024;
parameter    ap_ST_fsm_state13 = 115'd2048;
parameter    ap_ST_fsm_state14 = 115'd4096;
parameter    ap_ST_fsm_state15 = 115'd8192;
parameter    ap_ST_fsm_state16 = 115'd16384;
parameter    ap_ST_fsm_state17 = 115'd32768;
parameter    ap_ST_fsm_state18 = 115'd65536;
parameter    ap_ST_fsm_state19 = 115'd131072;
parameter    ap_ST_fsm_state20 = 115'd262144;
parameter    ap_ST_fsm_state21 = 115'd524288;
parameter    ap_ST_fsm_state22 = 115'd1048576;
parameter    ap_ST_fsm_state23 = 115'd2097152;
parameter    ap_ST_fsm_state24 = 115'd4194304;
parameter    ap_ST_fsm_state25 = 115'd8388608;
parameter    ap_ST_fsm_state26 = 115'd16777216;
parameter    ap_ST_fsm_state27 = 115'd33554432;
parameter    ap_ST_fsm_state28 = 115'd67108864;
parameter    ap_ST_fsm_state29 = 115'd134217728;
parameter    ap_ST_fsm_state30 = 115'd268435456;
parameter    ap_ST_fsm_state31 = 115'd536870912;
parameter    ap_ST_fsm_state32 = 115'd1073741824;
parameter    ap_ST_fsm_state33 = 115'd2147483648;
parameter    ap_ST_fsm_state34 = 115'd4294967296;
parameter    ap_ST_fsm_state35 = 115'd8589934592;
parameter    ap_ST_fsm_state36 = 115'd17179869184;
parameter    ap_ST_fsm_state37 = 115'd34359738368;
parameter    ap_ST_fsm_state38 = 115'd68719476736;
parameter    ap_ST_fsm_state39 = 115'd137438953472;
parameter    ap_ST_fsm_state40 = 115'd274877906944;
parameter    ap_ST_fsm_state41 = 115'd549755813888;
parameter    ap_ST_fsm_state42 = 115'd1099511627776;
parameter    ap_ST_fsm_state43 = 115'd2199023255552;
parameter    ap_ST_fsm_state44 = 115'd4398046511104;
parameter    ap_ST_fsm_state45 = 115'd8796093022208;
parameter    ap_ST_fsm_state46 = 115'd17592186044416;
parameter    ap_ST_fsm_state47 = 115'd35184372088832;
parameter    ap_ST_fsm_state48 = 115'd70368744177664;
parameter    ap_ST_fsm_state49 = 115'd140737488355328;
parameter    ap_ST_fsm_state50 = 115'd281474976710656;
parameter    ap_ST_fsm_state51 = 115'd562949953421312;
parameter    ap_ST_fsm_state52 = 115'd1125899906842624;
parameter    ap_ST_fsm_state53 = 115'd2251799813685248;
parameter    ap_ST_fsm_state54 = 115'd4503599627370496;
parameter    ap_ST_fsm_state55 = 115'd9007199254740992;
parameter    ap_ST_fsm_state56 = 115'd18014398509481984;
parameter    ap_ST_fsm_state57 = 115'd36028797018963968;
parameter    ap_ST_fsm_state58 = 115'd72057594037927936;
parameter    ap_ST_fsm_state59 = 115'd144115188075855872;
parameter    ap_ST_fsm_state60 = 115'd288230376151711744;
parameter    ap_ST_fsm_state61 = 115'd576460752303423488;
parameter    ap_ST_fsm_state62 = 115'd1152921504606846976;
parameter    ap_ST_fsm_state63 = 115'd2305843009213693952;
parameter    ap_ST_fsm_state64 = 115'd4611686018427387904;
parameter    ap_ST_fsm_state65 = 115'd9223372036854775808;
parameter    ap_ST_fsm_state66 = 115'd18446744073709551616;
parameter    ap_ST_fsm_state67 = 115'd36893488147419103232;
parameter    ap_ST_fsm_state68 = 115'd73786976294838206464;
parameter    ap_ST_fsm_state69 = 115'd147573952589676412928;
parameter    ap_ST_fsm_state70 = 115'd295147905179352825856;
parameter    ap_ST_fsm_state71 = 115'd590295810358705651712;
parameter    ap_ST_fsm_state72 = 115'd1180591620717411303424;
parameter    ap_ST_fsm_state73 = 115'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 115'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 115'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 115'd18889465931478580854784;
parameter    ap_ST_fsm_state77 = 115'd37778931862957161709568;
parameter    ap_ST_fsm_state78 = 115'd75557863725914323419136;
parameter    ap_ST_fsm_state79 = 115'd151115727451828646838272;
parameter    ap_ST_fsm_state80 = 115'd302231454903657293676544;
parameter    ap_ST_fsm_state81 = 115'd604462909807314587353088;
parameter    ap_ST_fsm_state82 = 115'd1208925819614629174706176;
parameter    ap_ST_fsm_state83 = 115'd2417851639229258349412352;
parameter    ap_ST_fsm_state84 = 115'd4835703278458516698824704;
parameter    ap_ST_fsm_state85 = 115'd9671406556917033397649408;
parameter    ap_ST_fsm_state86 = 115'd19342813113834066795298816;
parameter    ap_ST_fsm_state87 = 115'd38685626227668133590597632;
parameter    ap_ST_fsm_state88 = 115'd77371252455336267181195264;
parameter    ap_ST_fsm_state89 = 115'd154742504910672534362390528;
parameter    ap_ST_fsm_state90 = 115'd309485009821345068724781056;
parameter    ap_ST_fsm_state91 = 115'd618970019642690137449562112;
parameter    ap_ST_fsm_state92 = 115'd1237940039285380274899124224;
parameter    ap_ST_fsm_state93 = 115'd2475880078570760549798248448;
parameter    ap_ST_fsm_state94 = 115'd4951760157141521099596496896;
parameter    ap_ST_fsm_state95 = 115'd9903520314283042199192993792;
parameter    ap_ST_fsm_state96 = 115'd19807040628566084398385987584;
parameter    ap_ST_fsm_state97 = 115'd39614081257132168796771975168;
parameter    ap_ST_fsm_state98 = 115'd79228162514264337593543950336;
parameter    ap_ST_fsm_pp2_stage0 = 115'd158456325028528675187087900672;
parameter    ap_ST_fsm_pp2_stage1 = 115'd316912650057057350374175801344;
parameter    ap_ST_fsm_pp2_stage2 = 115'd633825300114114700748351602688;
parameter    ap_ST_fsm_pp2_stage3 = 115'd1267650600228229401496703205376;
parameter    ap_ST_fsm_pp2_stage4 = 115'd2535301200456458802993406410752;
parameter    ap_ST_fsm_pp2_stage5 = 115'd5070602400912917605986812821504;
parameter    ap_ST_fsm_pp2_stage6 = 115'd10141204801825835211973625643008;
parameter    ap_ST_fsm_pp2_stage7 = 115'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state117 = 115'd40564819207303340847894502572032;
parameter    ap_ST_fsm_pp3_stage0 = 115'd81129638414606681695789005144064;
parameter    ap_ST_fsm_pp3_stage1 = 115'd162259276829213363391578010288128;
parameter    ap_ST_fsm_pp3_stage2 = 115'd324518553658426726783156020576256;
parameter    ap_ST_fsm_pp3_stage3 = 115'd649037107316853453566312041152512;
parameter    ap_ST_fsm_pp3_stage4 = 115'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_pp3_stage5 = 115'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_pp3_stage6 = 115'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_pp3_stage7 = 115'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state136 = 115'd20769187434139310514121985316880384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] Qi_M_real_address0;
output   Qi_M_real_ce0;
output   Qi_M_real_we0;
output  [31:0] Qi_M_real_d0;
input  [31:0] Qi_M_real_q0;
output  [3:0] Qi_M_real_address1;
output   Qi_M_real_ce1;
output   Qi_M_real_we1;
output  [31:0] Qi_M_real_d1;
input  [31:0] Qi_M_real_q1;
output  [3:0] Qi_M_imag_address0;
output   Qi_M_imag_ce0;
output   Qi_M_imag_we0;
output  [31:0] Qi_M_imag_d0;
input  [31:0] Qi_M_imag_q0;
output  [3:0] Qi_M_imag_address1;
output   Qi_M_imag_ce1;
output   Qi_M_imag_we1;
output  [31:0] Qi_M_imag_d1;
input  [31:0] Qi_M_imag_q1;
output  [3:0] Ri_M_real_address0;
output   Ri_M_real_ce0;
output   Ri_M_real_we0;
output  [31:0] Ri_M_real_d0;
input  [31:0] Ri_M_real_q0;
output  [3:0] Ri_M_real_address1;
output   Ri_M_real_ce1;
output   Ri_M_real_we1;
output  [31:0] Ri_M_real_d1;
input  [31:0] Ri_M_real_q1;
output  [3:0] Ri_M_imag_address0;
output   Ri_M_imag_ce0;
output   Ri_M_imag_we0;
output  [31:0] Ri_M_imag_d0;
input  [31:0] Ri_M_imag_q0;
output  [3:0] Ri_M_imag_address1;
output   Ri_M_imag_ce1;
output   Ri_M_imag_we1;
output  [31:0] Ri_M_imag_d1;
input  [31:0] Ri_M_imag_q1;
output  [3:0] A_M_real_address0;
output   A_M_real_ce0;
input  [31:0] A_M_real_q0;
output  [3:0] A_M_imag_address0;
output   A_M_imag_ce0;
input  [31:0] A_M_imag_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] Qi_M_real_address0;
reg Qi_M_real_ce0;
reg Qi_M_real_we0;
reg[31:0] Qi_M_real_d0;
reg[3:0] Qi_M_real_address1;
reg Qi_M_real_ce1;
reg Qi_M_real_we1;
reg[31:0] Qi_M_real_d1;
reg[3:0] Qi_M_imag_address0;
reg Qi_M_imag_ce0;
reg Qi_M_imag_we0;
reg[3:0] Qi_M_imag_address1;
reg Qi_M_imag_ce1;
reg Qi_M_imag_we1;
reg[31:0] Qi_M_imag_d1;
reg[3:0] Ri_M_real_address0;
reg Ri_M_real_ce0;
reg Ri_M_real_we0;
reg[31:0] Ri_M_real_d0;
reg[3:0] Ri_M_real_address1;
reg Ri_M_real_ce1;
reg Ri_M_real_we1;
reg[31:0] Ri_M_real_d1;
reg[3:0] Ri_M_imag_address0;
reg Ri_M_imag_ce0;
reg Ri_M_imag_we0;
reg[31:0] Ri_M_imag_d0;
reg[3:0] Ri_M_imag_address1;
reg Ri_M_imag_ce1;
reg Ri_M_imag_we1;
reg[31:0] Ri_M_imag_d1;
reg A_M_real_ce0;
reg A_M_imag_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [114:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] c12_0_i_reg_421;
reg   [2:0] k_0_i_reg_645;
reg   [2:0] k13_0_i_reg_656;
reg   [31:0] reg_830;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state100_pp2_stage1_iter0;
wire    ap_block_state108_pp2_stage1_iter1;
wire    ap_block_state116_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] icmp_ln511_reg_2674;
reg   [0:0] icmp_ln513_reg_2683;
reg   [31:0] reg_837;
reg   [31:0] reg_844;
reg   [31:0] reg_853;
wire   [31:0] grp_fu_763_p2;
reg   [31:0] reg_862;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state65;
wire   [31:0] grp_fu_767_p2;
reg   [31:0] reg_868;
wire   [31:0] grp_fu_695_p2;
reg   [31:0] reg_874;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state101_pp2_stage2_iter0;
wire    ap_block_state109_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_state105_pp2_stage6_iter0;
wire    ap_block_state113_pp2_stage6_iter1;
wire    ap_block_pp2_stage6_11001;
wire    ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state120_pp3_stage2_iter0;
wire    ap_block_state128_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
reg   [0:0] icmp_ln519_reg_2716;
reg   [0:0] icmp_ln521_reg_2725;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state124_pp3_stage6_iter0;
wire    ap_block_state132_pp3_stage6_iter1;
wire    ap_block_pp3_stage6_11001;
wire   [31:0] grp_fu_699_p2;
reg   [31:0] reg_880;
wire   [31:0] grp_fu_703_p2;
reg   [31:0] reg_886;
wire   [31:0] grp_fu_667_p2;
reg   [31:0] reg_892;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state90;
wire   [31:0] grp_fu_671_p2;
reg   [31:0] reg_900;
wire    ap_CS_fsm_pp2_stage4;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state103_pp2_stage4_iter0;
wire    ap_block_state111_pp2_stage4_iter1;
wire    ap_block_pp2_stage4_11001;
reg   [0:0] icmp_ln513_reg_2683_pp2_iter1_reg;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_state99_pp2_stage0_iter0;
wire    ap_block_state107_pp2_stage0_iter1;
wire    ap_block_state115_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
wire    ap_CS_fsm_pp3_stage4;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state122_pp3_stage4_iter0;
wire    ap_block_state130_pp3_stage4_iter1;
wire    ap_block_pp3_stage4_11001;
reg   [0:0] icmp_ln521_reg_2725_pp3_iter1_reg;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter2;
wire    ap_block_state118_pp3_stage0_iter0;
wire    ap_block_state126_pp3_stage0_iter1;
wire    ap_block_state134_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
wire   [31:0] grp_fu_711_p2;
reg   [31:0] reg_912;
wire   [31:0] grp_fu_716_p2;
reg   [31:0] reg_917;
wire   [31:0] grp_fu_677_p2;
reg   [31:0] reg_922;
reg   [31:0] reg_927;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state102_pp2_stage3_iter0;
wire    ap_block_state110_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_state106_pp2_stage7_iter0;
wire    ap_block_state114_pp2_stage7_iter1;
wire    ap_block_pp2_stage7_11001;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state121_pp3_stage3_iter0;
wire    ap_block_state129_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state125_pp3_stage7_iter0;
wire    ap_block_state133_pp3_stage7_iter1;
wire    ap_block_pp3_stage7_11001;
reg   [31:0] reg_932;
reg   [31:0] reg_937;
reg   [31:0] reg_943;
reg   [31:0] reg_949;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state104_pp2_stage5_iter0;
wire    ap_block_state112_pp2_stage5_iter1;
wire    ap_block_pp2_stage5_11001;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_state123_pp3_stage5_iter0;
wire    ap_block_state131_pp3_stage5_iter1;
wire    ap_block_pp3_stage5_11001;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state119_pp3_stage1_iter0;
wire    ap_block_state127_pp3_stage1_iter1;
wire    ap_block_state135_pp3_stage1_iter2;
wire    ap_block_pp3_stage1_11001;
reg   [31:0] reg_955;
reg   [31:0] reg_961;
reg   [31:0] reg_966;
reg   [31:0] reg_971;
reg   [31:0] reg_976;
reg   [31:0] reg_981;
reg   [31:0] reg_986;
wire   [1:0] add_ln459_fu_991_p2;
reg   [1:0] add_ln459_reg_2216;
wire    ap_CS_fsm_state2;
wire   [1:0] add_ln459_1_fu_1011_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] add_ln460_fu_1029_p2;
reg   [1:0] add_ln460_reg_2232;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln460_1_fu_1049_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln471_fu_1067_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] r_fu_1073_p2;
reg   [2:0] r_reg_2252;
wire   [5:0] zext_ln1067_1_fu_1091_p1;
reg   [5:0] zext_ln1067_1_reg_2257;
reg   [3:0] Qi_M_real_addr_1_reg_2263;
reg   [3:0] Qi_M_imag_addr_1_reg_2268;
wire   [2:0] c_2_fu_1113_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln480_fu_1140_p2;
reg   [0:0] icmp_ln480_reg_2284;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [2:0] c_fu_1146_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] zext_ln482_1_fu_1161_p1;
reg   [63:0] zext_ln482_1_reg_2293;
wire   [3:0] add_ln486_fu_1183_p2;
reg   [3:0] add_ln486_reg_2312;
wire    ap_CS_fsm_state12;
wire   [1:0] select_ln486_fu_1195_p3;
reg   [1:0] select_ln486_reg_2317;
wire   [0:0] icmp_ln486_fu_1177_p2;
wire   [0:0] select_ln486_1_fu_1216_p3;
reg   [0:0] select_ln486_1_reg_2322;
wire   [2:0] zext_ln486_fu_1228_p1;
reg   [2:0] zext_ln486_reg_2326;
wire   [2:0] select_ln486_3_fu_1252_p3;
reg   [2:0] select_ln486_3_reg_2331;
wire   [2:0] select_ln486_4_fu_1270_p3;
reg   [2:0] select_ln486_4_reg_2336;
wire   [31:0] xor_ln486_fu_1282_p2;
reg   [31:0] xor_ln486_reg_2341;
wire   [2:0] zext_ln498_fu_1288_p1;
reg   [2:0] zext_ln498_reg_2346;
wire   [0:0] icmp_ln499_fu_1292_p2;
wire   [4:0] zext_ln503_fu_1306_p1;
reg   [4:0] zext_ln503_reg_2355;
reg   [3:0] Ri_M_real_addr_2_reg_2361;
reg   [3:0] Ri_M_imag_addr_2_reg_2367;
wire   [4:0] zext_ln503_2_fu_1330_p1;
reg   [4:0] zext_ln503_2_reg_2373;
reg   [3:0] Ri_M_real_addr_3_reg_2379;
reg   [3:0] Ri_M_imag_addr_3_reg_2384;
wire   [31:0] p_Val2_39_fu_1346_p1;
reg   [31:0] p_Val2_39_reg_2389;
wire   [31:0] d1_4_fu_1366_p1;
reg   [31:0] d1_4_reg_2394;
wire   [31:0] d2_5_fu_1395_p1;
reg   [31:0] d2_5_reg_2406;
wire   [31:0] largest_9_fu_1424_p1;
reg   [31:0] largest_9_reg_2419;
wire   [31:0] d3_7_fu_1453_p1;
reg   [31:0] d3_7_reg_2433;
wire   [0:0] or_ln179_fu_1492_p2;
reg   [0:0] or_ln179_reg_2445;
wire   [0:0] or_ln179_1_fu_1510_p2;
reg   [0:0] or_ln179_1_reg_2453;
wire   [0:0] or_ln179_2_fu_1538_p2;
reg   [0:0] or_ln179_2_reg_2461;
wire   [0:0] or_ln179_3_fu_1566_p2;
reg   [0:0] or_ln179_3_reg_2469;
wire   [31:0] largest_10_fu_1592_p1;
reg   [31:0] largest_10_reg_2477;
wire   [31:0] d3_fu_1618_p1;
reg   [31:0] d3_reg_2485;
wire   [0:0] or_ln189_fu_1645_p2;
reg   [0:0] or_ln189_reg_2493;
wire   [0:0] or_ln189_1_fu_1673_p2;
reg   [0:0] or_ln189_1_reg_2499;
wire   [0:0] and_ln179_1_fu_1715_p2;
reg   [0:0] and_ln179_1_reg_2505;
wire    ap_CS_fsm_state14;
wire   [0:0] and_ln184_7_fu_1811_p2;
reg   [0:0] and_ln184_7_reg_2511;
wire   [31:0] d3_5_fu_1817_p3;
reg   [31:0] d3_5_reg_2518;
wire   [31:0] largest_8_fu_1831_p3;
reg   [31:0] largest_8_reg_2523;
wire   [31:0] d1_3_fu_1844_p3;
wire    ap_CS_fsm_state15;
wire   [31:0] d2_4_fu_1856_p3;
wire   [31:0] d3_6_fu_1863_p3;
wire   [0:0] and_ln201_1_fu_1904_p2;
reg   [0:0] and_ln201_1_reg_2548;
wire   [31:0] grp_fu_771_p2;
reg   [31:0] x3_1_reg_2552;
wire   [31:0] grp_fu_820_p2;
reg   [31:0] tmp_i_i_reg_2558;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state41;
wire   [0:0] and_ln284_2_fu_1942_p2;
reg   [0:0] and_ln284_2_reg_2568;
wire    ap_CS_fsm_state42;
wire   [31:0] c_tmp_M_real_fu_1963_p1;
wire   [31:0] grp_fu_721_p2;
reg   [31:0] tmp_i_i1_reg_2577;
wire   [31:0] grp_fu_726_p2;
reg   [31:0] tmp_i_i2_reg_2582;
wire   [31:0] grp_fu_731_p2;
reg   [31:0] tmp_5_i_i2_reg_2587;
wire   [31:0] grp_fu_736_p2;
reg   [31:0] tmp_6_i_i2_reg_2592;
wire   [31:0] grp_fu_681_p2;
reg   [31:0] tmp_2_i_i2_reg_2597;
wire   [31:0] grp_fu_685_p2;
reg   [31:0] tmp_7_i_i2_reg_2602;
reg   [31:0] c_tmp_M_real_1_reg_2607;
wire    ap_CS_fsm_state55;
reg   [31:0] c_tmp_M_imag_reg_2612;
reg   [31:0] s_tmp_M_real_1_reg_2617;
wire   [31:0] grp_fu_775_p2;
reg   [31:0] complex_M_imag_writ_reg_2622;
wire   [0:0] and_ln189_fu_2037_p2;
reg   [0:0] and_ln189_reg_2627;
wire    ap_CS_fsm_state57;
wire   [31:0] largest_1_fu_2043_p3;
reg   [31:0] largest_1_reg_2632;
wire   [31:0] d3_1_fu_2050_p3;
wire    ap_CS_fsm_state58;
wire   [0:0] and_ln201_fu_2091_p2;
reg   [0:0] and_ln201_reg_2646;
reg   [31:0] tmp_i_i7_reg_2650;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state84;
wire   [0:0] and_ln306_fu_2107_p2;
reg   [0:0] and_ln306_reg_2660;
wire    ap_CS_fsm_state85;
reg   [31:0] s_tmp_M_real_reg_2664;
wire    ap_CS_fsm_state98;
reg   [31:0] complex_M_imag_writ_1_reg_2669;
wire   [0:0] icmp_ln511_fu_2113_p2;
wire   [2:0] k_fu_2119_p2;
reg   [2:0] k_reg_2678;
wire   [0:0] icmp_ln513_fu_2125_p2;
reg   [0:0] icmp_ln513_reg_2683_pp2_iter2_reg;
reg   [3:0] Ri_M_real_addr_4_reg_2687;
reg   [3:0] Ri_M_real_addr_4_reg_2687_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_5_reg_2693;
reg   [3:0] Ri_M_real_addr_5_reg_2693_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_5_reg_2693_pp2_iter2_reg;
reg   [3:0] Ri_M_imag_addr_4_reg_2699;
reg   [3:0] Ri_M_imag_addr_4_reg_2699_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_5_reg_2705;
reg   [3:0] Ri_M_imag_addr_5_reg_2705_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_5_reg_2705_pp2_iter2_reg;
wire   [31:0] add_ln521_1_fu_2164_p2;
reg   [31:0] add_ln521_1_reg_2711;
wire    ap_CS_fsm_state117;
wire   [0:0] icmp_ln519_fu_2169_p2;
wire   [2:0] k_1_fu_2175_p2;
reg   [2:0] k_1_reg_2720;
wire   [0:0] icmp_ln521_fu_2185_p2;
reg   [0:0] icmp_ln521_reg_2725_pp3_iter2_reg;
reg   [3:0] Qi_M_real_addr_3_reg_2729;
reg   [3:0] Qi_M_real_addr_3_reg_2729_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_4_reg_2735;
reg   [3:0] Qi_M_real_addr_4_reg_2735_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_4_reg_2735_pp3_iter2_reg;
reg   [3:0] Qi_M_imag_addr_3_reg_2740;
reg   [3:0] Qi_M_imag_addr_3_reg_2740_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_4_reg_2746;
reg   [3:0] Qi_M_imag_addr_4_reg_2746_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_4_reg_2746_pp3_iter2_reg;
reg   [31:0] p_t_real_2_reg_2751;
reg   [31:0] p_t_imag_2_reg_2756;
reg   [31:0] p_t_real_3_reg_2761;
reg   [31:0] p_t_imag_3_reg_2766;
wire   [1:0] grp_fu_825_p2;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state8;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state56;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state99;
wire    ap_block_pp2_stage7_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state118;
wire    ap_block_pp3_stage7_subdone;
wire    ap_block_pp3_stage1_subdone;
reg   [1:0] phi_ln459_reg_352;
reg    ap_block_state1;
wire   [0:0] icmp_ln459_fu_1017_p2;
wire   [0:0] icmp_ln459_1_fu_1023_p2;
reg   [1:0] phi_ln459_1_reg_364;
reg   [1:0] phi_ln460_reg_375;
wire   [0:0] icmp_ln460_fu_1055_p2;
wire   [0:0] icmp_ln460_1_fu_1061_p2;
reg   [1:0] phi_ln460_1_reg_387;
reg   [2:0] r_0_i_reg_398;
wire    ap_CS_fsm_state11;
reg   [2:0] c_0_i_reg_410;
wire   [0:0] icmp_ln472_fu_1107_p2;
reg   [3:0] indvar_flatten_reg_432;
reg   [2:0] j_0_i_reg_443;
reg   [1:0] i_0_i_reg_454;
reg   [31:0] sqrt_mag_a_mag_b_reg_465;
reg   [31:0] ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
reg   [31:0] tmp_M_real_1_reg_477;
reg   [31:0] ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;
reg   [31:0] tmp_M_imag_3_reg_486;
reg   [31:0] ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;
reg   [31:0] tmp_M_real_2_reg_497;
reg   [31:0] ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4;
reg   [31:0] s_tmp_M_imag_reg_508;
reg   [31:0] ap_phi_mux_tmp_M_real_phi_fu_523_p4;
reg   [31:0] tmp_M_real_reg_519;
reg   [31:0] ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4;
reg   [31:0] s_tmp_M_imag_2_reg_530;
reg   [31:0] mag_M_real_reg_632;
reg   [31:0] ap_phi_mux_p_f_assign_phi_fu_544_p4;
wire   [31:0] tmp_M_imag_2_fu_2022_p1;
reg   [31:0] p_r_M_imag_5_reg_552;
reg   [31:0] p_r_M_real_6_reg_563;
reg   [31:0] p_r_M_imag_3_reg_575;
wire   [31:0] tmp_M_imag_6_fu_1992_p1;
reg   [31:0] p_r_M_real_5_reg_586;
wire   [31:0] bitcast_ln444_1_fu_2007_p1;
reg   [31:0] p_r_M_real_3_reg_597;
reg   [31:0] p_r_M_imag_2_reg_609;
wire   [31:0] tmp_M_imag_4_fu_1977_p1;
reg   [31:0] p_r_M_real_2_reg_620;
reg   [2:0] ap_phi_mux_k_0_i_phi_fu_649_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_k13_0_i_phi_fu_660_p4;
wire    ap_block_pp3_stage0;
wire   [63:0] zext_ln1027_fu_1005_p1;
wire   [63:0] zext_ln1027_1_fu_1043_p1;
wire   [63:0] zext_ln1067_2_fu_1101_p1;
wire   [63:0] zext_ln1067_4_fu_1134_p1;
wire   [0:0] icmp_ln474_fu_1119_p2;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln503_1_fu_1316_p1;
wire   [63:0] zext_ln503_3_fu_1340_p1;
wire   [63:0] zext_ln114_1_fu_2139_p1;
wire   [63:0] zext_ln114_2_fu_2150_p1;
wire   [63:0] zext_ln114_4_fu_2199_p1;
wire   [63:0] zext_ln114_5_fu_2210_p1;
wire    ap_block_pp3_stage4;
wire    ap_block_pp3_stage1;
wire    ap_block_pp3_stage5;
wire    ap_block_pp2_stage4;
wire    ap_block_pp2_stage1;
wire    ap_block_pp2_stage5;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p1;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state87;
wire    ap_block_pp2_stage3;
wire    ap_block_pp2_stage6;
wire    ap_block_pp2_stage7;
wire    ap_block_pp2_stage2;
wire    ap_block_pp3_stage3;
wire    ap_block_pp3_stage6;
wire    ap_block_pp3_stage7;
wire    ap_block_pp3_stage2;
reg   [31:0] grp_fu_671_p0;
reg   [31:0] grp_fu_671_p1;
reg   [31:0] grp_fu_695_p0;
reg   [31:0] grp_fu_695_p1;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state83;
reg   [31:0] grp_fu_699_p0;
reg   [31:0] grp_fu_699_p1;
reg   [31:0] grp_fu_703_p0;
reg   [31:0] grp_fu_703_p1;
reg   [31:0] grp_fu_711_p0;
reg   [31:0] grp_fu_711_p1;
reg   [31:0] grp_fu_716_p0;
reg   [31:0] grp_fu_763_p0;
reg   [31:0] grp_fu_763_p1;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state91;
reg   [31:0] grp_fu_767_p0;
reg   [31:0] grp_fu_767_p1;
reg   [31:0] grp_fu_771_p0;
reg   [31:0] grp_fu_771_p1;
reg   [31:0] grp_fu_780_p0;
reg   [31:0] grp_fu_780_p1;
reg   [31:0] grp_fu_784_p0;
reg   [31:0] grp_fu_784_p1;
reg   [31:0] grp_fu_788_p0;
reg   [31:0] grp_fu_788_p1;
reg   [31:0] grp_fu_792_p0;
reg   [31:0] grp_fu_792_p1;
wire   [31:0] grp_fu_804_p1;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state76;
reg   [1:0] grp_fu_825_p0;
wire   [3:0] tmp_3_fu_997_p3;
wire   [3:0] tmp_9_fu_1035_p3;
wire   [4:0] tmp_5_fu_1083_p3;
wire   [5:0] zext_ln1067_fu_1079_p1;
wire   [5:0] add_ln1067_fu_1095_p2;
wire   [5:0] zext_ln1067_3_fu_1125_p1;
wire   [5:0] add_ln1067_1_fu_1129_p2;
wire   [5:0] zext_ln482_fu_1152_p1;
wire   [5:0] add_ln482_fu_1156_p2;
wire   [0:0] icmp_ln490_fu_1167_p2;
wire   [0:0] icmp_ln498_fu_1189_p2;
wire   [2:0] add_ln513_1_fu_1204_p2;
wire   [0:0] icmp_ln490_1_fu_1210_p2;
wire   [2:0] zext_ln499_1_fu_1224_p1;
wire   [2:0] zext_ln499_fu_1173_p1;
wire   [2:0] sub_ln499_fu_1232_p2;
wire   [2:0] sub_ln499_1_fu_1238_p2;
wire   [2:0] add_ln513_fu_1264_p2;
wire   [31:0] zext_ln486_1_fu_1278_p1;
wire   [2:0] select_ln486_2_fu_1244_p3;
wire   [3:0] tmp_7_fu_1298_p3;
wire   [4:0] zext_ln513_fu_1260_p1;
wire   [4:0] add_ln503_1_fu_1310_p2;
wire   [3:0] tmp_8_fu_1322_p3;
wire   [4:0] add_ln503_2_fu_1334_p2;
wire   [30:0] trunc_ln368_2_fu_1350_p1;
wire   [31:0] p_Result_26_fu_1358_p3;
wire   [31:0] p_Val2_36_fu_1375_p1;
wire   [30:0] trunc_ln368_3_fu_1379_p1;
wire   [31:0] p_Result_27_fu_1387_p3;
wire   [31:0] p_Val2_37_fu_1404_p1;
wire   [30:0] trunc_ln368_4_fu_1408_p1;
wire   [31:0] p_Result_28_fu_1416_p3;
wire   [31:0] p_Val2_38_fu_1433_p1;
wire   [30:0] trunc_ln368_5_fu_1437_p1;
wire   [31:0] p_Result_29_fu_1445_p3;
wire   [7:0] tmp_13_fu_1460_p4;
wire   [22:0] trunc_ln189_2_fu_1354_p1;
wire   [0:0] icmp_ln179_1_fu_1486_p2;
wire   [0:0] icmp_ln179_fu_1480_p2;
wire   [7:0] tmp_14_fu_1470_p4;
wire   [22:0] trunc_ln189_3_fu_1383_p1;
wire   [0:0] icmp_ln179_3_fu_1504_p2;
wire   [0:0] icmp_ln179_2_fu_1498_p2;
wire   [7:0] tmp_16_fu_1516_p4;
wire   [22:0] trunc_ln189_4_fu_1412_p1;
wire   [0:0] icmp_ln179_5_fu_1532_p2;
wire   [0:0] icmp_ln179_4_fu_1526_p2;
wire   [7:0] tmp_18_fu_1544_p4;
wire   [22:0] trunc_ln189_5_fu_1441_p1;
wire   [0:0] icmp_ln179_7_fu_1560_p2;
wire   [0:0] icmp_ln179_6_fu_1554_p2;
wire   [31:0] p_Val2_s_fu_1572_p1;
wire   [30:0] trunc_ln368_fu_1576_p1;
wire   [31:0] p_Result_30_fu_1584_p3;
wire   [31:0] p_Val2_34_fu_1598_p1;
wire   [30:0] trunc_ln368_1_fu_1602_p1;
wire   [31:0] p_Result_31_fu_1610_p3;
wire   [7:0] tmp_1_fu_1623_p4;
wire   [22:0] trunc_ln189_fu_1580_p1;
wire   [0:0] icmp_ln189_1_fu_1639_p2;
wire   [0:0] icmp_ln189_fu_1633_p2;
wire   [7:0] tmp_4_fu_1651_p4;
wire   [22:0] trunc_ln189_1_fu_1606_p1;
wire   [0:0] icmp_ln189_3_fu_1667_p2;
wire   [0:0] icmp_ln189_2_fu_1661_p2;
wire   [0:0] and_ln179_fu_1679_p2;
wire   [0:0] grp_fu_780_p2;
wire   [0:0] and_ln179_3_fu_1689_p2;
wire   [0:0] grp_fu_784_p2;
wire   [0:0] and_ln179_5_fu_1699_p2;
wire   [0:0] grp_fu_788_p2;
wire   [0:0] and_ln179_4_fu_1693_p2;
wire   [0:0] and_ln179_6_fu_1703_p2;
wire   [0:0] and_ln179_7_fu_1709_p2;
wire   [0:0] and_ln179_2_fu_1683_p2;
wire   [0:0] grp_fu_792_p2;
wire   [0:0] and_ln184_1_fu_1727_p2;
wire   [0:0] grp_fu_796_p2;
wire   [0:0] and_ln184_3_fu_1737_p2;
wire   [0:0] grp_fu_800_p2;
wire   [0:0] grp_fu_804_p2;
wire   [0:0] grp_fu_808_p2;
wire   [0:0] and_ln189_6_fu_1759_p2;
wire   [0:0] grp_fu_812_p2;
wire   [0:0] and_ln189_5_fu_1753_p2;
wire   [0:0] and_ln189_7_fu_1763_p2;
wire   [0:0] and_ln189_8_fu_1769_p2;
wire   [0:0] and_ln189_4_fu_1747_p2;
wire   [0:0] and_ln189_2_fu_1775_p2;
wire   [0:0] and_ln184_2_fu_1731_p2;
wire   [0:0] and_ln184_4_fu_1741_p2;
wire   [0:0] and_ln184_fu_1721_p2;
wire   [0:0] xor_ln179_fu_1793_p2;
wire   [0:0] and_ln184_6_fu_1805_p2;
wire   [0:0] and_ln184_5_fu_1799_p2;
wire   [31:0] d3_4_fu_1781_p3;
wire   [31:0] largest_6_fu_1787_p3;
wire   [31:0] largest_7_fu_1824_p3;
wire   [31:0] d1_fu_1839_p3;
wire   [31:0] d2_fu_1851_p3;
wire   [31:0] bitcast_ln201_1_fu_1869_p1;
wire   [7:0] tmp_26_fu_1872_p4;
wire   [22:0] trunc_ln201_1_fu_1882_p1;
wire   [0:0] icmp_ln201_3_fu_1892_p2;
wire   [0:0] icmp_ln201_2_fu_1886_p2;
wire   [0:0] or_ln201_1_fu_1898_p2;
wire   [0:0] and_ln284_fu_1910_p2;
wire   [0:0] and_ln284_1_fu_1915_p2;
wire   [0:0] and_ln284_3_fu_1920_p2;
wire   [0:0] and_ln284_4_fu_1925_p2;
wire   [0:0] and_ln284_6_fu_1936_p2;
wire   [0:0] and_ln284_5_fu_1930_p2;
wire   [0:0] p_Result_s_fu_1948_p3;
wire   [31:0] p_Result_25_fu_1955_p3;
wire   [31:0] bitcast_ln155_3_fu_1967_p1;
wire   [31:0] xor_ln155_1_fu_1971_p2;
wire   [31:0] bitcast_ln155_5_fu_1982_p1;
wire   [31:0] xor_ln155_2_fu_1986_p2;
wire   [31:0] bitcast_ln444_fu_1997_p1;
wire   [31:0] xor_ln444_fu_2001_p2;
wire   [31:0] bitcast_ln155_fu_2012_p1;
wire   [31:0] xor_ln155_fu_2016_p2;
wire   [0:0] and_ln189_1_fu_2027_p2;
wire   [0:0] and_ln189_3_fu_2031_p2;
wire   [31:0] bitcast_ln201_fu_2056_p1;
wire   [7:0] tmp_11_fu_2059_p4;
wire   [22:0] trunc_ln201_fu_2069_p1;
wire   [0:0] icmp_ln201_1_fu_2079_p2;
wire   [0:0] icmp_ln201_fu_2073_p2;
wire   [0:0] or_ln201_fu_2085_p2;
wire   [0:0] and_ln306_1_fu_2097_p2;
wire   [0:0] and_ln306_2_fu_2102_p2;
wire   [4:0] zext_ln114_fu_2130_p1;
wire   [4:0] add_ln114_fu_2134_p2;
wire   [4:0] add_ln114_2_fu_2145_p2;
wire   [2:0] add_ln521_fu_2156_p2;
wire   [31:0] zext_ln521_fu_2160_p1;
wire   [31:0] zext_ln519_fu_2181_p1;
wire   [4:0] zext_ln114_3_fu_2190_p1;
wire   [4:0] add_ln114_3_fu_2194_p2;
wire   [4:0] add_ln114_4_fu_2205_p2;
reg   [1:0] grp_fu_667_opcode;
wire    ap_block_pp2_stage4_00001;
wire    ap_block_pp2_stage6_00001;
wire    ap_block_pp2_stage0_00001;
wire    ap_block_pp2_stage1_00001;
wire    ap_block_pp2_stage2_00001;
wire    ap_block_pp3_stage4_00001;
wire    ap_block_pp3_stage6_00001;
wire    ap_block_pp3_stage0_00001;
wire    ap_block_pp3_stage1_00001;
wire    ap_block_pp3_stage2_00001;
wire    ap_block_pp2_stage3_00001;
wire    ap_block_pp2_stage5_00001;
wire    ap_block_pp2_stage7_00001;
wire    ap_block_pp3_stage3_00001;
wire    ap_block_pp3_stage5_00001;
wire    ap_block_pp3_stage7_00001;
reg   [1:0] grp_fu_671_opcode;
reg   [4:0] grp_fu_780_opcode;
reg   [4:0] grp_fu_784_opcode;
reg   [4:0] grp_fu_788_opcode;
reg   [4:0] grp_fu_792_opcode;
reg   [114:0] ap_NS_fsm;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
wire    ap_block_pp2_stage6_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage4_subdone;
wire    ap_block_pp3_stage5_subdone;
wire    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 115'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

music_faddfsub_32jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32jbC_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .opcode(grp_fu_667_opcode),
    .ce(1'b1),
    .dout(grp_fu_667_p2)
);

music_faddfsub_32jbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32jbC_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_671_p0),
    .din1(grp_fu_671_p1),
    .opcode(grp_fu_671_opcode),
    .ce(1'b1),
    .dout(grp_fu_671_p2)
);

music_fsub_32ns_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3kbM_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_912),
    .din1(reg_917),
    .ce(1'b1),
    .dout(grp_fu_677_p2)
);

music_fadd_32ns_3lbW #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3lbW_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i1_reg_2577),
    .din1(tmp_i_i2_reg_2582),
    .ce(1'b1),
    .dout(grp_fu_681_p2)
);

music_fsub_32ns_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3kbM_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_5_i_i2_reg_2587),
    .din1(tmp_6_i_i2_reg_2592),
    .ce(1'b1),
    .dout(grp_fu_685_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_695_p0),
    .din1(grp_fu_695_p1),
    .ce(1'b1),
    .dout(grp_fu_695_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_699_p0),
    .din1(grp_fu_699_p1),
    .ce(1'b1),
    .dout(grp_fu_699_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_703_p0),
    .din1(grp_fu_703_p1),
    .ce(1'b1),
    .dout(grp_fu_703_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_711_p0),
    .din1(grp_fu_711_p1),
    .ce(1'b1),
    .dout(grp_fu_711_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_716_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_844),
    .din1(sqrt_mag_a_mag_b_reg_465),
    .ce(1'b1),
    .dout(grp_fu_721_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_853),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_726_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_853),
    .din1(sqrt_mag_a_mag_b_reg_465),
    .ce(1'b1),
    .dout(grp_fu_731_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_844),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_736_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_763_p0),
    .din1(grp_fu_763_p1),
    .ce(1'b1),
    .dout(grp_fu_763_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_767_p0),
    .din1(grp_fu_767_p1),
    .ce(1'b1),
    .dout(grp_fu_767_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_771_p0),
    .din1(grp_fu_771_p1),
    .ce(1'b1),
    .dout(grp_fu_771_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_i_i2_reg_2602),
    .din1(reg_900),
    .ce(1'b1),
    .dout(grp_fu_775_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_780_p0),
    .din1(grp_fu_780_p1),
    .ce(1'b1),
    .opcode(grp_fu_780_opcode),
    .dout(grp_fu_780_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_784_p0),
    .din1(grp_fu_784_p1),
    .ce(1'b1),
    .opcode(grp_fu_784_opcode),
    .dout(grp_fu_784_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_788_p0),
    .din1(grp_fu_788_p1),
    .ce(1'b1),
    .opcode(grp_fu_788_opcode),
    .dout(grp_fu_788_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_792_p0),
    .din1(grp_fu_792_p1),
    .ce(1'b1),
    .opcode(grp_fu_792_opcode),
    .dout(grp_fu_792_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d2_5_fu_1395_p1),
    .din1(largest_9_fu_1424_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_796_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d2_5_fu_1395_p1),
    .din1(d3_7_fu_1453_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_800_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(largest_9_fu_1424_p1),
    .din1(grp_fu_804_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_804_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(largest_9_fu_1424_p1),
    .din1(d2_5_fu_1395_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_808_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(largest_9_fu_1424_p1),
    .din1(d3_7_fu_1453_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_812_p2)
);

music_fsqrt_32ns_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsqrt_32ns_pcA_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(reg_892),
    .ce(1'b1),
    .dout(grp_fu_820_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln486_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state99) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_subdone))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage7) & (1'b0 == ap_block_pp2_stage7_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state118) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state117)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage7) & (1'b0 == ap_block_pp3_stage7_subdone))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (1'b0 == ap_block_pp3_stage7_subdone)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state117)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c12_0_i_reg_421 <= 3'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln480_fu_1140_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c12_0_i_reg_421 <= c_fu_1146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        c_0_i_reg_410 <= c_2_fu_1113_p2;
    end else if (((icmp_ln471_fu_1067_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        c_0_i_reg_410 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_i_reg_454 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        i_0_i_reg_454 <= grp_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_432 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        indvar_flatten_reg_432 <= add_ln486_reg_2312;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        j_0_i_reg_443 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state136)) begin
        j_0_i_reg_443 <= select_ln486_3_reg_2331;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        k13_0_i_reg_656 <= k_1_reg_2720;
    end else if ((1'b1 == ap_CS_fsm_state117)) begin
        k13_0_i_reg_656 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        k_0_i_reg_645 <= k_reg_2678;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        k_0_i_reg_645 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln201_fu_2091_p2) & (1'b1 == ap_CS_fsm_state58))) begin
        mag_M_real_reg_632 <= 32'd0;
    end else if (((1'd0 == and_ln201_reg_2646) & (1'b1 == ap_CS_fsm_state84))) begin
        mag_M_real_reg_632 <= grp_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_imag_2_reg_609 <= tmp_M_imag_4_fu_1977_p1;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_imag_2_reg_609 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_imag_3_reg_575 <= tmp_M_imag_6_fu_1992_p1;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_imag_3_reg_575 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_imag_5_reg_552 <= ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_imag_5_reg_552 <= tmp_M_imag_2_fu_2022_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_real_2_reg_620 <= ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_real_2_reg_620 <= 32'd1065353216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_real_3_reg_597 <= ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_real_3_reg_597 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_real_5_reg_586 <= bitcast_ln444_1_fu_2007_p1;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_real_5_reg_586 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            p_r_M_real_6_reg_563 <= ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            p_r_M_real_6_reg_563 <= ap_phi_mux_tmp_M_real_phi_fu_523_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_fu_1017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln459_1_reg_364 <= add_ln459_1_fu_1011_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln459_1_reg_364 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_fu_1017_p2 == 1'd1) & (icmp_ln459_1_fu_1023_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln459_reg_352 <= add_ln459_reg_2216;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln459_reg_352 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_fu_1055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln460_1_reg_387 <= add_ln460_1_fu_1049_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln460_1_reg_387 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_1_fu_1023_p2 == 1'd1) & (icmp_ln459_fu_1017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln460_reg_375 <= 2'd0;
    end else if (((icmp_ln460_fu_1055_p2 == 1'd1) & (icmp_ln460_1_fu_1061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln460_reg_375 <= add_ln460_reg_2232;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_1_fu_1061_p2 == 1'd1) & (icmp_ln460_fu_1055_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        r_0_i_reg_398 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        r_0_i_reg_398 <= r_reg_2252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln306_fu_2107_p2) & (1'b1 == ap_CS_fsm_state85))) begin
        s_tmp_M_imag_2_reg_530 <= 32'd0;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'd0 == and_ln306_reg_2660) & (1'b1 == ap_CS_fsm_state56))) begin
        s_tmp_M_imag_2_reg_530 <= complex_M_imag_writ_1_reg_2669;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        s_tmp_M_imag_reg_508 <= complex_M_imag_writ_reg_2622;
    end else if (((1'd1 == and_ln284_2_fu_1942_p2) & (1'b1 == ap_CS_fsm_state42))) begin
        s_tmp_M_imag_reg_508 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln201_1_fu_1904_p2) & (1'b1 == ap_CS_fsm_state15))) begin
        sqrt_mag_a_mag_b_reg_465 <= 32'd0;
    end else if (((1'd0 == and_ln201_1_reg_2548) & (1'b1 == ap_CS_fsm_state41))) begin
        sqrt_mag_a_mag_b_reg_465 <= grp_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_M_imag_3_reg_486 <= c_tmp_M_imag_reg_2612;
    end else if (((1'd1 == and_ln284_2_fu_1942_p2) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_M_imag_3_reg_486 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_M_real_1_reg_477 <= c_tmp_M_real_1_reg_2607;
    end else if (((1'd1 == and_ln284_2_fu_1942_p2) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_M_real_1_reg_477 <= c_tmp_M_real_fu_1963_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_M_real_2_reg_497 <= s_tmp_M_real_1_reg_2617;
    end else if (((1'd1 == and_ln284_2_fu_1942_p2) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_M_real_2_reg_497 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln306_fu_2107_p2) & (1'b1 == ap_CS_fsm_state85))) begin
        tmp_M_real_reg_519 <= 32'd1065353216;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'd0 == and_ln306_reg_2660) & (1'b1 == ap_CS_fsm_state56))) begin
        tmp_M_real_reg_519 <= s_tmp_M_real_reg_2664;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1067_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Qi_M_imag_addr_1_reg_2268 <= zext_ln1067_2_fu_1101_p1;
        Qi_M_real_addr_1_reg_2263 <= zext_ln1067_2_fu_1101_p1;
        zext_ln1067_1_reg_2257[4 : 2] <= zext_ln1067_1_fu_1091_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln521_fu_2185_p2 == 1'd0) & (icmp_ln519_fu_2169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Qi_M_imag_addr_3_reg_2740 <= zext_ln114_4_fu_2199_p1;
        Qi_M_imag_addr_4_reg_2746 <= zext_ln114_5_fu_2210_p1;
        Qi_M_real_addr_3_reg_2729 <= zext_ln114_4_fu_2199_p1;
        Qi_M_real_addr_4_reg_2735 <= zext_ln114_5_fu_2210_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Qi_M_imag_addr_3_reg_2740_pp3_iter1_reg <= Qi_M_imag_addr_3_reg_2740;
        Qi_M_imag_addr_4_reg_2746_pp3_iter1_reg <= Qi_M_imag_addr_4_reg_2746;
        Qi_M_imag_addr_4_reg_2746_pp3_iter2_reg <= Qi_M_imag_addr_4_reg_2746_pp3_iter1_reg;
        Qi_M_real_addr_3_reg_2729_pp3_iter1_reg <= Qi_M_real_addr_3_reg_2729;
        Qi_M_real_addr_4_reg_2735_pp3_iter1_reg <= Qi_M_real_addr_4_reg_2735;
        Qi_M_real_addr_4_reg_2735_pp3_iter2_reg <= Qi_M_real_addr_4_reg_2735_pp3_iter1_reg;
        icmp_ln519_reg_2716 <= icmp_ln519_fu_2169_p2;
        icmp_ln521_reg_2725_pp3_iter1_reg <= icmp_ln521_reg_2725;
        icmp_ln521_reg_2725_pp3_iter2_reg <= icmp_ln521_reg_2725_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln499_fu_1292_p2 == 1'd1) & (icmp_ln486_fu_1177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        Ri_M_imag_addr_2_reg_2367 <= zext_ln503_1_fu_1316_p1;
        Ri_M_imag_addr_3_reg_2384 <= zext_ln503_3_fu_1340_p1;
        Ri_M_real_addr_2_reg_2361 <= zext_ln503_1_fu_1316_p1;
        Ri_M_real_addr_3_reg_2379 <= zext_ln503_3_fu_1340_p1;
        zext_ln503_2_reg_2373[3 : 2] <= zext_ln503_2_fu_1330_p1[3 : 2];
        zext_ln503_reg_2355[3 : 2] <= zext_ln503_fu_1306_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln513_fu_2125_p2 == 1'd0) & (icmp_ln511_fu_2113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        Ri_M_imag_addr_4_reg_2699 <= zext_ln114_1_fu_2139_p1;
        Ri_M_imag_addr_5_reg_2705 <= zext_ln114_2_fu_2150_p1;
        Ri_M_real_addr_4_reg_2687 <= zext_ln114_1_fu_2139_p1;
        Ri_M_real_addr_5_reg_2693 <= zext_ln114_2_fu_2150_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        Ri_M_imag_addr_4_reg_2699_pp2_iter1_reg <= Ri_M_imag_addr_4_reg_2699;
        Ri_M_imag_addr_5_reg_2705_pp2_iter1_reg <= Ri_M_imag_addr_5_reg_2705;
        Ri_M_imag_addr_5_reg_2705_pp2_iter2_reg <= Ri_M_imag_addr_5_reg_2705_pp2_iter1_reg;
        Ri_M_real_addr_4_reg_2687_pp2_iter1_reg <= Ri_M_real_addr_4_reg_2687;
        Ri_M_real_addr_5_reg_2693_pp2_iter1_reg <= Ri_M_real_addr_5_reg_2693;
        Ri_M_real_addr_5_reg_2693_pp2_iter2_reg <= Ri_M_real_addr_5_reg_2693_pp2_iter1_reg;
        icmp_ln511_reg_2674 <= icmp_ln511_fu_2113_p2;
        icmp_ln513_reg_2683_pp2_iter1_reg <= icmp_ln513_reg_2683;
        icmp_ln513_reg_2683_pp2_iter2_reg <= icmp_ln513_reg_2683_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln459_reg_2216 <= add_ln459_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln460_reg_2232 <= add_ln460_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln486_reg_2312 <= add_ln486_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state117)) begin
        add_ln521_1_reg_2711 <= add_ln521_1_fu_2164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        and_ln179_1_reg_2505 <= and_ln179_1_fu_1715_p2;
        and_ln184_7_reg_2511 <= and_ln184_7_fu_1811_p2;
        d3_5_reg_2518[30 : 0] <= d3_5_fu_1817_p3[30 : 0];
        largest_8_reg_2523[30 : 0] <= largest_8_fu_1831_p3[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        and_ln189_reg_2627 <= and_ln189_fu_2037_p2;
        largest_1_reg_2632[30 : 0] <= largest_1_fu_2043_p3[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        and_ln201_1_reg_2548 <= and_ln201_1_fu_1904_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        and_ln201_reg_2646 <= and_ln201_fu_2091_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        and_ln284_2_reg_2568 <= and_ln284_2_fu_1942_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        and_ln306_reg_2660 <= and_ln306_fu_2107_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        c_tmp_M_imag_reg_2612 <= grp_fu_767_p2;
        c_tmp_M_real_1_reg_2607 <= grp_fu_763_p2;
        complex_M_imag_writ_reg_2622 <= grp_fu_775_p2;
        s_tmp_M_real_1_reg_2617 <= grp_fu_771_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        complex_M_imag_writ_1_reg_2669 <= grp_fu_767_p2;
        s_tmp_M_real_reg_2664 <= grp_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        d1_4_reg_2394[30 : 0] <= d1_4_fu_1366_p1[30 : 0];
        d2_5_reg_2406[30 : 0] <= d2_5_fu_1395_p1[30 : 0];
        d3_7_reg_2433[30 : 0] <= d3_7_fu_1453_p1[30 : 0];
        largest_9_reg_2419[30 : 0] <= largest_9_fu_1424_p1[30 : 0];
        or_ln179_1_reg_2453 <= or_ln179_1_fu_1510_p2;
        or_ln179_2_reg_2461 <= or_ln179_2_fu_1538_p2;
        or_ln179_3_reg_2469 <= or_ln179_3_fu_1566_p2;
        or_ln179_reg_2445 <= or_ln179_fu_1492_p2;
        p_Val2_39_reg_2389 <= p_Val2_39_fu_1346_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        d3_reg_2485[30 : 0] <= d3_fu_1618_p1[30 : 0];
        largest_10_reg_2477[30 : 0] <= largest_10_fu_1592_p1[30 : 0];
        or_ln189_1_reg_2499 <= or_ln189_1_fu_1673_p2;
        or_ln189_reg_2493 <= or_ln189_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln480_reg_2284 <= icmp_ln480_fu_1140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln511_fu_2113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln513_reg_2683 <= icmp_ln513_fu_2125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln519_fu_2169_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln521_reg_2725 <= icmp_ln521_fu_2185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        k_1_reg_2720 <= k_1_fu_2175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        k_reg_2678 <= k_fu_2119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        p_t_imag_2_reg_2756 <= Qi_M_imag_q0;
        p_t_imag_3_reg_2766 <= Qi_M_imag_q1;
        p_t_real_2_reg_2751 <= Qi_M_real_q0;
        p_t_real_3_reg_2761 <= Qi_M_real_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_reg_2252 <= r_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_830 <= Ri_M_real_q0;
        reg_837 <= Ri_M_imag_q0;
        reg_844 <= Ri_M_real_q1;
        reg_853 <= Ri_M_imag_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_862 <= grp_fu_763_p2;
        reg_868 <= grp_fu_767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state24) | ((1'b0 == ap_block_pp3_stage6_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_874 <= grp_fu_695_p2;
        reg_880 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_886 <= grp_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | ((1'b0 == ap_block_pp3_stage6_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_892 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state28) | ((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        reg_900 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_912 <= grp_fu_711_p2;
        reg_917 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state47))) begin
        reg_922 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage7_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_927 <= grp_fu_695_p2;
        reg_932 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln521_reg_2725 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln513_reg_2683 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_937 <= grp_fu_695_p2;
        reg_943 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_949 <= grp_fu_695_p2;
        reg_955 <= grp_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage7_11001) & (icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        reg_961 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln521_reg_2725 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln513_reg_2683 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        reg_966 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        reg_971 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        reg_976 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage3_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage3_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        reg_981 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage5_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        reg_986 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln486_fu_1177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln486_1_reg_2322 <= select_ln486_1_fu_1216_p3;
        select_ln486_3_reg_2331 <= select_ln486_3_fu_1252_p3;
        select_ln486_4_reg_2336 <= select_ln486_4_fu_1270_p3;
        select_ln486_reg_2317 <= select_ln486_fu_1195_p3;
        xor_ln486_reg_2341 <= xor_ln486_fu_1282_p2;
        zext_ln486_reg_2326[0] <= zext_ln486_fu_1228_p1[0];
        zext_ln498_reg_2346[1 : 0] <= zext_ln498_fu_1288_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_2_i_i2_reg_2597 <= grp_fu_681_p2;
        tmp_7_i_i2_reg_2602 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_5_i_i2_reg_2587 <= grp_fu_731_p2;
        tmp_6_i_i2_reg_2592 <= grp_fu_736_p2;
        tmp_i_i1_reg_2577 <= grp_fu_721_p2;
        tmp_i_i2_reg_2582 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        tmp_i_i7_reg_2650 <= grp_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_i_i_reg_2558 <= grp_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        x3_1_reg_2552 <= grp_fu_771_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln480_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        zext_ln482_1_reg_2293[5 : 0] <= zext_ln482_1_fu_1161_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_imag_ce0 = 1'b1;
    end else begin
        A_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_real_ce0 = 1'b1;
    end else begin
        A_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        Qi_M_imag_address0 = zext_ln114_4_fu_2199_p1;
    end else if (((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        Qi_M_imag_address0 = Qi_M_imag_addr_1_reg_2268;
    end else if (((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        Qi_M_imag_address0 = zext_ln1067_4_fu_1134_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_imag_address0 = zext_ln1027_fu_1005_p1;
    end else begin
        Qi_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_4_reg_2746_pp3_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_3_reg_2740_pp3_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        Qi_M_imag_address1 = zext_ln114_5_fu_2210_p1;
    end else begin
        Qi_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce0 = 1'b1;
    end else begin
        Qi_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce1 = 1'b1;
    end else begin
        Qi_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_imag_d1 = grp_fu_671_p2;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5))) begin
        Qi_M_imag_d1 = grp_fu_667_p2;
    end else begin
        Qi_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        Qi_M_imag_we0 = 1'b1;
    end else begin
        Qi_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln521_reg_2725_pp3_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        Qi_M_imag_we1 = 1'b1;
    end else begin
        Qi_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        Qi_M_real_address0 = zext_ln114_4_fu_2199_p1;
    end else if (((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        Qi_M_real_address0 = Qi_M_real_addr_1_reg_2263;
    end else if (((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        Qi_M_real_address0 = zext_ln1067_4_fu_1134_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_real_address0 = zext_ln1027_fu_1005_p1;
    end else begin
        Qi_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_real_address1 = Qi_M_real_addr_4_reg_2735_pp3_iter2_reg;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        Qi_M_real_address1 = Qi_M_real_addr_3_reg_2729_pp3_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        Qi_M_real_address1 = zext_ln114_5_fu_2210_p1;
    end else begin
        Qi_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_real_ce0 = 1'b1;
    end else begin
        Qi_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_real_ce1 = 1'b1;
    end else begin
        Qi_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        Qi_M_real_d0 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        Qi_M_real_d0 = 32'd0;
    end else begin
        Qi_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_real_d1 = reg_900;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        Qi_M_real_d1 = grp_fu_667_p2;
    end else begin
        Qi_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1119_p2 == 1'd1) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln474_fu_1119_p2 == 1'd0) & (icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        Qi_M_real_we0 = 1'b1;
    end else begin
        Qi_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln521_reg_2725_pp3_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4)))) begin
        Qi_M_real_we1 = 1'b1;
    end else begin
        Qi_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_address0 = Ri_M_imag_addr_5_reg_2705_pp2_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        Ri_M_imag_address0 = zext_ln114_1_fu_2139_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address0 = zext_ln503_1_fu_1316_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Ri_M_imag_address0 = zext_ln482_1_reg_2293;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_address0 = zext_ln1027_1_fu_1043_p1;
    end else begin
        Ri_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_4_reg_2699_pp2_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        Ri_M_imag_address1 = zext_ln114_2_fu_2150_p1;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_3_reg_2384;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_2_reg_2367;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address1 = zext_ln503_3_fu_1340_p1;
    end else begin
        Ri_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        Ri_M_imag_ce0 = 1'b1;
    end else begin
        Ri_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_imag_ce1 = 1'b1;
    end else begin
        Ri_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_d0 = grp_fu_671_p2;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Ri_M_imag_d0 = A_M_imag_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_d0 = 32'd0;
    end else begin
        Ri_M_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5))) begin
        Ri_M_imag_d1 = grp_fu_667_p2;
    end else if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)))) begin
        Ri_M_imag_d1 = 32'd0;
    end else begin
        Ri_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln480_reg_2284 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln513_reg_2683_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        Ri_M_imag_we0 = 1'b1;
    end else begin
        Ri_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_pp2_stage5_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        Ri_M_imag_we1 = 1'b1;
    end else begin
        Ri_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_address0 = Ri_M_real_addr_5_reg_2693_pp2_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        Ri_M_real_address0 = zext_ln114_1_fu_2139_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address0 = zext_ln503_1_fu_1316_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Ri_M_real_address0 = zext_ln482_1_reg_2293;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_address0 = zext_ln1027_1_fu_1043_p1;
    end else begin
        Ri_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        Ri_M_real_address1 = Ri_M_real_addr_4_reg_2687_pp2_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        Ri_M_real_address1 = zext_ln114_2_fu_2150_p1;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        Ri_M_real_address1 = Ri_M_real_addr_3_reg_2379;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        Ri_M_real_address1 = Ri_M_real_addr_2_reg_2361;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address1 = zext_ln503_3_fu_1340_p1;
    end else begin
        Ri_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        Ri_M_real_ce0 = 1'b1;
    end else begin
        Ri_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_real_ce1 = 1'b1;
    end else begin
        Ri_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_d0 = reg_900;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        Ri_M_real_d0 = A_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_d0 = 32'd0;
    end else begin
        Ri_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        Ri_M_real_d1 = grp_fu_667_p2;
    end else if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)))) begin
        Ri_M_real_d1 = ap_phi_mux_p_f_assign_phi_fu_544_p4;
    end else begin
        Ri_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln480_reg_2284 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln513_reg_2683_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        Ri_M_real_we0 = 1'b1;
    end else begin
        Ri_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_pp2_stage4_11001) & (icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4)))) begin
        Ri_M_real_we1 = 1'b1;
    end else begin
        Ri_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln480_fu_1140_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln511_fu_2113_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state99 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state99 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln519_fu_2169_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state118 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state118 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln486_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln519_reg_2716 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_k13_0_i_phi_fu_660_p4 = k_1_reg_2720;
    end else begin
        ap_phi_mux_k13_0_i_phi_fu_660_p4 = k13_0_i_reg_656;
    end
end

always @ (*) begin
    if (((icmp_ln511_reg_2674 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_k_0_i_phi_fu_649_p4 = k_reg_2678;
    end else begin
        ap_phi_mux_k_0_i_phi_fu_649_p4 = k_0_i_reg_645;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        if ((select_ln486_1_reg_2322 == 1'd0)) begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = sqrt_mag_a_mag_b_reg_465;
        end else if ((select_ln486_1_reg_2322 == 1'd1)) begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = mag_M_real_reg_632;
        end else begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_f_assign_phi_fu_544_p4 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln486_1_reg_2322 == 1'd1) & (1'd0 == and_ln306_reg_2660) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4 = complex_M_imag_writ_1_reg_2669;
    end else begin
        ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4 = s_tmp_M_imag_2_reg_530;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4 = complex_M_imag_writ_reg_2622;
    end else begin
        ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4 = s_tmp_M_imag_reg_508;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4 = c_tmp_M_imag_reg_2612;
    end else begin
        ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4 = tmp_M_imag_3_reg_486;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_tmp_M_real_1_phi_fu_480_p4 = c_tmp_M_real_1_reg_2607;
    end else begin
        ap_phi_mux_tmp_M_real_1_phi_fu_480_p4 = tmp_M_real_1_reg_477;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln284_2_reg_2568) & (select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_tmp_M_real_2_phi_fu_501_p4 = s_tmp_M_real_1_reg_2617;
    end else begin
        ap_phi_mux_tmp_M_real_2_phi_fu_501_p4 = tmp_M_real_2_reg_497;
    end
end

always @ (*) begin
    if (((select_ln486_1_reg_2322 == 1'd1) & (1'd0 == and_ln306_reg_2660) & (1'b1 == ap_CS_fsm_state56))) begin
        ap_phi_mux_tmp_M_real_phi_fu_523_p4 = s_tmp_M_real_reg_2664;
    end else begin
        ap_phi_mux_tmp_M_real_phi_fu_523_p4 = tmp_M_real_reg_519;
    end
end

always @ (*) begin
    if (((icmp_ln486_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b0 == ap_block_pp3_stage5_00001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b0 == ap_block_pp3_stage7_00001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b0 == ap_block_pp3_stage3_00001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage5_00001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage7_00001) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage3_00001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        grp_fu_667_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | ((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1_00001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((icmp_ln521_reg_2725 == 1'd0) & (1'b0 == ap_block_pp3_stage0_00001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b0 == ap_block_pp3_stage4_00001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((icmp_ln521_reg_2725 == 1'd0) & (icmp_ln519_reg_2716 == 1'd0) & (1'b0 == ap_block_pp3_stage6_00001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage2_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage2_00001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((icmp_ln513_reg_2683 == 1'd0) & (1'b0 == ap_block_pp2_stage0_00001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage4_00001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln513_reg_2683 == 1'd0) & (icmp_ln511_reg_2674 == 1'd0) & (1'b0 == ap_block_pp2_stage6_00001) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_00001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_667_opcode = 2'd0;
    end else begin
        grp_fu_667_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_667_p0 = reg_961;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_667_p0 = reg_892;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_667_p0 = reg_949;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_667_p0 = reg_937;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_667_p0 = reg_927;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_667_p0 = reg_874;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_667_p0 = reg_900;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_667_p0 = reg_880;
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_667_p1 = reg_971;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_667_p1 = reg_966;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_667_p1 = reg_955;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_667_p1 = reg_943;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_667_p1 = reg_932;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_667_p1 = reg_880;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_667_p1 = reg_892;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_667_p1 = reg_886;
    end else begin
        grp_fu_667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1_00001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_00001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        grp_fu_671_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state25) | ((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage5_00001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage5_00001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage6_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6)) | ((icmp_ln521_reg_2725_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage2_00001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage6_00001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6)) | ((icmp_ln513_reg_2683_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage2_00001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        grp_fu_671_opcode = 2'd0;
    end else begin
        grp_fu_671_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_671_p0 = reg_981;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_671_p0 = reg_976;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_671_p0 = reg_949;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_671_p0 = reg_937;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state44))) begin
        grp_fu_671_p0 = reg_886;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_671_p0 = reg_874;
    end else begin
        grp_fu_671_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_671_p1 = reg_986;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_671_p1 = reg_900;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_671_p1 = reg_955;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_671_p1 = reg_943;
    end else if (((1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state44))) begin
        grp_fu_671_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state25))) begin
        grp_fu_671_p1 = 32'd1065353216;
    end else begin
        grp_fu_671_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)))) begin
        grp_fu_695_p0 = p_r_M_imag_5_reg_552;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)))) begin
        grp_fu_695_p0 = p_r_M_real_6_reg_563;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_695_p0 = p_r_M_real_5_reg_586;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_695_p0 = p_r_M_imag_3_reg_575;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_695_p0 = p_r_M_real_3_reg_597;
    end else if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_695_p0 = p_r_M_imag_2_reg_609;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_695_p0 = p_r_M_real_2_reg_620;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_695_p0 = reg_844;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_fu_695_p0 = largest_1_reg_2632;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_695_p0 = reg_830;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_695_p0 = largest_8_reg_2523;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_695_p0 = reg_862;
    end else begin
        grp_fu_695_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)))) begin
        grp_fu_695_p1 = p_t_real_3_reg_2761;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)))) begin
        grp_fu_695_p1 = p_t_real_2_reg_2751;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        grp_fu_695_p1 = Qi_M_real_q0;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_695_p1 = reg_844;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_695_p1 = reg_830;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_695_p1 = Ri_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_695_p1 = mag_M_real_reg_632;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        grp_fu_695_p1 = tmp_i_i7_reg_2650;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_695_p1 = sqrt_mag_a_mag_b_reg_465;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_695_p1 = tmp_i_i_reg_2558;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_695_p1 = reg_862;
    end else begin
        grp_fu_695_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)))) begin
        grp_fu_699_p0 = p_r_M_real_6_reg_563;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)))) begin
        grp_fu_699_p0 = p_r_M_imag_5_reg_552;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_699_p0 = p_r_M_real_5_reg_586;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_699_p0 = p_r_M_real_3_reg_597;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_699_p0 = p_r_M_imag_3_reg_575;
    end else if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_699_p0 = p_r_M_real_2_reg_620;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_699_p0 = p_r_M_imag_2_reg_609;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_699_p0 = reg_853;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_699_p0 = reg_837;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_699_p0 = reg_868;
    end else begin
        grp_fu_699_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)))) begin
        grp_fu_699_p1 = p_t_imag_3_reg_2766;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)))) begin
        grp_fu_699_p1 = p_t_imag_2_reg_2756;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        grp_fu_699_p1 = Qi_M_imag_q0;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_699_p1 = reg_853;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_699_p1 = reg_837;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_699_p1 = Ri_M_imag_q0;
    end else if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state42))) begin
        grp_fu_699_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_699_p1 = reg_868;
    end else begin
        grp_fu_699_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_703_p0 = mag_M_real_reg_632;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_703_p0 = sqrt_mag_a_mag_b_reg_465;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_703_p0 = x3_1_reg_2552;
    end else begin
        grp_fu_703_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_703_p1 = mag_M_real_reg_632;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_703_p1 = sqrt_mag_a_mag_b_reg_465;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_703_p1 = x3_1_reg_2552;
    end else begin
        grp_fu_703_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_711_p0 = reg_853;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_711_p0 = reg_837;
    end else begin
        grp_fu_711_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_711_p1 = mag_M_real_reg_632;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_711_p1 = sqrt_mag_a_mag_b_reg_465;
    end else begin
        grp_fu_711_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        grp_fu_716_p0 = reg_844;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_716_p0 = reg_830;
    end else begin
        grp_fu_716_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_763_p0 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_fu_763_p0 = reg_892;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_763_p0 = d1_3_fu_1844_p3;
    end else begin
        grp_fu_763_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_763_p1 = largest_1_reg_2632;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_fu_763_p1 = reg_900;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_763_p1 = largest_8_reg_2523;
    end else begin
        grp_fu_763_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_767_p0 = d3_1_fu_2050_p3;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_fu_767_p0 = reg_922;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_767_p0 = d2_4_fu_1856_p3;
    end else begin
        grp_fu_767_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_fu_767_p1 = largest_1_reg_2632;
    end else if (((1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_fu_767_p1 = reg_900;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_767_p1 = largest_8_reg_2523;
    end else begin
        grp_fu_767_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_771_p0 = tmp_2_i_i2_reg_2597;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_771_p0 = d3_6_fu_1863_p3;
    end else begin
        grp_fu_771_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_771_p1 = reg_900;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_771_p1 = largest_8_reg_2523;
    end else begin
        grp_fu_771_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_780_opcode = 5'd1;
    end else if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_780_opcode = 5'd2;
    end else begin
        grp_fu_780_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_780_p0 = largest_10_reg_2477;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_780_p0 = largest_1_fu_2043_p3;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_780_p0 = d1_4_reg_2394;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_780_p0 = largest_8_fu_1831_p3;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_780_p0 = largest_10_fu_1592_p1;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_780_p0 = d1_4_fu_1366_p1;
    end else begin
        grp_fu_780_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14) | ((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_780_p1 = 32'd0;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_780_p1 = d2_5_fu_1395_p1;
    end else begin
        grp_fu_780_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_784_opcode = 5'd1;
    end else if ((((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_784_opcode = 5'd2;
    end else begin
        grp_fu_784_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        grp_fu_784_p0 = d3_reg_2485;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_784_p0 = d2_5_reg_2406;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_784_p0 = largest_10_fu_1592_p1;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_784_p0 = d1_4_fu_1366_p1;
    end else begin
        grp_fu_784_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_784_p1 = 32'd0;
    end else if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_784_p1 = d3_fu_1618_p1;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_784_p1 = largest_9_fu_1424_p1;
    end else begin
        grp_fu_784_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_788_opcode = 5'd1;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_788_opcode = 5'd2;
    end else begin
        grp_fu_788_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_788_p0 = largest_9_reg_2419;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_788_p0 = d1_4_fu_1366_p1;
    end else begin
        grp_fu_788_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_788_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_788_p1 = d3_7_fu_1453_p1;
    end else begin
        grp_fu_788_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_792_opcode = 5'd1;
    end else if (((select_ln486_1_reg_2322 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_792_opcode = 5'd2;
    end else begin
        grp_fu_792_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_792_p0 = d3_7_reg_2433;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_792_p0 = d2_5_fu_1395_p1;
    end else begin
        grp_fu_792_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_792_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_792_p1 = d1_4_fu_1366_p1;
    end else begin
        grp_fu_792_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        grp_fu_825_p0 = select_ln486_reg_2317;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_825_p0 = select_ln486_fu_1195_p3;
    end else begin
        grp_fu_825_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln459_1_fu_1023_p2 == 1'd1) & (icmp_ln459_fu_1017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln459_fu_1017_p2 == 1'd1) & (icmp_ln459_1_fu_1023_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln460_1_fu_1061_p2 == 1'd1) & (icmp_ln460_fu_1055_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln460_fu_1055_p2 == 1'd1) & (icmp_ln460_1_fu_1061_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln471_fu_1067_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln472_fu_1107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_1140_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_1140_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln486_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln499_fu_1292_p2 == 1'd0) & (icmp_ln486_fu_1177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((select_ln486_1_reg_2322 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'd1 == and_ln201_1_fu_1904_p2) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'd1 == and_ln284_2_fu_1942_p2) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((1'd1 == and_ln201_fu_2091_p2) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            if (((1'd0 == and_ln306_fu_2107_p2) & (1'b1 == ap_CS_fsm_state85))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln511_fu_2113_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((icmp_ln511_fu_2113_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((icmp_ln519_fu_2169_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((icmp_ln519_fu_2169_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1_subdone)) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else if (((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_M_imag_address0 = zext_ln482_1_fu_1161_p1;

assign A_M_real_address0 = zext_ln482_1_fu_1161_p1;

assign Qi_M_imag_d0 = 32'd0;

assign add_ln1067_1_fu_1129_p2 = (zext_ln1067_1_reg_2257 + zext_ln1067_3_fu_1125_p1);

assign add_ln1067_fu_1095_p2 = (zext_ln1067_fu_1079_p1 + zext_ln1067_1_fu_1091_p1);

assign add_ln114_2_fu_2145_p2 = (zext_ln503_2_reg_2373 + zext_ln114_fu_2130_p1);

assign add_ln114_3_fu_2194_p2 = (zext_ln503_reg_2355 + zext_ln114_3_fu_2190_p1);

assign add_ln114_4_fu_2205_p2 = (zext_ln503_2_reg_2373 + zext_ln114_3_fu_2190_p1);

assign add_ln114_fu_2134_p2 = (zext_ln503_reg_2355 + zext_ln114_fu_2130_p1);

assign add_ln459_1_fu_1011_p2 = (phi_ln459_1_reg_364 + 2'd1);

assign add_ln459_fu_991_p2 = (phi_ln459_reg_352 + 2'd1);

assign add_ln460_1_fu_1049_p2 = (phi_ln460_1_reg_387 + 2'd1);

assign add_ln460_fu_1029_p2 = (phi_ln460_reg_375 + 2'd1);

assign add_ln482_fu_1156_p2 = (zext_ln1067_1_reg_2257 + zext_ln482_fu_1152_p1);

assign add_ln486_fu_1183_p2 = (indvar_flatten_reg_432 + 4'd1);

assign add_ln503_1_fu_1310_p2 = (zext_ln513_fu_1260_p1 + zext_ln503_fu_1306_p1);

assign add_ln503_2_fu_1334_p2 = (zext_ln513_fu_1260_p1 + zext_ln503_2_fu_1330_p1);

assign add_ln513_1_fu_1204_p2 = (j_0_i_reg_443 + 3'd1);

assign add_ln513_fu_1264_p2 = (j_0_i_reg_443 + 3'd2);

assign add_ln521_1_fu_2164_p2 = (zext_ln521_fu_2160_p1 + xor_ln486_reg_2341);

assign add_ln521_fu_2156_p2 = (zext_ln498_reg_2346 + zext_ln486_reg_2326);

assign and_ln179_1_fu_1715_p2 = (and_ln179_7_fu_1709_p2 & and_ln179_2_fu_1683_p2);

assign and_ln179_2_fu_1683_p2 = (grp_fu_780_p2 & and_ln179_fu_1679_p2);

assign and_ln179_3_fu_1689_p2 = (or_ln179_reg_2445 & or_ln179_2_reg_2461);

assign and_ln179_4_fu_1693_p2 = (grp_fu_784_p2 & and_ln179_3_fu_1689_p2);

assign and_ln179_5_fu_1699_p2 = (or_ln179_reg_2445 & or_ln179_3_reg_2469);

assign and_ln179_6_fu_1703_p2 = (grp_fu_788_p2 & and_ln179_5_fu_1699_p2);

assign and_ln179_7_fu_1709_p2 = (and_ln179_6_fu_1703_p2 & and_ln179_4_fu_1693_p2);

assign and_ln179_fu_1679_p2 = (or_ln179_reg_2445 & or_ln179_1_reg_2453);

assign and_ln184_1_fu_1727_p2 = (or_ln179_2_reg_2461 & or_ln179_1_reg_2453);

assign and_ln184_2_fu_1731_p2 = (grp_fu_796_p2 & and_ln184_1_fu_1727_p2);

assign and_ln184_3_fu_1737_p2 = (or_ln179_3_reg_2469 & or_ln179_1_reg_2453);

assign and_ln184_4_fu_1741_p2 = (grp_fu_800_p2 & and_ln184_3_fu_1737_p2);

assign and_ln184_5_fu_1799_p2 = (and_ln184_4_fu_1741_p2 & and_ln184_2_fu_1731_p2);

assign and_ln184_6_fu_1805_p2 = (xor_ln179_fu_1793_p2 & and_ln184_fu_1721_p2);

assign and_ln184_7_fu_1811_p2 = (and_ln184_6_fu_1805_p2 & and_ln184_5_fu_1799_p2);

assign and_ln184_fu_1721_p2 = (grp_fu_792_p2 & and_ln179_fu_1679_p2);

assign and_ln189_1_fu_2027_p2 = (or_ln189_reg_2493 & or_ln189_1_reg_2499);

assign and_ln189_2_fu_1775_p2 = (and_ln189_8_fu_1769_p2 & and_ln189_4_fu_1747_p2);

assign and_ln189_3_fu_2031_p2 = (grp_fu_784_p2 & and_ln189_1_fu_2027_p2);

assign and_ln189_4_fu_1747_p2 = (grp_fu_804_p2 & and_ln179_3_fu_1689_p2);

assign and_ln189_5_fu_1753_p2 = (grp_fu_808_p2 & and_ln184_1_fu_1727_p2);

assign and_ln189_6_fu_1759_p2 = (or_ln179_3_reg_2469 & or_ln179_2_reg_2461);

assign and_ln189_7_fu_1763_p2 = (grp_fu_812_p2 & and_ln189_6_fu_1759_p2);

assign and_ln189_8_fu_1769_p2 = (and_ln189_7_fu_1763_p2 & and_ln189_5_fu_1753_p2);

assign and_ln189_fu_2037_p2 = (grp_fu_780_p2 & and_ln189_3_fu_2031_p2);

assign and_ln201_1_fu_1904_p2 = (or_ln201_1_fu_1898_p2 & grp_fu_780_p2);

assign and_ln201_fu_2091_p2 = (or_ln201_fu_2085_p2 & grp_fu_780_p2);

assign and_ln284_1_fu_1915_p2 = (or_ln179_1_reg_2453 & grp_fu_784_p2);

assign and_ln284_2_fu_1942_p2 = (and_ln284_6_fu_1936_p2 & and_ln284_5_fu_1930_p2);

assign and_ln284_3_fu_1920_p2 = (or_ln179_2_reg_2461 & grp_fu_788_p2);

assign and_ln284_4_fu_1925_p2 = (or_ln179_3_reg_2469 & grp_fu_792_p2);

assign and_ln284_5_fu_1930_p2 = (and_ln284_fu_1910_p2 & and_ln284_1_fu_1915_p2);

assign and_ln284_6_fu_1936_p2 = (and_ln284_4_fu_1925_p2 & and_ln284_3_fu_1920_p2);

assign and_ln284_fu_1910_p2 = (or_ln179_reg_2445 & grp_fu_780_p2);

assign and_ln306_1_fu_2097_p2 = (or_ln189_reg_2493 & grp_fu_780_p2);

assign and_ln306_2_fu_2102_p2 = (or_ln189_1_reg_2499 & grp_fu_784_p2);

assign and_ln306_fu_2107_p2 = (and_ln306_2_fu_2102_p2 & and_ln306_1_fu_2097_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd106];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd96];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state100_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp2_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp2_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp2_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp2_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp3_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp3_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp3_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp3_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp3_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign bitcast_ln155_3_fu_1967_p1 = ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;

assign bitcast_ln155_5_fu_1982_p1 = ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4;

assign bitcast_ln155_fu_2012_p1 = ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4;

assign bitcast_ln201_1_fu_1869_p1 = largest_8_reg_2523;

assign bitcast_ln201_fu_2056_p1 = largest_1_reg_2632;

assign bitcast_ln444_1_fu_2007_p1 = xor_ln444_fu_2001_p2;

assign bitcast_ln444_fu_1997_p1 = ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;

assign c_2_fu_1113_p2 = (c_0_i_reg_410 + 3'd1);

assign c_fu_1146_p2 = (c12_0_i_reg_421 + 3'd1);

assign c_tmp_M_real_fu_1963_p1 = p_Result_25_fu_1955_p3;

assign d1_3_fu_1844_p3 = ((and_ln184_7_reg_2511[0:0] === 1'b1) ? d1_4_reg_2394 : d1_fu_1839_p3);

assign d1_4_fu_1366_p1 = p_Result_26_fu_1358_p3;

assign d1_fu_1839_p3 = ((and_ln179_1_reg_2505[0:0] === 1'b1) ? d2_5_reg_2406 : d1_4_reg_2394);

assign d2_4_fu_1856_p3 = ((and_ln184_7_reg_2511[0:0] === 1'b1) ? largest_9_reg_2419 : d2_fu_1851_p3);

assign d2_5_fu_1395_p1 = p_Result_27_fu_1387_p3;

assign d2_fu_1851_p3 = ((and_ln179_1_reg_2505[0:0] === 1'b1) ? largest_9_reg_2419 : d2_5_reg_2406);

assign d3_1_fu_2050_p3 = ((and_ln189_reg_2627[0:0] === 1'b1) ? d3_reg_2485 : largest_10_reg_2477);

assign d3_4_fu_1781_p3 = ((and_ln189_2_fu_1775_p2[0:0] === 1'b1) ? d3_7_reg_2433 : largest_9_reg_2419);

assign d3_5_fu_1817_p3 = ((and_ln179_1_fu_1715_p2[0:0] === 1'b1) ? d3_7_reg_2433 : d3_4_fu_1781_p3);

assign d3_6_fu_1863_p3 = ((and_ln184_7_reg_2511[0:0] === 1'b1) ? d3_7_reg_2433 : d3_5_reg_2518);

assign d3_7_fu_1453_p1 = p_Result_29_fu_1445_p3;

assign d3_fu_1618_p1 = p_Result_31_fu_1610_p3;

assign grp_fu_804_p1 = p_Result_26_fu_1358_p3;

assign grp_fu_825_p2 = ($signed(grp_fu_825_p0) + $signed(2'd3));

assign icmp_ln179_1_fu_1486_p2 = ((trunc_ln189_2_fu_1354_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_2_fu_1498_p2 = ((tmp_14_fu_1470_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_3_fu_1504_p2 = ((trunc_ln189_3_fu_1383_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_4_fu_1526_p2 = ((tmp_16_fu_1516_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_5_fu_1532_p2 = ((trunc_ln189_4_fu_1412_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_6_fu_1554_p2 = ((tmp_18_fu_1544_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_7_fu_1560_p2 = ((trunc_ln189_5_fu_1441_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_1480_p2 = ((tmp_13_fu_1460_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_1_fu_1639_p2 = ((trunc_ln189_fu_1580_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_2_fu_1661_p2 = ((tmp_4_fu_1651_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_3_fu_1667_p2 = ((trunc_ln189_1_fu_1606_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_1633_p2 = ((tmp_1_fu_1623_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln201_1_fu_2079_p2 = ((trunc_ln201_fu_2069_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln201_2_fu_1886_p2 = ((tmp_26_fu_1872_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln201_3_fu_1892_p2 = ((trunc_ln201_1_fu_1882_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln201_fu_2073_p2 = ((tmp_11_fu_2059_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln459_1_fu_1023_p2 = ((phi_ln459_reg_352 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_1017_p2 = ((phi_ln459_1_reg_364 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_1_fu_1061_p2 = ((phi_ln460_reg_375 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_1055_p2 = ((phi_ln460_1_reg_387 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln471_fu_1067_p2 = ((r_0_i_reg_398 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln472_fu_1107_p2 = ((c_0_i_reg_410 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln474_fu_1119_p2 = ((r_0_i_reg_398 == c_0_i_reg_410) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_1140_p2 = ((c12_0_i_reg_421 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln486_fu_1177_p2 = ((indvar_flatten_reg_432 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln490_1_fu_1210_p2 = ((add_ln513_1_fu_1204_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln490_fu_1167_p2 = ((j_0_i_reg_443 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln498_fu_1189_p2 = ((i_0_i_reg_454 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_1292_p2 = (($signed(zext_ln498_fu_1288_p1) > $signed(select_ln486_2_fu_1244_p3)) ? 1'b1 : 1'b0);

assign icmp_ln511_fu_2113_p2 = ((ap_phi_mux_k_0_i_phi_fu_649_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln513_fu_2125_p2 = ((ap_phi_mux_k_0_i_phi_fu_649_p4 < select_ln486_4_reg_2336) ? 1'b1 : 1'b0);

assign icmp_ln519_fu_2169_p2 = ((ap_phi_mux_k13_0_i_phi_fu_660_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_2185_p2 = (($signed(zext_ln519_fu_2181_p1) < $signed(add_ln521_1_reg_2711)) ? 1'b1 : 1'b0);

assign k_1_fu_2175_p2 = (ap_phi_mux_k13_0_i_phi_fu_660_p4 + 3'd1);

assign k_fu_2119_p2 = (ap_phi_mux_k_0_i_phi_fu_649_p4 + 3'd1);

assign largest_10_fu_1592_p1 = p_Result_30_fu_1584_p3;

assign largest_1_fu_2043_p3 = ((and_ln189_fu_2037_p2[0:0] === 1'b1) ? largest_10_reg_2477 : d3_reg_2485);

assign largest_6_fu_1787_p3 = ((and_ln189_2_fu_1775_p2[0:0] === 1'b1) ? largest_9_reg_2419 : d3_7_reg_2433);

assign largest_7_fu_1824_p3 = ((and_ln179_1_fu_1715_p2[0:0] === 1'b1) ? d1_4_reg_2394 : largest_6_fu_1787_p3);

assign largest_8_fu_1831_p3 = ((and_ln184_7_fu_1811_p2[0:0] === 1'b1) ? d2_5_reg_2406 : largest_7_fu_1824_p3);

assign largest_9_fu_1424_p1 = p_Result_28_fu_1416_p3;

assign or_ln179_1_fu_1510_p2 = (icmp_ln179_3_fu_1504_p2 | icmp_ln179_2_fu_1498_p2);

assign or_ln179_2_fu_1538_p2 = (icmp_ln179_5_fu_1532_p2 | icmp_ln179_4_fu_1526_p2);

assign or_ln179_3_fu_1566_p2 = (icmp_ln179_7_fu_1560_p2 | icmp_ln179_6_fu_1554_p2);

assign or_ln179_fu_1492_p2 = (icmp_ln179_fu_1480_p2 | icmp_ln179_1_fu_1486_p2);

assign or_ln189_1_fu_1673_p2 = (icmp_ln189_3_fu_1667_p2 | icmp_ln189_2_fu_1661_p2);

assign or_ln189_fu_1645_p2 = (icmp_ln189_fu_1633_p2 | icmp_ln189_1_fu_1639_p2);

assign or_ln201_1_fu_1898_p2 = (icmp_ln201_3_fu_1892_p2 | icmp_ln201_2_fu_1886_p2);

assign or_ln201_fu_2085_p2 = (icmp_ln201_fu_2073_p2 | icmp_ln201_1_fu_2079_p2);

assign p_Result_25_fu_1955_p3 = {{p_Result_s_fu_1948_p3}, {31'd1065353216}};

assign p_Result_26_fu_1358_p3 = {{1'd0}, {trunc_ln368_2_fu_1350_p1}};

assign p_Result_27_fu_1387_p3 = {{1'd0}, {trunc_ln368_3_fu_1379_p1}};

assign p_Result_28_fu_1416_p3 = {{1'd0}, {trunc_ln368_4_fu_1408_p1}};

assign p_Result_29_fu_1445_p3 = {{1'd0}, {trunc_ln368_5_fu_1437_p1}};

assign p_Result_30_fu_1584_p3 = {{1'd0}, {trunc_ln368_fu_1576_p1}};

assign p_Result_31_fu_1610_p3 = {{1'd0}, {trunc_ln368_1_fu_1602_p1}};

assign p_Result_s_fu_1948_p3 = p_Val2_39_reg_2389[32'd31];

assign p_Val2_34_fu_1598_p1 = Ri_M_imag_q1;

assign p_Val2_36_fu_1375_p1 = Ri_M_imag_q0;

assign p_Val2_37_fu_1404_p1 = Ri_M_real_q1;

assign p_Val2_38_fu_1433_p1 = Ri_M_imag_q1;

assign p_Val2_39_fu_1346_p1 = Ri_M_real_q0;

assign p_Val2_s_fu_1572_p1 = Ri_M_real_q1;

assign r_fu_1073_p2 = (r_0_i_reg_398 + 3'd1);

assign select_ln486_1_fu_1216_p3 = ((icmp_ln498_fu_1189_p2[0:0] === 1'b1) ? icmp_ln490_1_fu_1210_p2 : icmp_ln490_fu_1167_p2);

assign select_ln486_2_fu_1244_p3 = ((icmp_ln498_fu_1189_p2[0:0] === 1'b1) ? sub_ln499_fu_1232_p2 : sub_ln499_1_fu_1238_p2);

assign select_ln486_3_fu_1252_p3 = ((icmp_ln498_fu_1189_p2[0:0] === 1'b1) ? add_ln513_1_fu_1204_p2 : j_0_i_reg_443);

assign select_ln486_4_fu_1270_p3 = ((icmp_ln498_fu_1189_p2[0:0] === 1'b1) ? add_ln513_fu_1264_p2 : add_ln513_1_fu_1204_p2);

assign select_ln486_fu_1195_p3 = ((icmp_ln498_fu_1189_p2[0:0] === 1'b1) ? 2'd3 : i_0_i_reg_454);

assign sub_ln499_1_fu_1238_p2 = (j_0_i_reg_443 - zext_ln499_fu_1173_p1);

assign sub_ln499_fu_1232_p2 = (add_ln513_1_fu_1204_p2 - zext_ln499_1_fu_1224_p1);

assign tmp_11_fu_2059_p4 = {{bitcast_ln201_fu_2056_p1[30:23]}};

assign tmp_13_fu_1460_p4 = {{p_Val2_39_fu_1346_p1[30:23]}};

assign tmp_14_fu_1470_p4 = {{p_Val2_36_fu_1375_p1[30:23]}};

assign tmp_16_fu_1516_p4 = {{p_Val2_37_fu_1404_p1[30:23]}};

assign tmp_18_fu_1544_p4 = {{p_Val2_38_fu_1433_p1[30:23]}};

assign tmp_1_fu_1623_p4 = {{p_Val2_s_fu_1572_p1[30:23]}};

assign tmp_26_fu_1872_p4 = {{bitcast_ln201_1_fu_1869_p1[30:23]}};

assign tmp_3_fu_997_p3 = {{phi_ln459_reg_352}, {phi_ln459_1_reg_364}};

assign tmp_4_fu_1651_p4 = {{p_Val2_34_fu_1598_p1[30:23]}};

assign tmp_5_fu_1083_p3 = {{r_0_i_reg_398}, {2'd0}};

assign tmp_7_fu_1298_p3 = {{grp_fu_825_p2}, {2'd0}};

assign tmp_8_fu_1322_p3 = {{select_ln486_fu_1195_p3}, {2'd0}};

assign tmp_9_fu_1035_p3 = {{phi_ln460_reg_375}, {phi_ln460_1_reg_387}};

assign tmp_M_imag_2_fu_2022_p1 = xor_ln155_fu_2016_p2;

assign tmp_M_imag_4_fu_1977_p1 = xor_ln155_1_fu_1971_p2;

assign tmp_M_imag_6_fu_1992_p1 = xor_ln155_2_fu_1986_p2;

assign trunc_ln189_1_fu_1606_p1 = p_Val2_34_fu_1598_p1[22:0];

assign trunc_ln189_2_fu_1354_p1 = p_Val2_39_fu_1346_p1[22:0];

assign trunc_ln189_3_fu_1383_p1 = p_Val2_36_fu_1375_p1[22:0];

assign trunc_ln189_4_fu_1412_p1 = p_Val2_37_fu_1404_p1[22:0];

assign trunc_ln189_5_fu_1441_p1 = p_Val2_38_fu_1433_p1[22:0];

assign trunc_ln189_fu_1580_p1 = p_Val2_s_fu_1572_p1[22:0];

assign trunc_ln201_1_fu_1882_p1 = bitcast_ln201_1_fu_1869_p1[22:0];

assign trunc_ln201_fu_2069_p1 = bitcast_ln201_fu_2056_p1[22:0];

assign trunc_ln368_1_fu_1602_p1 = p_Val2_34_fu_1598_p1[30:0];

assign trunc_ln368_2_fu_1350_p1 = p_Val2_39_fu_1346_p1[30:0];

assign trunc_ln368_3_fu_1379_p1 = p_Val2_36_fu_1375_p1[30:0];

assign trunc_ln368_4_fu_1408_p1 = p_Val2_37_fu_1404_p1[30:0];

assign trunc_ln368_5_fu_1437_p1 = p_Val2_38_fu_1433_p1[30:0];

assign trunc_ln368_fu_1576_p1 = p_Val2_s_fu_1572_p1[30:0];

assign xor_ln155_1_fu_1971_p2 = (bitcast_ln155_3_fu_1967_p1 ^ 32'd2147483648);

assign xor_ln155_2_fu_1986_p2 = (bitcast_ln155_5_fu_1982_p1 ^ 32'd2147483648);

assign xor_ln155_fu_2016_p2 = (bitcast_ln155_fu_2012_p1 ^ 32'd2147483648);

assign xor_ln179_fu_1793_p2 = (1'd1 ^ and_ln179_1_fu_1715_p2);

assign xor_ln444_fu_2001_p2 = (bitcast_ln444_fu_1997_p1 ^ 32'd2147483648);

assign xor_ln486_fu_1282_p2 = (zext_ln486_1_fu_1278_p1 ^ 32'd4294967295);

assign zext_ln1027_1_fu_1043_p1 = tmp_9_fu_1035_p3;

assign zext_ln1027_fu_1005_p1 = tmp_3_fu_997_p3;

assign zext_ln1067_1_fu_1091_p1 = tmp_5_fu_1083_p3;

assign zext_ln1067_2_fu_1101_p1 = add_ln1067_fu_1095_p2;

assign zext_ln1067_3_fu_1125_p1 = c_0_i_reg_410;

assign zext_ln1067_4_fu_1134_p1 = add_ln1067_1_fu_1129_p2;

assign zext_ln1067_fu_1079_p1 = r_0_i_reg_398;

assign zext_ln114_1_fu_2139_p1 = add_ln114_fu_2134_p2;

assign zext_ln114_2_fu_2150_p1 = add_ln114_2_fu_2145_p2;

assign zext_ln114_3_fu_2190_p1 = ap_phi_mux_k13_0_i_phi_fu_660_p4;

assign zext_ln114_4_fu_2199_p1 = add_ln114_3_fu_2194_p2;

assign zext_ln114_5_fu_2210_p1 = add_ln114_4_fu_2205_p2;

assign zext_ln114_fu_2130_p1 = ap_phi_mux_k_0_i_phi_fu_649_p4;

assign zext_ln482_1_fu_1161_p1 = add_ln482_fu_1156_p2;

assign zext_ln482_fu_1152_p1 = c12_0_i_reg_421;

assign zext_ln486_1_fu_1278_p1 = select_ln486_3_fu_1252_p3;

assign zext_ln486_fu_1228_p1 = select_ln486_1_fu_1216_p3;

assign zext_ln498_fu_1288_p1 = select_ln486_fu_1195_p3;

assign zext_ln499_1_fu_1224_p1 = icmp_ln490_1_fu_1210_p2;

assign zext_ln499_fu_1173_p1 = icmp_ln490_fu_1167_p2;

assign zext_ln503_1_fu_1316_p1 = add_ln503_1_fu_1310_p2;

assign zext_ln503_2_fu_1330_p1 = tmp_8_fu_1322_p3;

assign zext_ln503_3_fu_1340_p1 = add_ln503_2_fu_1334_p2;

assign zext_ln503_fu_1306_p1 = tmp_7_fu_1298_p3;

assign zext_ln513_fu_1260_p1 = select_ln486_3_fu_1252_p3;

assign zext_ln519_fu_2181_p1 = ap_phi_mux_k13_0_i_phi_fu_660_p4;

assign zext_ln521_fu_2160_p1 = add_ln521_fu_2156_p2;

always @ (posedge ap_clk) begin
    zext_ln1067_1_reg_2257[1:0] <= 2'b00;
    zext_ln1067_1_reg_2257[5] <= 1'b0;
    zext_ln482_1_reg_2293[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln486_reg_2326[2:1] <= 2'b00;
    zext_ln498_reg_2346[2] <= 1'b0;
    zext_ln503_reg_2355[1:0] <= 2'b00;
    zext_ln503_reg_2355[4] <= 1'b0;
    zext_ln503_2_reg_2373[1:0] <= 2'b00;
    zext_ln503_2_reg_2373[4] <= 1'b0;
    d1_4_reg_2394[31] <= 1'b0;
    d2_5_reg_2406[31] <= 1'b0;
    largest_9_reg_2419[31] <= 1'b0;
    d3_7_reg_2433[31] <= 1'b0;
    largest_10_reg_2477[31] <= 1'b0;
    d3_reg_2485[31] <= 1'b0;
    d3_5_reg_2518[31] <= 1'b0;
    largest_8_reg_2523[31] <= 1'b0;
    largest_1_reg_2632[31] <= 1'b0;
end

endmodule //qrf_top_Loop_1_proc3
