/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [3:0] _02_;
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [34:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [11:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_7z[2] ? celloutsig_0_0z[5] : in_data[26];
  assign celloutsig_1_2z = ~in_data[182];
  assign celloutsig_1_6z = ~in_data[174];
  assign celloutsig_0_2z = ~_00_;
  reg [13:0] _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 14'h0000;
    else _07_ <= in_data[43:30];
  assign { _01_[13:6], _00_, _01_[4:0] } = _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 4'h0;
    else _02_ <= { _01_[7:6], _00_, celloutsig_0_27z };
  assign celloutsig_1_7z = { in_data[165:163], celloutsig_1_5z } / { 1'h1, celloutsig_1_0z[4], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_1z = { celloutsig_1_0z[3:0], celloutsig_1_0z } > { in_data[146:143], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_0z[5:3], in_data[174], celloutsig_1_6z } > { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_0_10z = { _01_[10:6], _00_, _01_[4:0] } > celloutsig_0_9z;
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, in_data[174], celloutsig_1_3z, celloutsig_1_2z } && { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_9z[4:0], celloutsig_0_4z } && { celloutsig_0_3z[8:4], celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_3z[8:1] || { _02_[3:2], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_3z[3:1] || celloutsig_1_3z[5:3];
  assign celloutsig_0_6z = { celloutsig_0_0z[8:5], celloutsig_0_2z } || celloutsig_0_4z[5:1];
  assign celloutsig_0_32z = { in_data[85:70], celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_5z } || { in_data[88:76], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_7z[1:0], celloutsig_1_1z, celloutsig_1_11z } < { in_data[166:165], in_data[174], in_data[174] };
  assign celloutsig_0_16z = { celloutsig_0_13z[3:1], celloutsig_0_2z, celloutsig_0_10z } < { celloutsig_0_9z[5:4], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_15z = celloutsig_0_8z & ~(celloutsig_0_2z);
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_4z = celloutsig_0_0z[12] ? { _01_[12:6], _00_, _01_[4] } : { in_data[83:78], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = in_data[174] ? { celloutsig_1_4z[1:0], celloutsig_1_7z, celloutsig_1_18z } : { celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_7z = celloutsig_0_6z ? { celloutsig_0_0z[14:12], celloutsig_0_5z, celloutsig_0_2z, 1'h1 } : celloutsig_0_3z[5:0];
  assign celloutsig_0_13z = celloutsig_0_6z ? { celloutsig_0_0z[8:6], celloutsig_0_12z } : { _01_[6], _00_, _01_[4:3] };
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_13z } != { celloutsig_0_9z[7:4], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_3z[7:6], celloutsig_0_4z } != celloutsig_0_0z[13:3];
  assign celloutsig_0_8z = { _01_[13:6], _00_, _01_[4:0], celloutsig_0_6z, celloutsig_0_4z[8:5], celloutsig_0_4z[3:0], celloutsig_0_3z } !== { celloutsig_0_3z[9:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_35z = ~ celloutsig_0_9z[8:6];
  assign celloutsig_1_0z = ~ in_data[112:107];
  assign celloutsig_0_12z = | { celloutsig_0_9z, celloutsig_0_0z[13:5] };
  assign celloutsig_0_31z = | celloutsig_0_21z[16:7];
  assign celloutsig_0_14z = ~^ celloutsig_0_9z[10:8];
  assign celloutsig_0_27z = ~^ { celloutsig_0_13z[2:0], celloutsig_0_18z };
  assign celloutsig_0_5z = ^ in_data[24:12];
  assign celloutsig_0_17z = ^ { celloutsig_0_3z[10:5], celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[69:54] >> in_data[21:6];
  assign celloutsig_0_3z = in_data[90:79] >> in_data[82:71];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >> { celloutsig_1_3z[5:4], celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_13z, _01_[13:6], _00_, _01_[4:0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_19z } >> { in_data[57:39], celloutsig_0_2z, celloutsig_0_12z, _01_[13:6], _00_, _01_[4:0] };
  assign celloutsig_0_9z = in_data[58:48] << { celloutsig_0_7z[5:1], celloutsig_0_7z };
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
