#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x182e180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17fd320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18046b0 .functor NOT 1, L_0x185a320, C4<0>, C4<0>, C4<0>;
L_0x185a100 .functor XOR 2, L_0x1859fc0, L_0x185a060, C4<00>, C4<00>;
L_0x185a210 .functor XOR 2, L_0x185a100, L_0x185a170, C4<00>, C4<00>;
v0x1856a40_0 .net *"_ivl_10", 1 0, L_0x185a170;  1 drivers
v0x1856b40_0 .net *"_ivl_12", 1 0, L_0x185a210;  1 drivers
v0x1856c20_0 .net *"_ivl_2", 1 0, L_0x1859f20;  1 drivers
v0x1856ce0_0 .net *"_ivl_4", 1 0, L_0x1859fc0;  1 drivers
v0x1856dc0_0 .net *"_ivl_6", 1 0, L_0x185a060;  1 drivers
v0x1856ef0_0 .net *"_ivl_8", 1 0, L_0x185a100;  1 drivers
v0x1856fd0_0 .net "a", 0 0, v0x18549e0_0;  1 drivers
v0x1857070_0 .net "b", 0 0, v0x1854a80_0;  1 drivers
v0x1857110_0 .net "c", 0 0, v0x1854b20_0;  1 drivers
v0x18571b0_0 .var "clk", 0 0;
v0x1857250_0 .net "d", 0 0, v0x1854c60_0;  1 drivers
v0x18572f0_0 .net "out_pos_dut", 0 0, L_0x1859d50;  1 drivers
v0x1857390_0 .net "out_pos_ref", 0 0, L_0x18589d0;  1 drivers
v0x1857430_0 .net "out_sop_dut", 0 0, L_0x1859250;  1 drivers
v0x18574d0_0 .net "out_sop_ref", 0 0, L_0x182f690;  1 drivers
v0x1857570_0 .var/2u "stats1", 223 0;
v0x1857610_0 .var/2u "strobe", 0 0;
v0x18577c0_0 .net "tb_match", 0 0, L_0x185a320;  1 drivers
v0x1857890_0 .net "tb_mismatch", 0 0, L_0x18046b0;  1 drivers
v0x1857930_0 .net "wavedrom_enable", 0 0, v0x1854f30_0;  1 drivers
v0x1857a00_0 .net "wavedrom_title", 511 0, v0x1854fd0_0;  1 drivers
L_0x1859f20 .concat [ 1 1 0 0], L_0x18589d0, L_0x182f690;
L_0x1859fc0 .concat [ 1 1 0 0], L_0x18589d0, L_0x182f690;
L_0x185a060 .concat [ 1 1 0 0], L_0x1859d50, L_0x1859250;
L_0x185a170 .concat [ 1 1 0 0], L_0x18589d0, L_0x182f690;
L_0x185a320 .cmp/eeq 2, L_0x1859f20, L_0x185a210;
S_0x18013e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17fd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1804a90 .functor AND 1, v0x1854b20_0, v0x1854c60_0, C4<1>, C4<1>;
L_0x1804e70 .functor NOT 1, v0x18549e0_0, C4<0>, C4<0>, C4<0>;
L_0x1805250 .functor NOT 1, v0x1854a80_0, C4<0>, C4<0>, C4<0>;
L_0x18054d0 .functor AND 1, L_0x1804e70, L_0x1805250, C4<1>, C4<1>;
L_0x181c250 .functor AND 1, L_0x18054d0, v0x1854b20_0, C4<1>, C4<1>;
L_0x182f690 .functor OR 1, L_0x1804a90, L_0x181c250, C4<0>, C4<0>;
L_0x1857e50 .functor NOT 1, v0x1854a80_0, C4<0>, C4<0>, C4<0>;
L_0x1857ec0 .functor OR 1, L_0x1857e50, v0x1854c60_0, C4<0>, C4<0>;
L_0x1857fd0 .functor AND 1, v0x1854b20_0, L_0x1857ec0, C4<1>, C4<1>;
L_0x1858090 .functor NOT 1, v0x18549e0_0, C4<0>, C4<0>, C4<0>;
L_0x1858160 .functor OR 1, L_0x1858090, v0x1854a80_0, C4<0>, C4<0>;
L_0x18581d0 .functor AND 1, L_0x1857fd0, L_0x1858160, C4<1>, C4<1>;
L_0x1858350 .functor NOT 1, v0x1854a80_0, C4<0>, C4<0>, C4<0>;
L_0x18583c0 .functor OR 1, L_0x1858350, v0x1854c60_0, C4<0>, C4<0>;
L_0x18582e0 .functor AND 1, v0x1854b20_0, L_0x18583c0, C4<1>, C4<1>;
L_0x1858550 .functor NOT 1, v0x18549e0_0, C4<0>, C4<0>, C4<0>;
L_0x1858650 .functor OR 1, L_0x1858550, v0x1854c60_0, C4<0>, C4<0>;
L_0x1858710 .functor AND 1, L_0x18582e0, L_0x1858650, C4<1>, C4<1>;
L_0x18588c0 .functor XNOR 1, L_0x18581d0, L_0x1858710, C4<0>, C4<0>;
v0x1803fe0_0 .net *"_ivl_0", 0 0, L_0x1804a90;  1 drivers
v0x18043e0_0 .net *"_ivl_12", 0 0, L_0x1857e50;  1 drivers
v0x18047c0_0 .net *"_ivl_14", 0 0, L_0x1857ec0;  1 drivers
v0x1804ba0_0 .net *"_ivl_16", 0 0, L_0x1857fd0;  1 drivers
v0x1804f80_0 .net *"_ivl_18", 0 0, L_0x1858090;  1 drivers
v0x1805360_0 .net *"_ivl_2", 0 0, L_0x1804e70;  1 drivers
v0x18055e0_0 .net *"_ivl_20", 0 0, L_0x1858160;  1 drivers
v0x1852f50_0 .net *"_ivl_24", 0 0, L_0x1858350;  1 drivers
v0x1853030_0 .net *"_ivl_26", 0 0, L_0x18583c0;  1 drivers
v0x1853110_0 .net *"_ivl_28", 0 0, L_0x18582e0;  1 drivers
v0x18531f0_0 .net *"_ivl_30", 0 0, L_0x1858550;  1 drivers
v0x18532d0_0 .net *"_ivl_32", 0 0, L_0x1858650;  1 drivers
v0x18533b0_0 .net *"_ivl_36", 0 0, L_0x18588c0;  1 drivers
L_0x7fde43c38018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1853470_0 .net *"_ivl_38", 0 0, L_0x7fde43c38018;  1 drivers
v0x1853550_0 .net *"_ivl_4", 0 0, L_0x1805250;  1 drivers
v0x1853630_0 .net *"_ivl_6", 0 0, L_0x18054d0;  1 drivers
v0x1853710_0 .net *"_ivl_8", 0 0, L_0x181c250;  1 drivers
v0x18537f0_0 .net "a", 0 0, v0x18549e0_0;  alias, 1 drivers
v0x18538b0_0 .net "b", 0 0, v0x1854a80_0;  alias, 1 drivers
v0x1853970_0 .net "c", 0 0, v0x1854b20_0;  alias, 1 drivers
v0x1853a30_0 .net "d", 0 0, v0x1854c60_0;  alias, 1 drivers
v0x1853af0_0 .net "out_pos", 0 0, L_0x18589d0;  alias, 1 drivers
v0x1853bb0_0 .net "out_sop", 0 0, L_0x182f690;  alias, 1 drivers
v0x1853c70_0 .net "pos0", 0 0, L_0x18581d0;  1 drivers
v0x1853d30_0 .net "pos1", 0 0, L_0x1858710;  1 drivers
L_0x18589d0 .functor MUXZ 1, L_0x7fde43c38018, L_0x18581d0, L_0x18588c0, C4<>;
S_0x1853eb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17fd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18549e0_0 .var "a", 0 0;
v0x1854a80_0 .var "b", 0 0;
v0x1854b20_0 .var "c", 0 0;
v0x1854bc0_0 .net "clk", 0 0, v0x18571b0_0;  1 drivers
v0x1854c60_0 .var "d", 0 0;
v0x1854d50_0 .var/2u "fail", 0 0;
v0x1854df0_0 .var/2u "fail1", 0 0;
v0x1854e90_0 .net "tb_match", 0 0, L_0x185a320;  alias, 1 drivers
v0x1854f30_0 .var "wavedrom_enable", 0 0;
v0x1854fd0_0 .var "wavedrom_title", 511 0;
E_0x180fd50/0 .event negedge, v0x1854bc0_0;
E_0x180fd50/1 .event posedge, v0x1854bc0_0;
E_0x180fd50 .event/or E_0x180fd50/0, E_0x180fd50/1;
S_0x18541e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1853eb0;
 .timescale -12 -12;
v0x1854420_0 .var/2s "i", 31 0;
E_0x180fbf0 .event posedge, v0x1854bc0_0;
S_0x1854520 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1853eb0;
 .timescale -12 -12;
v0x1854720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1854800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1853eb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18551b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17fd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1858b80 .functor AND 1, v0x1854b20_0, v0x1854c60_0, C4<1>, C4<1>;
L_0x1859080 .functor AND 1, L_0x1858e30, L_0x1858ed0, C4<1>, C4<1>;
L_0x1859190 .functor AND 1, L_0x1859080, v0x1854b20_0, C4<1>, C4<1>;
L_0x1859250 .functor OR 1, L_0x1858b80, L_0x1859190, C4<0>, C4<0>;
L_0x1859450 .functor OR 1, L_0x18593b0, v0x1854c60_0, C4<0>, C4<0>;
L_0x1859510 .functor AND 1, v0x1854b20_0, L_0x1859450, C4<1>, C4<1>;
L_0x18597f0 .functor AND 1, L_0x1859610, v0x1854a80_0, C4<1>, C4<1>;
L_0x18598b0 .functor OR 1, L_0x1859510, L_0x18597f0, C4<0>, C4<0>;
L_0x1859ab0 .functor OR 1, L_0x1859a10, v0x1854c60_0, C4<0>, C4<0>;
L_0x1859b70 .functor AND 1, v0x1854b20_0, L_0x1859ab0, C4<1>, C4<1>;
L_0x1859c90 .functor XNOR 1, L_0x18598b0, L_0x1859b70, C4<0>, C4<0>;
v0x1855370_0 .net *"_ivl_0", 0 0, L_0x1858b80;  1 drivers
v0x1855450_0 .net *"_ivl_13", 0 0, L_0x18593b0;  1 drivers
v0x1855510_0 .net *"_ivl_14", 0 0, L_0x1859450;  1 drivers
v0x1855600_0 .net *"_ivl_16", 0 0, L_0x1859510;  1 drivers
v0x18556e0_0 .net *"_ivl_19", 0 0, L_0x1859610;  1 drivers
v0x18557f0_0 .net *"_ivl_20", 0 0, L_0x18597f0;  1 drivers
v0x18558d0_0 .net *"_ivl_25", 0 0, L_0x1859a10;  1 drivers
v0x1855990_0 .net *"_ivl_26", 0 0, L_0x1859ab0;  1 drivers
v0x1855a70_0 .net *"_ivl_3", 0 0, L_0x1858e30;  1 drivers
v0x1855bc0_0 .net *"_ivl_30", 0 0, L_0x1859c90;  1 drivers
L_0x7fde43c38060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1855c80_0 .net *"_ivl_32", 0 0, L_0x7fde43c38060;  1 drivers
v0x1855d60_0 .net *"_ivl_5", 0 0, L_0x1858ed0;  1 drivers
v0x1855e20_0 .net *"_ivl_6", 0 0, L_0x1859080;  1 drivers
v0x1855f00_0 .net *"_ivl_8", 0 0, L_0x1859190;  1 drivers
v0x1855fe0_0 .net "a", 0 0, v0x18549e0_0;  alias, 1 drivers
v0x1856080_0 .net "b", 0 0, v0x1854a80_0;  alias, 1 drivers
v0x1856170_0 .net "c", 0 0, v0x1854b20_0;  alias, 1 drivers
v0x1856370_0 .net "d", 0 0, v0x1854c60_0;  alias, 1 drivers
v0x1856460_0 .net "out_pos", 0 0, L_0x1859d50;  alias, 1 drivers
v0x1856520_0 .net "out_sop", 0 0, L_0x1859250;  alias, 1 drivers
v0x18565e0_0 .net "pos0", 0 0, L_0x18598b0;  1 drivers
v0x18566a0_0 .net "pos1", 0 0, L_0x1859b70;  1 drivers
L_0x1858e30 .reduce/nor v0x18549e0_0;
L_0x1858ed0 .reduce/nor v0x1854a80_0;
L_0x18593b0 .reduce/nor v0x1854a80_0;
L_0x1859610 .reduce/nor v0x18549e0_0;
L_0x1859a10 .reduce/nor v0x18549e0_0;
L_0x1859d50 .functor MUXZ 1, L_0x7fde43c38060, L_0x18598b0, L_0x1859c90, C4<>;
S_0x1856820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17fd320;
 .timescale -12 -12;
E_0x17f99f0 .event anyedge, v0x1857610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1857610_0;
    %nor/r;
    %assign/vec4 v0x1857610_0, 0;
    %wait E_0x17f99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1853eb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1854d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1854df0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1853eb0;
T_4 ;
    %wait E_0x180fd50;
    %load/vec4 v0x1854e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1854d50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1853eb0;
T_5 ;
    %wait E_0x180fbf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %wait E_0x180fbf0;
    %load/vec4 v0x1854d50_0;
    %store/vec4 v0x1854df0_0, 0, 1;
    %fork t_1, S_0x18541e0;
    %jmp t_0;
    .scope S_0x18541e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1854420_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1854420_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x180fbf0;
    %load/vec4 v0x1854420_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1854420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1854420_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1853eb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x180fd50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1854c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1854a80_0, 0;
    %assign/vec4 v0x18549e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1854d50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1854df0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17fd320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18571b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1857610_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17fd320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18571b0_0;
    %inv;
    %store/vec4 v0x18571b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17fd320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1854bc0_0, v0x1857890_0, v0x1856fd0_0, v0x1857070_0, v0x1857110_0, v0x1857250_0, v0x18574d0_0, v0x1857430_0, v0x1857390_0, v0x18572f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17fd320;
T_9 ;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1857570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17fd320;
T_10 ;
    %wait E_0x180fd50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1857570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
    %load/vec4 v0x18577c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1857570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18574d0_0;
    %load/vec4 v0x18574d0_0;
    %load/vec4 v0x1857430_0;
    %xor;
    %load/vec4 v0x18574d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1857390_0;
    %load/vec4 v0x1857390_0;
    %load/vec4 v0x18572f0_0;
    %xor;
    %load/vec4 v0x1857390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1857570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1857570_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response12/top_module.sv";
