# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ALU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/nBit_ALU {E:/quartus_workspace/nBit_ALU/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
#  
vlog -reportprogress 300 -work work E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU_testBench
# 
# Top level modules:
# 	ALU_testBench
vlog -reportprogress 300 -work work E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU_testBench
# 
# Top level modules:
# 	ALU_testBench
vsim work.ALU_testBench
# vsim work.ALU_testBench 
# Loading work.ALU_testBench
# Loading work.ALU
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ALU_out'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ovf'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'isZero'".
#         Region: /ALU_testBench/U0
# Error loading design
vsim work.ALU_testBench
# vsim work.ALU_testBench 
# Loading work.ALU_testBench
# Loading work.ALU
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ALU_out'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ovf'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'isZero'".
#         Region: /ALU_testBench/U0
# Error loading design
vsim work.ALU_testBench
# vsim work.ALU_testBench 
# Loading work.ALU_testBench
# Loading work.ALU
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ALU_out'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'ovf'".
#         Region: /ALU_testBench/U0
# ** Error: (vsim-3053) E:/quartus_workspace/nBit_ALU/simulation/modelsim/ALU_testBench.v(32): Illegal output or inout port connection for "port 'isZero'".
#         Region: /ALU_testBench/U0
# Error loading design
