[Project]
Current Flow=generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=ec

[$LibMap$]
Active_lib=
xilinxun=
ec=.

[Library]
ec=.\ec.LIB

[Files]
/update_ec.do=-1

[Files.Data]
.\src\update_ec.do=Macro

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1

[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
