Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Jan 27 07:41:59 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupMuxDisplayAuto_timing_summary_routed.rpt -pb SupMuxDisplayAuto_timing_summary_routed.pb -rpx SupMuxDisplayAuto_timing_summary_routed.rpx -warn_on_violation
| Design       : SupMuxDisplayAuto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u5/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.972        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.972        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.416%)  route 2.744ns (79.584%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.888     8.588    u5/aux
    SLICE_X64Y23         FDRE                                         r  u5/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    u5/aux_reg_0
    SLICE_X64Y23         FDRE                                         r  u5/cuenta_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.560    u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.704ns (20.752%)  route 2.688ns (79.248%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.832     8.532    u5/aux
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    u5/aux_reg_0
    SLICE_X62Y27         FDRE                                         r  u5/cuenta_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    u5/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.635%)  route 2.550ns (78.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.694     8.393    u5/aux
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    u5/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.635%)  route 2.550ns (78.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.694     8.393    u5/aux
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    u5/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.635%)  route 2.550ns (78.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.694     8.393    u5/aux
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.635%)  route 2.550ns (78.365%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.694     8.393    u5/aux
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.704ns (22.668%)  route 2.402ns (77.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.545     8.245    u5/aux
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    u5/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.704ns (22.668%)  route 2.402ns (77.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.545     8.245    u5/aux
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.704ns (22.668%)  route 2.402ns (77.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.545     8.245    u5/aux
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 u5/cuenta_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.704ns (22.668%)  route 2.402ns (77.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  u5/cuenta_reg[6]/Q
                         net (fo=2, routed)           1.048     6.643    u5/cuenta[6]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.767 r  u5/cuenta[17]_i_2/O
                         net (fo=2, routed)           0.808     7.576    u5/cuenta[17]_i_2_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.700 r  u5/cuenta[17]_i_1/O
                         net (fo=18, routed)          0.545     8.245    u5/aux
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    u5/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X64Y23         FDRE                                         r  u5/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  u5/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.149     1.779    u5/cuenta[0]
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  u5/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u5/cuenta[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  u5/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X64Y23         FDRE                                         r  u5/cuenta_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121     1.587    u5/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u5/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X63Y23         FDRE                                         r  u5/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/aux_reg/Q
                         net (fo=4, routed)           0.168     1.775    u5/CLK
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.820    u5/aux_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X63Y23         FDRE                                         r  u5/aux_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     1.557    u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta[3]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u5/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.851    u5/plusOp_carry_n_5
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u5/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.133     1.739    u5/cuenta[7]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  u5/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.850    u5/plusOp_carry__0_n_5
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u5/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta[15]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u5/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.851    u5/plusOp_carry__2_n_5
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.134     1.740    u5/cuenta[11]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  u5/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.851    u5/plusOp_carry__1_n_5
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    u5/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta[3]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  u5/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.884    u5/plusOp_carry_n_4
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X62Y23         FDRE                                         r  u5/cuenta_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u5/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.133     1.739    u5/cuenta[7]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  u5/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.883    u5/plusOp_carry__0_n_4
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    u5/aux_reg_0
    SLICE_X62Y24         FDRE                                         r  u5/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    u5/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u5/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.133     1.740    u5/cuenta[15]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  u5/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.884    u5/plusOp_carry__2_n_4
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    u5/aux_reg_0
    SLICE_X62Y26         FDRE                                         r  u5/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    u5/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u5/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u5/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u5/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.134     1.740    u5/cuenta[11]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  u5/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.884    u5/plusOp_carry__1_n_4
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    u5/aux_reg_0
    SLICE_X62Y25         FDRE                                         r  u5/cuenta_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    u5/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   u5/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.933ns  (logic 6.194ns (36.577%)  route 10.740ns (63.423%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           1.141     9.040    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  u3/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.835    u3/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.217    11.175    u3/sg3[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.152    11.327 r  u3/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.862    13.189    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    16.933 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.933    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.799ns  (logic 5.953ns (35.437%)  route 10.846ns (64.563%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           0.989     8.888    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.012 r  u3/segmento_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.987     9.999    u3/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.123 r  u3/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.949    11.072    u3/sg3[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    11.196 r  u3/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.072    13.268    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.799 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.799    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.746ns  (logic 6.183ns (36.921%)  route 10.563ns (63.079%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           1.141     9.040    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  u3/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.835    u3/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.225    11.183    u3/sg3[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.146    11.329 r  u3/segmento_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678    13.007    segmento_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    16.746 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.746    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.619ns  (logic 6.168ns (37.116%)  route 10.451ns (62.884%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           0.989     8.888    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.012 r  u3/segmento_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.987     9.999    u3/segmento_OBUF[6]_inst_i_14_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.123 r  u3/segmento_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.949    11.072    u3/sg3[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153    11.225 r  u3/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.676    12.902    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    16.619 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.619    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.505ns  (logic 5.957ns (36.095%)  route 10.547ns (63.905%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           1.141     9.040    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  u3/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.835    u3/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.217    11.175    u3/sg3[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.299 r  u3/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670    12.969    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.505 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.505    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.502ns  (logic 5.951ns (36.062%)  route 10.551ns (63.938%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           1.141     9.040    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  u3/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.835    u3/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.225    11.183    u3/sg3[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.307 r  u3/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    12.973    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.502 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.502    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoEntrada[6]
                            (input port)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.293ns  (logic 5.926ns (36.372%)  route 10.367ns (63.628%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  DatoEntrada[6] (IN)
                         net (fo=0)                   0.000     0.000    DatoEntrada[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DatoEntrada_IBUF[6]_inst/O
                         net (fo=12, routed)          3.992     5.441    u3/DatoEntrada_IBUF[6]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.565 r  u3/segmento_OBUF[6]_inst_i_47/O
                         net (fo=8, routed)           1.016     6.582    u3/segmento_OBUF[6]_inst_i_47_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.148     6.730 r  u3/segmento_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           0.842     7.571    u3/segmento_OBUF[6]_inst_i_38_n_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.328     7.899 r  u3/segmento_OBUF[6]_inst_i_28/O
                         net (fo=7, routed)           1.141     9.040    u3/segmento_OBUF[6]_inst_i_28_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  u3/segmento_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.670     9.835    u3/segmento_OBUF[6]_inst_i_22_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  u3/segmento_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.846    10.805    u3/sg3[3]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.124    10.929 r  u3/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.860    12.789    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.293 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.293    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.375ns (61.040%)  route 2.792ns (38.960%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.927     1.445    u3/sg2[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.150     1.595 r  u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.460    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     7.167 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.167    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.417ns (61.837%)  route 2.726ns (38.163%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.917     1.435    u3/sg2[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.152     1.587 r  u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.809     3.396    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     7.143 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.143    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 4.141ns (59.835%)  route 2.780ns (40.165%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.927     1.445    u3/sg2[0]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     1.569 r  u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     3.422    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.921 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.921    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[1]/Q
                         net (fo=15, routed)          0.193     0.334    u3/sg2[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.042     0.376 r  u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u3/p_0_in[1]
    SLICE_X63Y24         FDCE                                         r  u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.330%)  route 0.243ns (56.670%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.243     0.384    u3/sg2[2]
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.045     0.429 r  u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.429    u3/p_0_in[2]
    SLICE_X63Y25         FDCE                                         r  u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.209ns (43.873%)  route 0.267ns (56.127%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.267     0.431    u3/sg2[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.476 r  u3/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.476    u3/cuenta[0]_i_1__0_n_0
    SLICE_X64Y25         FDCE                                         r  u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 0.210ns (12.216%)  route 1.506ns (87.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.506     1.715    u3/AR[0]
    SLICE_X63Y25         FDCE                                         f  u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.210ns (11.734%)  route 1.576ns (88.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.576     1.786    u3/AR[0]
    SLICE_X63Y24         FDCE                                         f  u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 0.210ns (11.206%)  route 1.660ns (88.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.660     1.870    u3/AR[0]
    SLICE_X64Y25         FDCE                                         f  u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.397ns (72.926%)  route 0.519ns (27.074%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.238     0.379    u3/sg2[2]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.424 r  u3/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.705    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.916 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.916    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.386ns (68.186%)  route 0.647ns (31.814%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.239     0.380    u3/sg2[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.425 r  u3/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.407     0.833    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.033 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.033    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.485ns (70.243%)  route 0.629ns (29.757%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.238     0.379    u3/sg2[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I0_O)        0.047     0.426 r  u3/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.817    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     2.114 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.114    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.457ns (68.841%)  route 0.659ns (31.159%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=9, routed)           0.239     0.380    u3/sg2[2]
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.046     0.426 r  u3/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.420     0.846    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     2.117 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.117    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------





