#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 26 17:30:59 2020
# Process ID: 24231
# Current directory: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1
# Command line: vivado -log z1top_fifo_display_bd_z1top_fifo_display_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top_fifo_display_bd_z1top_fifo_display_0_0.tcl
# Log file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/z1top_fifo_display_bd_z1top_fifo_display_0_0.vds
# Journal file: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source z1top_fifo_display_bd_z1top_fifo_display_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/digilent_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top z1top_fifo_display_bd_z1top_fifo_display_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'z1top_fifo_display_bd_z1top_fifo_display_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24525 
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:285]
WARNING: [Synth 8-2490] overwriting previous definition of module ASIC_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:335]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:285]
WARNING: [Synth 8-2490] overwriting previous definition of module ASIC_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:335]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:285]
WARNING: [Synth 8-2490] overwriting previous definition of module ASIC_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:335]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:27]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:49]
WARNING: [Synth 8-2490] overwriting previous definition of module REGISTER_R_CE [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:63]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:82]
WARNING: [Synth 8-2490] overwriting previous definition of module ASYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:112]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_ROM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:152]
WARNING: [Synth 8-2490] overwriting previous definition of module SYNC_RAM [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:225]
WARNING: [Synth 8-2490] overwriting previous definition of module XILINX_ASYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:285]
WARNING: [Synth 8-2490] overwriting previous definition of module ASIC_SYNC_RAM_DP [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:335]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.797 ; gain = 141.547 ; free physical = 4861 ; free virtual = 13255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display_bd_z1top_fifo_display_0_0' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/synth/z1top_fifo_display_bd_z1top_fifo_display_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'z1top_fifo_display' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:4]
	Parameter B_SAMPLE_CNT_MAX bound to: 20000 - type: integer 
	Parameter B_PULSE_CNT_MAX bound to: 200 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_LOGDEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 42 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/share/instsww/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (4#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 20000 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/synchronizer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (5#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/debouncer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 20000 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
	Parameter WRAPPING_CNT_WIDTH bound to: 16 - type: integer 
	Parameter SAT_CNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (6#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/edge_detector.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (7#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (8#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE' (9#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'pixel_stream' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:5]
	Parameter IMG_ADDR_WIDTH bound to: 19 - type: integer 
	Parameter IMG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_NUM_PIXELS bound to: 480000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
	Parameter DEPTH bound to: 480000 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: /home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/ucb_wheeler_hall_bin.mif - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:161]
INFO: [Synth 8-3876] $readmem data file '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/ucb_wheeler_hall_bin.mif' is read successfully [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:169]
INFO: [Synth 8-6155] done synthesizing module 'SYNC_ROM' (10#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:152]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized0' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
	Parameter N bound to: 19 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized0' (10#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R' (11#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pixel_stream' (12#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter LOGDEPTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter MEM_INIT_HEX_FILE bound to: (null) - type: string 
	Parameter MEM_INIT_BIN_FILE bound to: (null) - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:302]
INFO: [Synth 8-6155] done synthesizing module 'XILINX_ASYNC_RAM_DP' (13#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:285]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized1' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
	Parameter N bound to: 10 - type: integer 
	Parameter INIT bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized1' (13#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized2' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
	Parameter N bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized2' (13#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (14#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:4]
	Parameter H_ACTIVE_VIDEO bound to: 800 - type: integer 
	Parameter H_FRONT_PORCH bound to: 40 - type: integer 
	Parameter H_SYNC_WIDTH bound to: 128 - type: integer 
	Parameter H_BACK_PORCH bound to: 88 - type: integer 
	Parameter V_ACTIVE_VIDEO bound to: 600 - type: integer 
	Parameter V_FRONT_PORCH bound to: 1 - type: integer 
	Parameter V_SYNC_WIDTH bound to: 4 - type: integer 
	Parameter V_BACK_PORCH bound to: 23 - type: integer 
	Parameter H_FRAME bound to: 1056 - type: integer 
	Parameter V_FRAME bound to: 628 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized3' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
	Parameter N bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized3' (14#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v:63]
WARNING: [Synth 8-3848] Net pixel_stream_din_ready in module/entity display_controller does not have driver. [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (15#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v:4]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display' (16#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v:4]
INFO: [Synth 8-6155] done synthesizing module 'z1top_fifo_display_bd_z1top_fifo_display_0_0' (17#1) [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.srcs/sources_1/bd/z1top_fifo_display_bd/ip/z1top_fifo_display_bd_z1top_fifo_display_0_0/synth/z1top_fifo_display_bd_z1top_fifo_display_0_0.v:58]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din_ready
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[23]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[22]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[21]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[20]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[19]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[18]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[17]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[16]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[15]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[14]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[13]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[12]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[11]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[10]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[9]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[8]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[7]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[6]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[5]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[4]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[3]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[2]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[1]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din[0]
WARNING: [Synth 8-3331] design display_controller has unconnected port pixel_stream_din_valid
WARNING: [Synth 8-3331] design XILINX_ASYNC_RAM_DP has unconnected port rst
WARNING: [Synth 8-3331] design z1top_fifo_display has unconnected port LEDS[5]
WARNING: [Synth 8-3331] design z1top_fifo_display has unconnected port LEDS[4]
WARNING: [Synth 8-3331] design z1top_fifo_display has unconnected port SWITCHES[1]
WARNING: [Synth 8-3331] design z1top_fifo_display has unconnected port SWITCHES[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.418 ; gain = 454.168 ; free physical = 4684 ; free virtual = 13076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.418 ; gain = 454.168 ; free physical = 4686 ; free virtual = 13080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1949.418 ; gain = 462.168 ; free physical = 4686 ; free virtual = 13080
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7031] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 2571.984 ; gain = 1084.734 ; free physical = 4096 ; free virtual = 12636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module REGISTER_R_CE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SYNC_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module REGISTER_R_CE__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module REGISTER_R 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pixel_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
Module REGISTER_R_CE__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module REGISTER_R_CE__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module REGISTER_R_CE__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module z1top_fifo_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/FIFO/buffer/mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element inst/FIFO/buffer/mem_reg was removed. 
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[23] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[22] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[21] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[20] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[19] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[18] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[17] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[16] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[15] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[14] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[13] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[12] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[11] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[10] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[9] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[8] driven by constant 0
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[7] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[6] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[5] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[4] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[3] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[2] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[1] driven by constant 1
INFO: [Synth 8-3917] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has port video_out_pData[0] driven by constant 1
WARNING: [Synth 8-3331] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has unconnected port LEDS[5]
WARNING: [Synth 8-3331] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has unconnected port LEDS[4]
WARNING: [Synth 8-3331] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has unconnected port SWITCHES[1]
WARNING: [Synth 8-3331] design z1top_fifo_display_bd_z1top_fifo_display_0_0 has unconnected port SWITCHES[0]
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__0) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__1) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__2) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__3) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__4) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__5) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__6) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__7) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__8) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__9) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__10) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__11) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__12) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__13) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__14) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__15) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__16) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__17) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__18) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__19) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__20) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__21) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__22) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__23) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__24) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__25) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__26) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__27) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__28) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__29) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__30) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__31) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__32) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__33) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__34) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__35) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__36) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__37) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__38) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__39) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__40) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__41) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__42) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__43) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__44) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__45) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__46) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__47) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__48) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__49) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__50) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__51) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__52) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__53) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pixel_stream/img_memory/read_reg_val_reg_mux_sel__54) is unused and will be removed from module z1top_fifo_display_bd_z1top_fifo_display_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4388 ; free virtual = 12970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|SYNC_ROM    | read_reg_val_reg | 524288x8      | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4388 ; free virtual = 12970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4388 ; free virtual = 12970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |synchronizer  |         1|
|2     |debouncer     |         1|
|3     |edge_detector |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |debouncer     |     1|
|2     |edge_detector |     1|
|3     |synchronizer  |     1|
|4     |BUFG          |     2|
|5     |CARRY4        |    32|
|6     |LUT1          |     2|
|7     |LUT2          |     1|
|8     |LUT3          |     1|
|9     |LUT4          |    24|
|10    |LUT5          |    12|
|11    |LUT6          |     7|
|12    |PLLE2_ADV     |     1|
|13    |FDRE          |    68|
|14    |IBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------------+------+
|      |Instance               |Module                          |Cells |
+------+-----------------------+--------------------------------+------+
|1     |top                    |                                |   163|
|2     |  inst                 |z1top_fifo_display              |   163|
|3     |    blue_enable_r      |REGISTER_R_CE                   |     1|
|4     |    bp                 |button_parser                   |    16|
|5     |    clk_wiz            |clk_wiz                         |     4|
|6     |    display_controller |display_controller              |   139|
|7     |      x_pixel          |REGISTER_R_CE__parameterized3   |    68|
|8     |      y_pixel          |REGISTER_R_CE__parameterized3_3 |    71|
|9     |    gray_enable_r      |REGISTER_R_CE_0                 |     1|
|10    |    green_enable_r     |REGISTER_R_CE_1                 |     1|
|11    |    red_enable_r       |REGISTER_R_CE_2                 |     1|
+------+-----------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4403 ; free virtual = 12984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4404 ; free virtual = 12986
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2572.000 ; gain = 1084.750 ; free physical = 4418 ; free virtual = 13000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.125 ; gain = 0.000 ; free physical = 4246 ; free virtual = 12828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 2600.125 ; gain = 1113.012 ; free physical = 4372 ; free virtual = 12950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.125 ; gain = 0.000 ; free physical = 4372 ; free virtual = 12950
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/z1top_fifo_display_bd_z1top_fifo_display_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2656.160 ; gain = 56.035 ; free physical = 3801 ; free virtual = 12379
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.160 ; gain = 0.000 ; free physical = 3701 ; free virtual = 12279
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/z1top_fifo_display_proj/z1top_fifo_display_proj.runs/z1top_fifo_display_bd_z1top_fifo_display_0_0_synth_1/z1top_fifo_display_bd_z1top_fifo_display_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_fifo_display_bd_z1top_fifo_display_0_0_utilization_synth.rpt -pb z1top_fifo_display_bd_z1top_fifo_display_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 17:32:33 2020...
