Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a1858eab8d0a42c39a0be3a4c45e1dc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'crIn' [C:/Users/Vlad/Desktop/T4/T4.srcs/sim_1/new/TB.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regFileWithALU
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
