set top_level rec_net_core_top
set verilog_files [list \
                    ../src/rec_net_core.v \
                    ../src/mult_bin_tree.v\
                    ]
