// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of n0_1
//
// Generated
//  by:  wig
//  on:  Tue Apr  1 13:31:51 2008
//  cmd: /cygdrive/c/eclipse/MIX/mix_0.pl -strip -nodelta ../noassign.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: n0_1.v,v 1.1 2008/04/01 12:53:30 wig Exp $
// $Date: 2008/04/01 12:53:30 $
// $Log: n0_1.v,v $
// Revision 1.1  2008/04/01 12:53:30  wig
// Added testcase noassign for optimzeassignport feature
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.108 2007/04/26 06:35:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of n0_1
//

// No user `defines in this module


module n0_1
//
// Generated Module N0_1
//
	(
		input	wire		clk_i,
		input	wire		data_i,
		output	wire		ready_o,
		input	wire		clk2_i,
		input	wire		data2_i,
		output	wire		ready2_o
	);

// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//


endmodule
//
// End of Generated Module rtl of n0_1
//

//
//!End of Module/s
// --------------------------------------------------------------
