INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/b183r035m/Documents/workspace/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sources_1/new/Speeker_1ch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Speeker_1ch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/b183r035m/Documents/workspace/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sim_1/new/Speeker_1ch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Speeker_1ch_tb
