Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jan 13 21:38:03 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (134)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (134)
--------------------------------
 There are 134 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.645        0.000                      0                  208        0.031        0.000                      0                  208        2.000        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                               17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       61.479        0.000                      0                  208        0.157        0.000                      0                  208       32.052        0.000                       0                   136  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         77.749        0.000                      0                  208        0.157        0.000                      0                  208       40.190        0.000                       0                   136  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.645        0.000                      0                  208        0.031        0.000                      0                  208  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.645        0.000                      0                  208        0.031        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       61.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.479ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.714ns (48.765%)  route 1.801ns (51.235%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 63.630 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845    -0.847    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518    -0.329 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/Q
                         net (fo=7, routed)           1.248     0.919    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[1][4]
    SLICE_X108Y79        LUT2 (Prop_lut2_I0_O)        0.124     1.043 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.576 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.805 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[2]
                         net (fo=1, routed)           0.553     2.358    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_1
    SLICE_X107Y78        LUT6 (Prop_lut6_I4_O)        0.310     2.668 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.668    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    63.630    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/C
                         clock pessimism              0.608    64.238    
                         clock uncertainty           -0.121    64.117    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)        0.029    64.146    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                         64.146    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 61.479    

Slack (MET) :             61.687ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 63.635 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    63.635    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
                         clock pessimism              0.567    64.202    
                         clock uncertainty           -0.121    64.081    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    63.876    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         63.876    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 61.687    

Slack (MET) :             61.687ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 63.635 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    63.635    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/C
                         clock pessimism              0.567    64.202    
                         clock uncertainty           -0.121    64.081    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    63.876    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         63.876    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 61.687    

Slack (MET) :             61.687ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 63.635 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    63.635    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/C
                         clock pessimism              0.567    64.202    
                         clock uncertainty           -0.121    64.081    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    63.876    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         63.876    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 61.687    

Slack (MET) :             61.687ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 63.635 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    63.635    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/C
                         clock pessimism              0.567    64.202    
                         clock uncertainty           -0.121    64.081    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    63.876    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         63.876    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 61.687    

Slack (MET) :             61.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    63.631    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/C
                         clock pessimism              0.607    64.238    
                         clock uncertainty           -0.121    64.117    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    63.688    design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]
  -------------------------------------------------------------------
                         required time                         63.688    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 61.698    

Slack (MET) :             61.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    63.631    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                         clock pessimism              0.607    64.238    
                         clock uncertainty           -0.121    64.117    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    63.688    design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]
  -------------------------------------------------------------------
                         required time                         63.688    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 61.698    

Slack (MET) :             61.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    63.631    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/C
                         clock pessimism              0.607    64.238    
                         clock uncertainty           -0.121    64.117    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    63.688    design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]
  -------------------------------------------------------------------
                         required time                         63.688    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 61.698    

Slack (MET) :             61.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    63.631    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C
                         clock pessimism              0.607    64.238    
                         clock uncertainty           -0.121    64.117    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    63.688    design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                         63.688    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 61.698    

Slack (MET) :             61.752ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.369%)  route 2.071ns (74.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 63.628 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.600     1.934    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.669    63.628    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C
                         clock pessimism              0.607    64.235    
                         clock uncertainty           -0.121    64.114    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429    63.685    design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                         63.685    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 61.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[3]
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.482    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.325    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X109Y75        FDRE (Hold_fdre_C_D)         0.066    -0.487    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.317    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[1]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.059    -0.494    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.622    -0.586    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[9]
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.071    -0.499    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.070    -0.501    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.625    -0.583    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.325    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_0[6]
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.063    -0.507    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.316    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[2]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.052    -0.501    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/Q
                         net (fo=2, routed)           0.150    -0.293    design_1_i/top_0/inst/inst_i2s/temp_in[9]
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X110Y75        FDRE (Hold_fdre_C_D)         0.070    -0.480    design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/Q
                         net (fo=1, routed)           0.082    -0.338    design_1_i/top_0/inst/inst_pipe/inst_beep/reg_out_reg[0]
    SLICE_X109Y76        LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  design_1_i/top_0/inst/inst_pipe/inst_beep/o_dat__0/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/top_0/inst/inst_i2s/o_dat
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.091    -0.481    design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[7]
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.076    -0.495    design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y16   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X109Y84    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.749ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.714ns (48.765%)  route 1.801ns (51.235%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 79.906 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845    -0.847    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518    -0.329 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/Q
                         net (fo=7, routed)           1.248     0.919    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[1][4]
    SLICE_X108Y79        LUT2 (Prop_lut2_I0_O)        0.124     1.043 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.576 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.805 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[2]
                         net (fo=1, routed)           0.553     2.358    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_1
    SLICE_X107Y78        LUT6 (Prop_lut6_I4_O)        0.310     2.668 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.668    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    79.906    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/C
                         clock pessimism              0.608    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)        0.029    80.416    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                         80.416    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 77.749    

Slack (MET) :             77.957ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 77.957    

Slack (MET) :             77.957ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 77.957    

Slack (MET) :             77.957ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 77.957    

Slack (MET) :             77.957ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789     2.190    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                          -2.190    
  -------------------------------------------------------------------
                         slack                                 77.957    

Slack (MET) :             77.968ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 77.968    

Slack (MET) :             77.968ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 77.968    

Slack (MET) :             77.968ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 77.968    

Slack (MET) :             77.968ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656     1.990    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 77.968    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.369%)  route 2.071ns (74.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 79.904 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662     0.277    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124     0.401 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809     1.210    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124     1.334 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.600     1.934    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.669    79.904    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C
                         clock pessimism              0.607    80.511    
                         clock uncertainty           -0.127    80.384    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429    79.955    design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                         79.955    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                 78.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[3]
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.482    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.325    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X109Y75        FDRE (Hold_fdre_C_D)         0.066    -0.487    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.317    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[1]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.059    -0.494    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.622    -0.586    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[9]
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.071    -0.499    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.070    -0.501    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.625    -0.583    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.325    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_0[6]
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.063    -0.507    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.316    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[2]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.052    -0.501    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/Q
                         net (fo=2, routed)           0.150    -0.293    design_1_i/top_0/inst/inst_i2s/temp_in[9]
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X110Y75        FDRE (Hold_fdre_C_D)         0.070    -0.480    design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/Q
                         net (fo=1, routed)           0.082    -0.338    design_1_i/top_0/inst/inst_pipe/inst_beep/reg_out_reg[0]
    SLICE_X109Y76        LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  design_1_i/top_0/inst/inst_pipe/inst_beep/o_dat__0/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/top_0/inst/inst_i2s/o_dat
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.091    -0.481    design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[7]
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.076    -0.495    design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X109Y84    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y80    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y82    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X109Y83    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.645ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.515ns  (logic 1.714ns (48.765%)  route 1.801ns (51.235%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 258.942 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 243.293 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845   243.293    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518   243.811 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/Q
                         net (fo=7, routed)           1.248   245.059    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[1][4]
    SLICE_X108Y79        LUT2 (Prop_lut2_I0_O)        0.124   245.183 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000   245.183    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   245.716 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000   245.716    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   245.945 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[2]
                         net (fo=1, routed)           0.553   246.498    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_1
    SLICE_X107Y78        LUT6 (Prop_lut6_I4_O)        0.310   246.808 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1/O
                         net (fo=1, routed)           0.000   246.808    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671   258.942    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/C
                         clock pessimism              0.608   259.550    
                         clock uncertainty           -0.127   259.424    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)        0.029   259.453    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                        259.453    
                         arrival time                        -246.808    
  -------------------------------------------------------------------
                         slack                                 12.645    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 258.947 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789   246.330    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676   258.947    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
                         clock pessimism              0.567   259.514    
                         clock uncertainty           -0.127   259.388    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205   259.183    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        259.183    
                         arrival time                        -246.330    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 258.947 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789   246.330    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676   258.947    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/C
                         clock pessimism              0.567   259.514    
                         clock uncertainty           -0.127   259.388    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205   259.183    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        259.183    
                         arrival time                        -246.330    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 258.947 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789   246.330    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676   258.947    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/C
                         clock pessimism              0.567   259.514    
                         clock uncertainty           -0.127   259.388    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205   259.183    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        259.183    
                         arrival time                        -246.330    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 258.947 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789   246.330    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676   258.947    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/C
                         clock pessimism              0.567   259.514    
                         clock uncertainty           -0.127   259.388    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205   259.183    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        259.183    
                         arrival time                        -246.330    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809   245.350    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124   245.474 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656   246.131    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672   258.943    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/C
                         clock pessimism              0.607   259.550    
                         clock uncertainty           -0.127   259.424    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429   258.995    design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]
  -------------------------------------------------------------------
                         required time                        258.995    
                         arrival time                        -246.131    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809   245.350    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124   245.474 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656   246.131    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672   258.943    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                         clock pessimism              0.607   259.550    
                         clock uncertainty           -0.127   259.424    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429   258.995    design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]
  -------------------------------------------------------------------
                         required time                        258.995    
                         arrival time                        -246.131    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809   245.350    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124   245.474 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656   246.131    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672   258.943    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/C
                         clock pessimism              0.607   259.550    
                         clock uncertainty           -0.127   259.424    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429   258.995    design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]
  -------------------------------------------------------------------
                         required time                        258.995    
                         arrival time                        -246.131    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809   245.350    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124   245.474 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656   246.131    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672   258.943    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C
                         clock pessimism              0.607   259.550    
                         clock uncertainty           -0.127   259.424    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429   258.995    design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                        258.995    
                         arrival time                        -246.131    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.369%)  route 2.071ns (74.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 258.940 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 243.299 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851   243.299    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456   243.755 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662   244.418    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124   244.542 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809   245.350    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124   245.474 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.600   246.074    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.669   258.940    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C
                         clock pessimism              0.607   259.547    
                         clock uncertainty           -0.127   259.421    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429   258.992    design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                        258.992    
                         arrival time                        -246.075    
  -------------------------------------------------------------------
                         slack                                 12.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[3]
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.127    -0.425    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.355    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.325    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X109Y75        FDRE (Hold_fdre_C_D)         0.066    -0.360    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.317    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[1]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.059    -0.367    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.622    -0.586    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[9]
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.127    -0.443    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.071    -0.372    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.127    -0.444    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.070    -0.374    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.625    -0.583    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.325    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_0[6]
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.127    -0.443    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.063    -0.380    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.316    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[2]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.052    -0.374    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/Q
                         net (fo=2, routed)           0.150    -0.293    design_1_i/top_0/inst/inst_i2s/temp_in[9]
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.127    -0.423    
    SLICE_X110Y75        FDRE (Hold_fdre_C_D)         0.070    -0.353    design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/Q
                         net (fo=1, routed)           0.082    -0.338    design_1_i/top_0/inst/inst_pipe/inst_beep/reg_out_reg[0]
    SLICE_X109Y76        LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  design_1_i/top_0/inst/inst_pipe/inst_beep/o_dat__0/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/top_0/inst/inst_i2s/o_dat
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.127    -0.445    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.091    -0.354    design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[7]
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.127    -0.444    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.076    -0.368    design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.645ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.515ns  (logic 1.714ns (48.765%)  route 1.801ns (51.235%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 79.906 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 64.257 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845    64.257    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.518    64.775 f  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/Q
                         net (fo=7, routed)           1.248    66.023    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[1][4]
    SLICE_X108Y79        LUT2 (Prop_lut2_I0_O)        0.124    66.147 r  design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    66.147    design_1_i/top_0/inst/inst_pipe/inst_dist/i__carry_i_7__0_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.680 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    66.680    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    66.909 r  design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0/CO[2]
                         net (fo=1, routed)           0.553    67.462    design_1_i/top_0/inst/inst_pipe/inst_dist/_inferred__1/i__carry__0_n_1
    SLICE_X107Y78        LUT6 (Prop_lut6_I4_O)        0.310    67.772 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1/O
                         net (fo=1, routed)           0.000    67.772    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][2]_i_1_n_0
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    79.906    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X107Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]/C
                         clock pessimism              0.608    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X107Y78        FDRE (Setup_fdre_C_D)        0.029    80.416    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                         80.416    
                         arrival time                         -67.772    
  -------------------------------------------------------------------
                         slack                                 12.645    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789    67.294    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                         -67.294    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789    67.294    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                         -67.294    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789    67.294    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                         -67.294    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.031ns  (logic 0.580ns (19.136%)  route 2.451ns (80.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 79.911 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          1.789    67.294    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.676    79.911    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y68        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]/C
                         clock pessimism              0.567    80.478    
                         clock uncertainty           -0.127    80.351    
    SLICE_X110Y68        FDRE (Setup_fdre_C_CE)      -0.205    80.146    design_1_i/top_0/inst/inst_i2s/led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.146    
                         arrival time                         -67.294    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809    66.314    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124    66.438 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656    67.094    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[13]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                         -67.094    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809    66.314    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124    66.438 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656    67.094    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[15]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                         -67.094    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809    66.314    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124    66.438 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656    67.094    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[5]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                         -67.094    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.866%)  route 2.127ns (75.134%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809    66.314    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124    66.438 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.656    67.094    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.672    79.907    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]/C
                         clock pessimism              0.607    80.514    
                         clock uncertainty           -0.127    80.387    
    SLICE_X110Y77        FDRE (Setup_fdre_C_R)       -0.429    79.958    design_1_i/top_0/inst/inst_i2s/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                         79.958    
                         arrival time                         -67.094    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.369%)  route 2.071ns (74.631%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 79.904 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 64.263 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    64.263    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    64.719 r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/Q
                         net (fo=4, routed)           0.662    65.381    design_1_i/top_0/inst/inst_i2s/cnt_bclk[0]
    SLICE_X113Y78        LUT3 (Prop_lut3_I2_O)        0.124    65.505 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_1/O
                         net (fo=46, routed)          0.809    66.314    design_1_i/top_0/inst/inst_i2s/p_0_in_1
    SLICE_X112Y75        LUT6 (Prop_lut6_I4_O)        0.124    66.438 r  design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1/O
                         net (fo=15, routed)          0.600    67.038    design_1_i/top_0/inst/inst_i2s/temp_in[15]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.669    79.904    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C
                         clock pessimism              0.607    80.511    
                         clock uncertainty           -0.127    80.384    
    SLICE_X113Y75        FDRE (Setup_fdre_C_R)       -0.429    79.955    design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                         79.955    
                         arrival time                         -67.038    
  -------------------------------------------------------------------
                         slack                                 12.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[3]/Q
                         net (fo=1, routed)           0.118    -0.324    design_1_i/top_0/inst/inst_i2s/reg_in[3]
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]/C
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.127    -0.425    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.070    -0.355    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/Q
                         net (fo=1, routed)           0.118    -0.325    design_1_i/top_0/inst/inst_i2s/reg_in[4]
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X109Y75        FDRE (Hold_fdre_C_D)         0.066    -0.360    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.702%)  route 0.127ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.317    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[1]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.059    -0.367    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.622    -0.586    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[9]/Q
                         net (fo=2, routed)           0.126    -0.318    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[9]
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.127    -0.443    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.071    -0.372    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y77        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[14]/Q
                         net (fo=2, routed)           0.121    -0.319    design_1_i/top_0/inst/inst_i2s/temp_in[14]
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.127    -0.444    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.070    -0.374    design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.625    -0.583    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X109Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][6]/Q
                         net (fo=1, routed)           0.116    -0.325    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0]_0[6]
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y77        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.127    -0.443    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.063    -0.380    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.316    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][13]_0[2]
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.889    -0.826    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.127    -0.426    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.052    -0.374    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[9]/Q
                         net (fo=2, routed)           0.150    -0.293    design_1_i/top_0/inst/inst_i2s/temp_in[9]
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C
                         clock pessimism              0.274    -0.550    
                         clock uncertainty            0.127    -0.423    
    SLICE_X110Y75        FDRE (Hold_fdre_C_D)         0.070    -0.353    design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/Q
                         net (fo=1, routed)           0.082    -0.338    design_1_i/top_0/inst/inst_pipe/inst_beep/reg_out_reg[0]
    SLICE_X109Y76        LUT4 (Prop_lut4_I0_O)        0.045    -0.293 r  design_1_i/top_0/inst/inst_pipe/inst_beep/o_dat__0/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/top_0/inst/inst_i2s/o_dat
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.890    -0.825    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.127    -0.445    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.091    -0.354    design_1_i/top_0/inst/inst_i2s/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.307    design_1_i/top_0/inst/inst_i2s/temp_in[7]
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.127    -0.444    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.076    -0.368    design_1_i/top_0/inst/inst_i2s/reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.060    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    42.165 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    43.450    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    35.691 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    37.897    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    37.998 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         3.166    41.164    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    44.692 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.692    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 4.026ns (36.484%)  route 7.010ns (63.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           7.010     6.620    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    10.191 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.191    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.044ns (36.658%)  route 6.988ns (63.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           6.988     6.599    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588    10.187 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.187    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.018ns  (logic 5.626ns (51.059%)  route 5.392ns (48.941%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.798 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.799     2.597    design_1_i/top_0/inst/inst_i2s/abs_data0[13]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.321     2.918 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           3.556     6.474    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.695    10.169 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.169    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 5.505ns (50.950%)  route 5.300ns (49.050%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.775 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.801     2.576    design_1_i/top_0/inst/inst_i2s/abs_data0[12]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.306     2.882 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           3.462     6.343    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612     9.955 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.955    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 5.578ns (57.322%)  route 4.153ns (42.678%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.910 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.974     2.884    design_1_i/top_0/inst/inst_i2s/abs_data0[14]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.303     3.187 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           2.142     5.329    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.553     8.882 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.882    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.058ns (42.063%)  route 5.589ns (57.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.848    -0.844    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           5.589     5.201    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     8.803 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.803    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 3.997ns (60.164%)  route 2.647ns (39.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845    -0.847    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           2.647     2.256    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.797 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.797    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 3.997ns (63.190%)  route 2.329ns (36.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=3, routed)           2.329     1.943    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.485 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.485    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.045ns (65.693%)  route 2.113ns (34.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           2.113     1.785    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     5.313 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.421ns (74.823%)  route 0.478ns (25.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           0.478     0.035    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.314 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.314    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.392ns (72.746%)  route 0.522ns (27.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.522     0.102    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.330 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.383ns (68.583%)  route 0.634ns (31.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=3, routed)           0.634     0.193    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.435 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.435    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.383ns (64.275%)  route 0.769ns (35.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           0.769     0.325    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.567 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.567    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.440ns (65.929%)  route 0.744ns (34.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.193    -0.249    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.551     0.347    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.254     1.600 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.600    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.447ns (51.723%)  route 1.351ns (48.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.193    -0.249    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.048    -0.201 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           1.157     0.956    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.258     2.214 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.214    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.498ns (53.254%)  route 1.315ns (46.746%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.197    -0.245    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           1.118     0.917    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.229 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.229    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.443ns (39.717%)  route 2.190ns (60.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.190     1.750    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.052 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.052    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.311ns  (logic 1.412ns (32.745%)  route 2.900ns (67.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.900     2.457    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     3.728 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     32.552    32.552 f  
    K17                                               0.000    32.552 f  sysclk (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    34.027 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.312    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    27.553 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    29.759    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.860 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         3.166    33.026    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    36.554 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    36.554    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.036ns  (logic 4.026ns (36.484%)  route 7.010ns (63.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           7.010     6.620    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    10.191 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.191    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.044ns (36.658%)  route 6.988ns (63.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456    -0.389 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[21]/Q
                         net (fo=2, routed)           6.988     6.599    led5_rgb_OBUF[2]
    Y11                  OBUF (Prop_obuf_I_O)         3.588    10.187 r  led5_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.187    led5_rgb[2]
    Y11                                                               r  led5_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.018ns  (logic 5.626ns (51.059%)  route 5.392ns (48.941%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.798 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.799     2.597    design_1_i/top_0/inst/inst_i2s/abs_data0[13]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.321     2.918 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           3.556     6.474    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.695    10.169 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.169    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 5.505ns (50.950%)  route 5.300ns (49.050%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.775 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.801     2.576    design_1_i/top_0/inst/inst_i2s/abs_data0[12]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.306     2.882 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           3.462     6.343    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         3.612     9.955 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.955    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 5.578ns (57.322%)  route 4.153ns (42.678%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.843    -0.849    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X109Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    -0.393 f  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[0]/Q
                         net (fo=2, routed)           0.318    -0.075    design_1_i/top_0/inst/inst_i2s/Q[0]
    SLICE_X110Y75        LUT1 (Prop_lut1_I0_O)        0.124     0.049 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.719     0.768    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_12_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.348 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_7_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.462 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.462    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_2_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.576 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.576    design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0_i_1_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.910 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.974     2.884    design_1_i/top_0/inst/inst_i2s/abs_data0[14]
    SLICE_X112Y78        LUT3 (Prop_lut3_I0_O)        0.303     3.187 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           2.142     5.329    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.553     8.882 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.882    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.058ns (42.063%)  route 5.589ns (57.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.848    -0.844    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.456    -0.388 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           5.589     5.201    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         3.602     8.803 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.803    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 3.997ns (60.164%)  route 2.647ns (39.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.845    -0.847    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.456    -0.391 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           2.647     2.256    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.797 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.797    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 3.997ns (63.190%)  route 2.329ns (36.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.851    -0.841    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=3, routed)           2.329     1.943    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.485 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.485    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.045ns (65.693%)  route 2.113ns (34.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.847    -0.845    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           2.113     1.785    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     5.313 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     5.313    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.421ns (74.823%)  route 0.478ns (25.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           0.478     0.035    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.314 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.314    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.392ns (72.746%)  route 0.522ns (27.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/Q
                         net (fo=1, routed)           0.522     0.102    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.330 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.383ns (68.583%)  route 0.634ns (31.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/bclk_reg/Q
                         net (fo=3, routed)           0.634     0.193    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.435 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.435    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.383ns (64.275%)  route 0.769ns (35.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.623    -0.585    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y74        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  design_1_i/top_0/inst/inst_i2s/lrclk_reg/Q
                         net (fo=4, routed)           0.769     0.325    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.567 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.567    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.440ns (65.929%)  route 0.744ns (34.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.193    -0.249    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.045    -0.204 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[2]_INST_0/O
                         net (fo=1, routed)           0.551     0.347    led6_rgb_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.254     1.600 r  led6_rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.600    led6_rgb[2]
    V16                                                               r  led6_rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.447ns (51.723%)  route 1.351ns (48.277%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.193    -0.249    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.048    -0.201 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[1]_INST_0/O
                         net (fo=1, routed)           1.157     0.956    led6_rgb_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.258     2.214 r  led6_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.214    led6_rgb[1]
    F17                                                               r  led6_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led6_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.498ns (53.254%)  route 1.315ns (46.746%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X111Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[15]/Q
                         net (fo=3, routed)           0.197    -0.245    design_1_i/top_0/inst/inst_i2s/rx_dat_reg_n_0_[15]
    SLICE_X112Y78        LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/top_0/inst/inst_i2s/led6_rgb[0]_INST_0/O
                         net (fo=1, routed)           1.118     0.917    led6_rgb_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.312     2.229 r  led6_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.229    led6_rgb[0]
    M17                                                               r  led6_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.633ns  (logic 1.443ns (39.717%)  route 2.190ns (60.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.626    -0.582    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[19]/Q
                         net (fo=2, routed)           2.190     1.750    led5_rgb_OBUF[0]
    Y12                  OBUF (Prop_obuf_I_O)         1.302     3.052 r  led5_rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.052    led5_rgb[0]
    Y12                                                               r  led5_rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led5_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.311ns  (logic 1.412ns (32.745%)  route 2.900ns (67.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.624    -0.584    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y73        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  design_1_i/top_0/inst/inst_i2s/led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.900     2.457    led5_rgb_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         1.271     3.728 r  led5_rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    led5_rgb[1]
    T5                                                                r  led5_rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K17                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    26.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    20.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    22.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    22.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    24.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.693ns (32.525%)  route 3.512ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.875     5.206    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.674    -1.471    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.693ns (33.073%)  route 3.426ns (66.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.789     5.119    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    -1.474    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.693ns (33.073%)  route 3.426ns (66.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.789     5.119    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    -1.474    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/bclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.292ns (32.801%)  route 0.598ns (67.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.598     0.845    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  design_1_i/top_0/inst/inst_i2s/temp_in[10]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/top_0/inst/inst_i2s/temp_in[10]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.292ns (31.696%)  route 0.629ns (68.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.629     0.876    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.045     0.921 r  design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.292ns (31.185%)  route 0.644ns (68.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.644     0.891    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.045     0.936 r  design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.336ns (35.481%)  route 0.611ns (64.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.611     0.947    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.293ns  (logic 1.721ns (32.520%)  route 3.571ns (67.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/rst
    SLICE_X108Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.358 r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1/O
                         net (fo=17, routed)          0.934     5.293    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt[0]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.675    -1.470    design_1_i/top_0/inst/inst_debouncer/inst_deb_0/clk_out1
    SLICE_X109Y82        FDRE                                         r  design_1_i/top_0/inst/inst_debouncer/inst_deb_0/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.693ns (32.525%)  route 3.512ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.875     5.206    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.674    -1.471    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/pure_data_reg[2][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.139ns  (logic 1.693ns (32.950%)  route 3.445ns (67.050%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.808     5.139    design_1_i/top_0/inst/inst_pipe/inst_dist/E[0]
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.668    -1.477    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X108Y76        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.693ns (33.073%)  route 3.426ns (66.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.789     5.119    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    -1.474    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.693ns (33.073%)  route 3.426ns (66.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  rst_IBUF_inst/O
                         net (fo=70, routed)          2.637     4.206    design_1_i/top_0/inst/inst_pipe/inst_dist/rst
    SLICE_X108Y82        LUT1 (Prop_lut1_I0_O)        0.124     4.330 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data[2][2]_i_1/O
                         net (fo=20, routed)          0.789     5.119    design_1_i/top_0/inst/inst_pipe/inst_delay/E[0]
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         1.671    -1.474    design_1_i/top_0/inst/inst_pipe/inst_delay/clk_out1
    SLICE_X106Y78        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[2][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/bclk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/bclk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.336ns (38.757%)  route 0.531ns (61.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.531     0.867    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.896    -0.819    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y78        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/cnt_bclk_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.292ns (32.801%)  route 0.598ns (67.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.598     0.845    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  design_1_i/top_0/inst/inst_i2s/temp_in[10]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/top_0/inst/inst_i2s/temp_in[10]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[10]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.292ns (31.696%)  route 0.629ns (68.304%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.629     0.876    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X113Y75        LUT6 (Prop_lut6_I0_O)        0.045     0.921 r  design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/top_0/inst/inst_i2s/temp_in[1]_i_1_n_0
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[1]/C

Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.292ns (31.185%)  route 0.644ns (68.815%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=16, routed)          0.644     0.891    design_1_i/top_0/inst/inst_i2s/ac_recdat
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.045     0.936 r  design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/top_0/inst/inst_i2s/temp_in[3]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X112Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_in_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.336ns (35.481%)  route 0.611ns (64.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.611     0.947    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.893    -0.822    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X113Y76        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.336ns (34.128%)  route 0.649ns (65.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  rst_IBUF_inst/O
                         net (fo=70, routed)          0.649     0.985    design_1_i/top_0/inst/inst_i2s/rst
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=135, routed)         0.892    -0.823    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X110Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[9]/C





