#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  5 09:44:06 2022
# Process ID: 288
# Current directory: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1
# Command line: vivado.exe -log system_fc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fc_0_0.tcl
# Log file: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/system_fc_0_0.vds
# Journal file: C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_fc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Epoch/Desktop/FC/solution2_pipeline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado_tools_2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top system_fc_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 987.371 ; gain = 235.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fc_0_0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/synth/system_fc_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'fc' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 17'b10000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IN_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IN_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_IN_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_W_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_W_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_W_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_IN_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_W_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_B_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_OUT_R_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:494]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:657]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'fc_CTRL_s_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_CTRL_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_IN_V_CTRL bound to: 6'b010100 
	Parameter ADDR_WEIGHT_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_WEIGHT_V_CTRL bound to: 6'b011100 
	Parameter ADDR_BIAS_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_BIAS_V_CTRL bound to: 6'b100100 
	Parameter ADDR_OUT_V_DATA_0 bound to: 6'b101000 
	Parameter ADDR_OUT_V_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_CTRL_s_axi.v:212]
INFO: [Synth 8-6155] done synthesizing module 'fc_CTRL_s_axi' (1#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_throttl' (2#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_fifo' (3#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_decoder' (4#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_reg_slice' (5#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_fifo__parameterized0' (5#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_buffer' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_fifo__parameterized1' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_fifo__parameterized2' (6#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_write' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_buffer__parameterized0' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_IN_r_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_reg_slice__parameterized0' (7#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi_read' (8#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'fc_IN_r_m_axi' (9#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_throttl' (10#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_fifo' (11#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_decoder' (12#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_reg_slice' (13#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_fifo__parameterized0' (13#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_buffer' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_fifo__parameterized1' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_fifo__parameterized2' (14#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_write' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_buffer__parameterized0' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_W_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_reg_slice__parameterized0' (15#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi_read' (16#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'fc_W_m_axi' (17#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_throttl' (18#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_fifo' (19#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_decoder' (20#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_reg_slice' (21#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_fifo__parameterized0' (21#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_buffer' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_fifo__parameterized1' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_fifo__parameterized2' (22#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_write' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_buffer__parameterized0' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_B_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_reg_slice__parameterized0' (23#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi_read' (24#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'fc_B_m_axi' (25#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_throttl' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_throttl' (26#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_write' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_fifo' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_fifo' (27#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_decoder' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_decoder' (28#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_reg_slice' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_reg_slice' (29#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized0' (29#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_buffer' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_buffer' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized1' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized1' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized2' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_fifo__parameterized2' (30#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_write' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_read' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_buffer__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_buffer__parameterized0' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'fc_OUT_r_m_axi_reg_slice__parameterized0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_reg_slice__parameterized0' (31#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi_read' (32#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'fc_OUT_r_m_axi' (33#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'fc_mul_mul_16s_16bkb' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_mul_mul_16s_16bkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_mul_mul_16s_16bkb_DSP48_0' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_mul_mul_16s_16bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fc_mul_mul_16s_16bkb_DSP48_0' (34#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_mul_mul_16s_16bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fc_mul_mul_16s_16bkb' (35#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_mul_mul_16s_16bkb.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1865]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1869]
INFO: [Synth 8-6155] done synthesizing module 'fc' (36#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_fc_0_0' (37#1) [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/synth/system_fc_0_0.v:60]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design fc_OUT_r_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fc_B_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design fc_B_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fc_W_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fc_W_m_axi has unconnected port I_AWID[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.219 ; gain = 356.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.219 ; gain = 356.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.219 ; gain = 356.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1109.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/constraints/fc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/constraints/fc_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1231.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1247.242 ; gain = 16.070
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fc_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fc_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_IN_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_IN_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_IN_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_W_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_W_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_W_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_B_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_B_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_B_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_OUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc_OUT_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fc_OUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'W_addr_reg_666_reg[31:31]' into 'B_addr_reg_660_reg[31:31]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1907]
INFO: [Synth 8-4471] merging register 'IN_addr_reg_672_reg[31:31]' into 'B_addr_reg_660_reg[31:31]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1908]
INFO: [Synth 8-4471] merging register 'p_cast11_reg_678_reg[31:31]' into 'B_addr_reg_660_reg[31:31]' [c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ipshared/7934/hdl/verilog/fc.v:1731]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fc_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fc_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_IN_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_IN_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_W_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_W_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_B_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_OUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fc_OUT_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   2 Input     20 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 36    
	   2 Input      6 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 41    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 24    
	               35 Bit    Registers := 12    
	               32 Bit    Registers := 59    
	               31 Bit    Registers := 5     
	               20 Bit    Registers := 8     
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 24    
	                8 Bit    Registers := 36    
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 244   
+---RAMs : 
	               8K Bit         RAMs := 4     
	               4K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 16    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 36    
	   4 Input      8 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   2 Input      2 Bit        Muxes := 173   
	   3 Input      2 Bit        Muxes := 40    
	   5 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 293   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fc_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fc_IN_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fc_IN_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fc_IN_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_IN_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fc_W_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fc_W_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fc_W_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_W_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fc_B_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fc_B_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fc_B_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_B_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fc_OUT_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fc_OUT_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fc_OUT_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fc_OUT_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register W_addr_read_reg_717_reg is absorbed into DSP fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p.
DSP Report: register IN_addr_read_reg_712_reg is absorbed into DSP fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p.
DSP Report: operator fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p is absorbed into DSP fc_mul_mul_16s_16bkb_U1/fc_mul_mul_16s_16bkb_DSP48_0_U/p.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/fc_OUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_OUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/fc_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_B_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'inst/fc_W_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/fc_IN_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (fc_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fc.
WARNING: [Synth 8-3332] Sequential element (fc_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fc.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fc_IN_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fc_IN_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fc_W_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fc_W_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fc_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fc_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module fc_OUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module fc_OUT_r_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/fc_IN_r_m_axi_U  | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_W_m_axi_U     | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_B_m_axi_U     | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_OUT_r_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fc          | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 1247.242 ; gain = 494.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:05 . Memory (MB): peak = 1250.969 ; gain = 498.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/fc_IN_r_m_axi_U  | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_W_m_axi_U     | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_B_m_axi_U     | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/fc_OUT_r_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/fc_IN_r_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fc_W_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fc_B_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/fc_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1273.254 ; gain = 520.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.016 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.016 ; gain = 526.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.016 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.016 ; gain = 526.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.059 ; gain = 526.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.059 ; gain = 526.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fc          | icmp_ln12_1_reg_722_pp0_iter8_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   153|
|2     |DSP48E1_1  |     1|
|3     |LUT1       |    48|
|4     |LUT2       |   318|
|5     |LUT3       |   614|
|6     |LUT4       |   324|
|7     |LUT5       |   219|
|8     |LUT6       |   371|
|9     |RAMB18E1   |     3|
|10    |RAMB18E1_1 |     1|
|11    |SRL16E     |   165|
|12    |FDRE       |  2469|
|13    |FDSE       |    24|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------------------+------+
|      |Instance                             |Module                                   |Cells |
+------+-------------------------------------+-----------------------------------------+------+
|1     |top                                  |                                         |  4710|
|2     |  inst                               |fc                                       |  4710|
|3     |    fc_B_m_axi_U                     |fc_B_m_axi                               |   972|
|4     |      bus_read                       |fc_B_m_axi_read                          |   972|
|5     |        buff_rdata                   |fc_B_m_axi_buffer__parameterized0        |   190|
|6     |        \bus_wide_gen.fifo_burst     |fc_B_m_axi_fifo                          |    69|
|7     |        fifo_rctl                    |fc_B_m_axi_fifo__parameterized1          |    18|
|8     |        fifo_rreq                    |fc_B_m_axi_fifo__parameterized0          |   110|
|9     |        rs_rdata                     |fc_B_m_axi_reg_slice__parameterized0     |    63|
|10    |        rs_rreq                      |fc_B_m_axi_reg_slice                     |   107|
|11    |    fc_CTRL_s_axi_U                  |fc_CTRL_s_axi                            |   385|
|12    |    fc_IN_r_m_axi_U                  |fc_IN_r_m_axi                            |   970|
|13    |      bus_read                       |fc_IN_r_m_axi_read                       |   970|
|14    |        buff_rdata                   |fc_IN_r_m_axi_buffer__parameterized0     |   184|
|15    |        \bus_wide_gen.fifo_burst     |fc_IN_r_m_axi_fifo                       |    95|
|16    |        fifo_rctl                    |fc_IN_r_m_axi_fifo__parameterized1       |    18|
|17    |        fifo_rreq                    |fc_IN_r_m_axi_fifo__parameterized0       |    95|
|18    |        rs_rdata                     |fc_IN_r_m_axi_reg_slice__parameterized0  |    47|
|19    |        rs_rreq                      |fc_IN_r_m_axi_reg_slice                  |   111|
|20    |    fc_OUT_r_m_axi_U                 |fc_OUT_r_m_axi                           |   994|
|21    |      bus_read                       |fc_OUT_r_m_axi_read                      |    41|
|22    |        buff_rdata                   |fc_OUT_r_m_axi_buffer__parameterized0    |    31|
|23    |        rs_rdata                     |fc_OUT_r_m_axi_reg_slice__parameterized0 |     6|
|24    |      bus_write                      |fc_OUT_r_m_axi_write                     |   933|
|25    |        buff_wdata                   |fc_OUT_r_m_axi_buffer                    |   134|
|26    |        \bus_wide_gen.fifo_burst     |fc_OUT_r_m_axi_fifo                      |    99|
|27    |        fifo_resp                    |fc_OUT_r_m_axi_fifo__parameterized1      |    26|
|28    |        fifo_resp_to_user            |fc_OUT_r_m_axi_fifo__parameterized2      |    54|
|29    |        fifo_wreq                    |fc_OUT_r_m_axi_fifo__parameterized0      |    91|
|30    |        rs_wreq                      |fc_OUT_r_m_axi_reg_slice                 |   105|
|31    |      wreq_throttl                   |fc_OUT_r_m_axi_throttl                   |    20|
|32    |    fc_W_m_axi_U                     |fc_W_m_axi                               |   980|
|33    |      bus_read                       |fc_W_m_axi_read                          |   980|
|34    |        buff_rdata                   |fc_W_m_axi_buffer__parameterized0        |   177|
|35    |        \bus_wide_gen.fifo_burst     |fc_W_m_axi_fifo                          |    76|
|36    |        fifo_rctl                    |fc_W_m_axi_fifo__parameterized1          |    20|
|37    |        fifo_rreq                    |fc_W_m_axi_fifo__parameterized0          |   124|
|38    |        rs_rdata                     |fc_W_m_axi_reg_slice__parameterized0     |    45|
|39    |        rs_rreq                      |fc_W_m_axi_reg_slice                     |   105|
|40    |    fc_mul_mul_16s_16bkb_U1          |fc_mul_mul_16s_16bkb                     |    53|
|41    |      fc_mul_mul_16s_16bkb_DSP48_0_U |fc_mul_mul_16s_16bkb_DSP48_0             |    53|
+------+-------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1279.059 ; gain = 526.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 1279.059 ; gain = 388.695
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 1279.059 ; gain = 526.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1291.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
375 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1291.102 ; gain = 836.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/system_fc_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_fc_0_0, cache-ID = 9f5c9b382053faeb
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1291.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.runs/system_fc_0_0_synth_1/system_fc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fc_0_0_utilization_synth.rpt -pb system_fc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 09:45:44 2022...
