/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_2z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[9] ^ celloutsig_1_4z;
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_5z;
  assign celloutsig_1_9z = ~(celloutsig_1_7z ^ in_data[153]);
  assign celloutsig_0_2z = ~(in_data[40] ^ in_data[75]);
  assign celloutsig_1_3z = { in_data[143:139], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[178:166], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z } + { celloutsig_1_3z[4:1], celloutsig_1_18z, celloutsig_1_1z };
  reg [4:0] _06_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 5'h00;
    else _06_ <= { in_data[20:18], 1'h1, celloutsig_0_2z };
  assign out_data[36:32] = _06_;
  assign celloutsig_1_1z = in_data[132:130] / { 1'h1, in_data[108:107] };
  assign celloutsig_1_18z = { in_data[145:142], celloutsig_1_11z } / { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_7z = in_data[185:183] && celloutsig_1_1z;
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } && celloutsig_1_3z[7:4];
  assign celloutsig_1_0z = | in_data[164:161];
  assign celloutsig_1_2z = | { in_data[151:122], celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_3z[8:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = ~out_data[36];
  assign { out_data[132:128], out_data[107:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z };
endmodule
