#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 31 16:12:06 2018
# Process ID: 5916
# Current directory: C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.runs/synth_1/top_module.vds
# Journal file: C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6148 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 355.688 ; gain = 111.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_module.sv:23]
INFO: [Synth 8-638] synthesizing module 'uart_basic' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:10]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sync' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-256] done synthesizing module 'data_sync' (2#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:78]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_rx.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen__parameterized0' (3#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_tx.v:10]
INFO: [Synth 8-256] done synthesizing module 'uart_basic' (5#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/uart/uart_basic.v:10]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL.sv:23]
INFO: [Synth 8-638] synthesizing module 'FDCE_1' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDCE_1' (6#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FFD_CLOCK_ENABLE.sv:1]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (7#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL.sv:23]
INFO: [Synth 8-638] synthesizing module 'UART_tx_control_wrapper' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/UART_tx_control_wrapper.sv:1]
	Parameter INTER_BYTE_DELAY bound to: 1000000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TX_control' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_control.sv:1]
	Parameter INTER_BYTE_DELAY bound to: 1000000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_control.sv:28]
INFO: [Synth 8-256] done synthesizing module 'TX_control' (8#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_control.sv:1]
INFO: [Synth 8-638] synthesizing module 'TX_sequence' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_sequence.sv:23]
INFO: [Synth 8-256] done synthesizing module 'TX_sequence' (9#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_sequence.sv:23]
INFO: [Synth 8-256] done synthesizing module 'UART_tx_control_wrapper' (10#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/UART_tx_control_wrapper.sv:1]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.sv:23]
	Parameter largo bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.sv:31]
INFO: [Synth 8-256] done synthesizing module 'alu' (11#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.sv:23]
INFO: [Synth 8-638] synthesizing module 'disp_driver' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/new/disp_driver.sv:23]
INFO: [Synth 8-256] done synthesizing module 'disp_driver' (12#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/new/disp_driver.sv:23]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/double-dabble-32bits/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (13#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/double-dabble-32bits/unsigned_to_bcd.v:22]
WARNING: [Synth 8-350] instance 'HTD' of module 'unsigned_to_bcd' requires 5 connections, but only 4 given [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_module.sv:103]
INFO: [Synth 8-638] synthesizing module 'clockmaster' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/cosas/clockmaster.sv:23]
	Parameter hz bound to: 480 - type: integer 
	Parameter cntmax bound to: 104166 - type: integer 
	Parameter bits bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockmaster' (14#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/cosas/clockmaster.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_bcd' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/display_bcd.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_multiplexer_4bits' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:32]
INFO: [Synth 8-256] done synthesizing module 'display_multiplexer_4bits' (15#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/display_multiplexer_4bits.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_3bit' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/counter_3bit.sv:23]
INFO: [Synth 8-256] done synthesizing module 'counter_3bit' (16#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/counter_3bit.sv:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_sevenseg_hex' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:30]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_sevenseg_hex' (17#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/bcd_to_sevenseg_hex.sv:23]
INFO: [Synth 8-256] done synthesizing module 'display_bcd' (18#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/display_BCD/display_bcd.sv:23]
INFO: [Synth 8-638] synthesizing module 'clockmaster__parameterized0' [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/cosas/clockmaster.sv:23]
	Parameter hz bound to: 48 - type: integer 
	Parameter cntmax bound to: 1041666 - type: integer 
	Parameter bits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockmaster__parameterized0' (18#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/cosas/clockmaster.sv:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (19#1) [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/new/top_module.sv:23]
WARNING: [Synth 8-3331] design disp_driver has unconnected port res[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 389.441 ; gain = 145.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 389.441 ; gain = 145.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 751.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_RX_CTRL'
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_control'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data16" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element hold_state_timer_reg was removed.  [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_control.sv:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/alu.sv:31]
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            Wait_OP1_LSB |                             0000 |                             0000
           Store_OP1_LSB |                             0001 |                             0001
            Wait_OP1_MSB |                             0010 |                             0010
           Store_OP1_MSB |                             0011 |                             0011
            Wait_OP2_LSB |                             0100 |                             0100
           Store_OP2_LSB |                             0101 |                             0101
            Wait_OP2_MSB |                             0110 |                             0110
           Store_OP2_MSB |                             0111 |                             0111
                Wait_CMD |                             1000 |                             1000
               Store_CMD |                             1001 |                             1001
           Delay_1_cycle |                             1010 |                             1010
       Trigger_TX_result |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_RX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
       REGISTER_DATAIN16 |                              001 |                              001
             SEND_BYTE_0 |                              010 |                              010
            DELAY_BYTE_0 |                              011 |                              011
             SEND_BYTE_1 |                              100 |                              100
            DELAY_BYTE_1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TX_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_baud_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module data_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module uart_baud_tick_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module uart_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FDCE_1__mod 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UART_RX_CTRL 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
Module TX_control 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module TX_sequence 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 2     
Module disp_driver 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module clockmaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display_multiplexer_4bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module counter_3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module clockmaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nolabel_line110/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line124/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line124/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nolabel_line110/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element UTC/TX_control_inst0/hold_state_timer_reg was removed.  [C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.srcs/sources_1/imports/sources_1/imports/new/TX_control.sv:85]
WARNING: [Synth 8-3332] Sequential element (UTC/TX_sequence_inst0/state_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (UTC/TX_sequence_inst0/state_reg[0]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 751.199 ; gain = 507.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 772.777 ; gain = 528.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    16|
|4     |LUT2   |    11|
|5     |LUT3   |    49|
|6     |LUT4   |    75|
|7     |LUT5   |    71|
|8     |LUT6   |    89|
|9     |MUXF7  |     4|
|10    |FDRE   |   280|
|11    |FDSE   |     5|
|12    |IBUF   |     3|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |   659|
|2     |  ALU                |alu                                |    16|
|3     |  DISP               |display_bcd                        |    14|
|4     |    CNT              |counter_3bit                       |    14|
|5     |  HTD                |unsigned_to_bcd                    |   157|
|6     |  UART               |uart_basic                         |   145|
|7     |    baud8_tick_blk   |uart_baud_tick_gen                 |    29|
|8     |    baud_tick_blk    |uart_baud_tick_gen__parameterized0 |    29|
|9     |    uart_rx_blk      |uart_rx                            |    62|
|10    |      rx_sync_inst   |data_sync                          |     9|
|11    |    uart_tx_blk      |uart_tx                            |    23|
|12    |  URC                |UART_RX_CTRL                       |   152|
|13    |    RET_ALU_ctrl     |FDCE_1__mod                        |    70|
|14    |    RET_OP_1_LSB     |FDCE_1__mod_0                      |    17|
|15    |    RET_OP_1_MSB     |FDCE_1__mod_1                      |    17|
|16    |    RET_OP_2_LSB     |FDCE_1__mod_2                      |    16|
|17    |    RET_OP_2_MSB     |FDCE_1__mod_3                      |    16|
|18    |  UTC                |UART_tx_control_wrapper            |    85|
|19    |    TX_control_inst0 |TX_control                         |    85|
|20    |  nolabel_line110    |clockmaster                        |    29|
|21    |  nolabel_line124    |clockmaster__parameterized0        |    33|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 781.016 ; gain = 175.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 781.016 ; gain = 537.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 781.016 ; gain = 549.996
INFO: [Common 17-1381] The checkpoint 'C:/Users/mewf1/Documents/Vivado/lab_2/exp_7_4_uartmala/exp_7_4_uartmala.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 781.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 31 16:13:16 2018...
