v 20130925 2
C 50700 57600 1 0 0 in-1.sym
{
T 50700 58100 5 10 0 0 0 0 1
footprint=anchor
T 50700 57900 5 10 0 0 0 0 1
device=INPUT
T 50700 57700 5 10 1 1 0 7 1
refdes=O5#
}
C 50700 58200 1 0 0 in-1.sym
{
T 50700 58700 5 10 0 0 0 0 1
footprint=anchor
T 50700 58500 5 10 0 0 0 0 1
device=INPUT
T 50700 58300 5 10 1 1 0 7 1
refdes=O2#
}
C 50700 58000 1 0 0 in-1.sym
{
T 50700 58500 5 10 0 0 0 0 1
footprint=anchor
T 50700 58300 5 10 0 0 0 0 1
device=INPUT
T 50700 58100 5 10 1 1 0 7 1
refdes=O3#
}
C 50700 57800 1 0 0 in-1.sym
{
T 50700 58300 5 10 0 0 0 0 1
footprint=anchor
T 50700 58100 5 10 0 0 0 0 1
device=INPUT
T 50700 57900 5 10 1 1 0 7 1
refdes=O4#
}
C 50700 57400 1 0 0 in-1.sym
{
T 50700 57900 5 10 0 0 0 0 1
footprint=anchor
T 50700 57700 5 10 0 0 0 0 1
device=INPUT
T 50700 57500 5 10 1 1 0 7 1
refdes=O6#
}
C 50700 57200 1 0 0 in-1.sym
{
T 50700 57700 5 10 0 0 0 0 1
footprint=anchor
T 50700 57500 5 10 0 0 0 0 1
device=INPUT
T 50700 57300 5 10 1 1 0 7 1
refdes=O7#
}
C 54400 58800 1 0 0 in-1.sym
{
T 54400 59300 5 10 0 0 0 0 1
footprint=anchor
T 54400 59100 5 10 0 0 0 0 1
device=INPUT
T 54400 58900 5 10 1 1 0 7 1
refdes=PO
}
N 51300 58100 51800 58100 4
{
T 51400 58100 5 10 1 1 0 0 1
netname=O3#
}
N 55400 60600 55800 60600 4
{
T 55400 60600 5 10 1 1 0 0 1
netname=O6
}
C 55000 58500 1 0 0 nand.sym
{
T 55400 59000 5 10 1 1 0 4 1
refdes=T
}
N 54700 59100 55000 59100 4
{
T 54700 59100 5 10 1 1 0 0 1
netname=O7#
}
C 50700 60100 1 0 0 in-1.sym
{
T 50700 60600 5 10 0 0 0 0 1
footprint=anchor
T 50700 60400 5 10 0 0 0 0 1
device=INPUT
T 50700 60200 5 10 1 1 0 7 1
refdes=FC
}
C 50700 60500 1 0 0 in-1.sym
{
T 50700 61000 5 10 0 0 0 0 1
footprint=anchor
T 50700 60800 5 10 0 0 0 0 1
device=INPUT
T 50700 60600 5 10 1 1 0 7 1
refdes=FZ
}
C 52700 59700 1 0 1 2n7002.sym
{
T 52675 59900 5 10 1 1 0 7 1
refdes=M
T 52600 60500 5 10 0 1 0 6 1
value=2N7002P
T 52200 60300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51200 60300 5 10 0 1 0 6 1
device=NMOS
}
N 51800 57900 51300 57900 4
{
T 51400 57900 5 10 1 1 0 0 1
netname=O4#
}
C 51800 57800 1 0 0 not.sym
{
T 52150 58100 5 10 1 1 0 4 1
refdes=I3
}
N 52300 60300 53700 60300 4
{
T 52550 60350 5 10 1 1 0 0 1
netname=Flag
}
N 54500 60200 55800 60200 4
{
T 54650 60200 5 10 1 1 0 0 1
netname=Cond#
}
T 56900 58900 9 10 1 0 0 0 1
(includes call)
C 57400 60400 1 0 0 out-1.sym
{
T 57400 60900 5 10 0 0 0 0 1
footprint=anchor
T 57400 60700 5 10 0 0 0 0 1
device=OUTPUT
T 57550 60550 5 10 1 1 0 0 1
refdes=Ret
}
N 55800 59200 55800 60200 4
C 55800 58600 1 0 0 nor.sym
{
T 56200 59100 5 10 1 1 0 4 1
refdes=J
}
C 57400 59000 1 0 0 out-1.sym
{
T 57400 59500 5 10 0 0 0 0 1
footprint=anchor
T 57400 59300 5 10 0 0 0 0 1
device=OUTPUT
T 57450 59150 5 10 1 1 0 0 1
refdes=Jump
}
C 57400 57600 1 0 0 out-1.sym
{
T 57400 58100 5 10 0 0 0 0 1
footprint=anchor
T 57400 57900 5 10 0 0 0 0 1
device=OUTPUT
T 57450 57750 5 10 1 1 0 0 1
refdes=Push
}
C 56600 59300 1 0 0 nor.sym
{
T 57000 59800 5 10 1 1 0 4 1
refdes=S
}
N 56600 60500 56600 59900 4
N 56600 58400 56600 59700 4
C 57400 59700 1 0 0 out-1.sym
{
T 57400 60200 5 10 0 0 0 0 1
footprint=anchor
T 57400 60000 5 10 0 0 0 0 1
device=OUTPUT
T 57550 59850 5 10 1 1 0 0 1
refdes=Inc
}
C 52100 57500 1 0 0 gnd-1.sym
C 53900 59400 1 0 0 gnd-1.sym
C 56000 56900 1 0 0 gnd-1.sym
C 56000 58300 1 0 0 gnd-1.sym
C 56800 59000 1 0 0 gnd-1.sym
C 56000 59700 1 0 0 gnd-1.sym
C 51700 60800 1 0 0 vdd-1.sym
C 53800 60700 1 0 0 vdd-1.sym
C 55900 61000 1 0 0 vdd-1.sym
C 56700 60300 1 0 0 vdd-1.sym
C 55900 59600 1 0 0 vdd-1.sym
C 55900 58200 1 0 0 vdd-1.sym
C 55100 59500 1 0 0 vdd-1.sym
C 52000 58400 1 0 0 vdd-1.sym
N 53800 58100 54100 58100 4
{
T 53900 58100 5 10 1 1 0 3 1
netname=O4#
}
N 55800 57600 55400 57600 4
{
T 55400 57600 5 10 1 1 0 0 1
netname=O5#
}
N 53700 60100 53300 60100 4
{
T 53500 60100 5 10 1 1 0 5 1
netname=O2#
}
C 55800 60000 1 0 0 nor4.sym
{
T 56200 60500 5 10 1 1 0 4 1
refdes=R
}
N 57400 59100 56600 59100 4
N 55400 60400 55800 60400 4
{
T 55400 60400 5 10 1 1 0 0 1
netname=O7#
}
N 55000 58500 55300 58500 4
{
T 55000 58500 5 10 1 1 0 0 1
netname=O6
}
N 57400 60500 56600 60500 4
{
T 56900 60500 5 10 1 1 0 0 1
netname=Ret
}
C 55800 57200 1 0 0 nand.sym
{
T 56200 57700 5 10 1 1 0 4 1
refdes=P
}
C 56600 57400 1 0 0 cnot.sym
{
T 56925 57700 5 10 1 1 0 4 1
refdes=V
}
C 56800 58000 1 0 0 vdd-1.sym
C 56900 57100 1 0 0 gnd-1.sym
N 56600 58400 55800 58400 4
N 55800 58400 55800 57800 4
N 53000 60000 52700 60000 4
{
T 53000 60000 5 10 1 1 0 6 1
netname=O4#
}
C 51800 59500 1 0 0 gnd-1.sym
C 50700 58800 1 0 0 in-1.sym
{
T 50700 59300 5 10 0 0 0 0 1
footprint=anchor
T 50700 59100 5 10 0 0 0 0 1
device=INPUT
T 50700 58900 5 10 1 1 0 7 1
refdes=Vdd
}
C 50700 58600 1 0 0 in-1.sym
{
T 50700 59100 5 10 0 0 0 0 1
footprint=anchor
T 50700 58900 5 10 0 0 0 0 1
device=INPUT
T 50700 58700 5 10 1 1 0 7 1
refdes=GND
}
C 51100 58900 1 0 0 vdd-1.sym
C 51200 58400 1 0 0 gnd-1.sym
C 53700 59700 1 0 0 xnor.sym
{
T 53900 60300 5 10 1 1 0 0 1
refdes=C
}
N 51000 60000 51300 60000 4
{
T 51000 60000 5 10 1 1 0 0 1
netname=O3#
}
N 51000 60400 51300 60400 4
{
T 51000 60400 5 10 1 1 0 0 1
netname=O3
}
C 52300 57200 1 0 0 not.sym
{
T 52650 57500 5 10 1 1 0 4 1
refdes=I6
}
C 52600 56900 1 0 0 gnd-1.sym
C 52500 57800 1 0 0 vdd-1.sym
N 55400 60800 55800 60800 4
{
T 55400 60800 5 10 1 1 0 0 1
netname=O5#
}
N 52600 58100 53000 58100 4
{
T 52700 58100 5 10 1 1 0 0 1
netname=O3
}
N 51300 58300 51800 58300 4
{
T 51400 58300 5 10 1 1 0 0 1
netname=O2#
}
N 52300 60200 52300 60300 4
N 51300 57700 51800 57700 4
{
T 51400 57700 5 10 1 1 0 0 1
netname=O5#
}
N 51300 57500 52300 57500 4
{
T 51400 57500 5 10 1 1 0 0 1
netname=O6#
}
N 51300 57300 51800 57300 4
{
T 51400 57300 5 10 1 1 0 0 1
netname=O7#
}
N 53800 57900 54100 57900 4
{
T 54100 57900 5 10 1 1 0 6 1
netname=O3#
}
N 53100 57500 53400 57500 4
{
T 53100 57500 5 10 1 1 0 0 1
netname=O6
}
N 54900 58000 55200 58000 4
{
T 54900 58000 5 10 1 1 0 0 1
netname=Ret
}
C 54300 57200 1 0 0 gnd-1.sym
C 52200 59500 1 0 0 gnd-1.sym
C 51300 59800 1 0 0 nandor.sym
{
T 51950 60300 5 10 1 1 0 4 1
refdes=F
}
C 54100 57500 1 0 0 nandod.sym
{
T 54500 58000 5 10 1 1 0 4 1
refdes=R1
}
