/**
 *
 * @file ADC_RegisterDefines_SSEMUX.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 6 ago. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 6 ago. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDE1INES_XHEADER_ADC_REGISTERDE1INES_SSEMUX_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDE1INES_XHEADER_ADC_REGISTERDE1INES_SSEMUX_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 15 SSEMUX *********************************************
******************************************************************************************/
/*--------*/
#define ADC_SSEMUX_R_EMUX0_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_R_EMUX0_BIT    ((uint32_t) 0UL)
#define ADC_SSEMUX_R_EMUX0_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX0_ENA    ((uint32_t) 0x00000001UL)

#define ADC_SSEMUX_EMUX0_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX0_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX0_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX1_MASK    ((uint32_t) 0x00000010UL)
#define ADC_SSEMUX_R_EMUX1_BIT    ((uint32_t) 4UL)
#define ADC_SSEMUX_R_EMUX1_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX1_ENA    ((uint32_t) 0x00000010UL)

#define ADC_SSEMUX_EMUX1_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX1_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX1_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX2_MASK    ((uint32_t) 0x00000100UL)
#define ADC_SSEMUX_R_EMUX2_BIT    ((uint32_t) 8UL)
#define ADC_SSEMUX_R_EMUX2_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX2_ENA    ((uint32_t) 0x00000100UL)

#define ADC_SSEMUX_EMUX2_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX2_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX2_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX3_MASK    ((uint32_t) 0x00001000UL)
#define ADC_SSEMUX_R_EMUX3_BIT    ((uint32_t) 12UL)
#define ADC_SSEMUX_R_EMUX3_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX3_ENA    ((uint32_t) 0x00001000UL)

#define ADC_SSEMUX_EMUX3_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX3_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX3_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX4_MASK    ((uint32_t) 0x00010000UL)
#define ADC_SSEMUX_R_EMUX4_BIT    ((uint32_t) 16UL)
#define ADC_SSEMUX_R_EMUX4_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX4_ENA    ((uint32_t) 0x00010000UL)

#define ADC_SSEMUX_EMUX4_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX4_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX4_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX5_MASK    ((uint32_t) 0x00100000UL)
#define ADC_SSEMUX_R_EMUX5_BIT    ((uint32_t) 20UL)
#define ADC_SSEMUX_R_EMUX5_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX5_ENA    ((uint32_t) 0x00100000UL)

#define ADC_SSEMUX_EMUX5_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX5_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX5_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX6_MASK    ((uint32_t) 0x01000000UL)
#define ADC_SSEMUX_R_EMUX6_BIT    ((uint32_t) 24UL)
#define ADC_SSEMUX_R_EMUX6_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX6_ENA    ((uint32_t) 0x01000000UL)

#define ADC_SSEMUX_EMUX6_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX6_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX6_ENA    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_SSEMUX_R_EMUX7_MASK    ((uint32_t) 0x10000000UL)
#define ADC_SSEMUX_R_EMUX7_BIT    ((uint32_t) 28UL)
#define ADC_SSEMUX_R_EMUX7_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_R_EMUX7_ENA    ((uint32_t) 0x10000000UL)

#define ADC_SSEMUX_EMUX7_MASK    ((uint32_t) 0x00000001UL)
#define ADC_SSEMUX_EMUX7_DIS    ((uint32_t) 0x00000000UL)
#define ADC_SSEMUX_EMUX7_ENA    ((uint32_t) 0x00000001UL)
/*--------*/




#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDE1INES_XHEADER_ADC_REGISTERDE1INES_SSEMUX_H_ */
