// Seed: 4252972491
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri   id_2,
    output tri   id_3
);
  wire id_5;
  logic [1 'h0 : module_0] id_6;
  ;
  assign id_1 = id_6 & id_6 == id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd84
) (
    input  tri  id_0,
    output tri1 id_1,
    input  tri  id_2,
    output wire id_3,
    input  wand id_4,
    output wand _id_5
);
  logic [1 'b0 : id_5] id_7;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
