$date
	Sun Oct 23 08:40:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#377748
b1001 !
1"
#377750
b1001 &
b1001 %
1$
#377751
0"
#377754
b11100 &
b11100 %
#377758
b1110 &
b1110 %
#377762
b111 &
b111 %
#377766
b10110 &
b10110 %
#377770
b1011 &
b1011 %
#377774
b100010 &
b100010 %
#377778
b10001 &
b10001 %
#377782
b110100 &
b110100 %
#377786
b11010 &
b11010 %
#377790
b1101 &
b1101 %
#377794
b101000 &
b101000 %
#377798
b10100 &
b10100 %
#377802
b1010 &
b1010 %
#377806
b101 &
b101 %
#377810
b10000 &
b10000 %
#377814
b1000 &
b1000 %
#377818
b100 &
b100 %
#377822
b10 &
b10 %
#377826
b1 &
b1 %
1#
#377830
b0 &
0#
b0 %
0$
#1348786
b10100 &
b10100 %
1$
b10100 !
1"
#1348787
0"
#1348790
b1010 &
b1010 %
#1348794
b101 &
b101 %
#1348798
b10000 &
b10000 %
#1348802
b1000 &
b1000 %
#1348806
b100 &
b100 %
#1348810
b10 &
b10 %
#1348814
b1 &
1#
b1 %
#1348818
b0 &
b0 %
0#
0$
#2377221
b100 !
1"
#2377222
b100 &
b100 %
1$
#2377223
0"
#2377226
b10 &
b10 %
#2377230
b1 &
1#
b1 %
#2377234
b0 &
b0 %
0#
0$
#4500012
