// Seed: 1577198255
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    output uwire id_4
);
  wire id_6;
  wor id_7, id_8;
  assign id_0 = id_7;
  wire id_9;
  assign id_3 = 1;
  wire id_10;
  wire id_11;
  assign id_10 = id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    inout supply0 id_9,
    input wire id_10,
    output wand id_11,
    input supply0 id_12,
    output supply1 id_13,
    input uwire id_14,
    input wand id_15,
    output wor id_16,
    input tri0 id_17,
    output wor id_18,
    input wire id_19,
    input supply0 id_20
);
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_8,
      id_9
  );
  assign modCall_1.id_3 = 0;
  wire id_23;
endmodule
