Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:39:20 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.036        0.000                      0                45781        0.046        0.000                      0                45781        3.750        0.000                       0                 19185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.036        0.000                      0                45781        0.046        0.000                      0                45781        3.750        0.000                       0                 19185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 1.474ns (15.281%)  route 8.172ns (84.719%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/Q
                         net (fo=126, routed)         1.433     2.862    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/ap_enable_reg_pp0_iter31
    SLICE_X33Y133        LUT5 (Prop_lut5_I1_O)        0.124     2.986 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/buffer_load_8_27_fu_184[26]_i_3/O
                         net (fo=2, routed)           0.858     3.844    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[26]_0
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[26]_i_1/O
                         net (fo=6, routed)           0.633     4.601    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][26]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.124     4.725 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2/O
                         net (fo=1, routed)           0.811     5.536    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2_n_8
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_1/O
                         net (fo=4, routed)           0.788     6.448    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[26]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3/O
                         net (fo=1, routed)           0.837     7.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3_n_8
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.534 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_1/O
                         net (fo=5, routed)           0.882     8.416    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][26]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_5_fu_96[26]_i_1/O
                         net (fo=6, routed)           1.014     9.554    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_enable_reg_pp0_iter7_reg[26]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.150     9.704 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_4_fu_92[26]_i_1/O
                         net (fo=2, routed)           0.915    10.619    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_5[26]
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X60Y86         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X60Y86         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.234    10.655    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_5_reg_1036_pp0_iter24_reg_reg[26]_srl20
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 0.518ns (5.449%)  route 8.989ns (94.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.989    10.480    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclken
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X62Y165        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X62Y165        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 1.904ns (19.813%)  route 7.706ns (80.187%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29_reg/Q
                         net (fo=157, routed)         1.375     2.804    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter29
    SLICE_X40Y129        LUT2 (Prop_lut2_I1_O)        0.150     2.954 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_25_fu_176[1]_i_4/O
                         net (fo=1, routed)           0.949     3.903    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[1]_2
    SLICE_X37Y129        LUT6 (Prop_lut6_I4_O)        0.332     4.235 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[1]_i_1/O
                         net (fo=6, routed)           0.644     4.880    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][1]
    SLICE_X49Y128        LUT6 (Prop_lut6_I2_O)        0.124     5.004 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_2/O
                         net (fo=1, routed)           0.716     5.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_2_n_8
    SLICE_X48Y120        LUT6 (Prop_lut6_I0_O)        0.124     5.844 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[1]_i_1/O
                         net (fo=4, routed)           0.729     6.573    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[1]
    SLICE_X49Y109        LUT6 (Prop_lut6_I4_O)        0.124     6.697 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_3/O
                         net (fo=1, routed)           0.991     7.687    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_3_n_8
    SLICE_X51Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.811 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[1]_i_1/O
                         net (fo=5, routed)           0.727     8.538    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][1]
    SLICE_X50Y91         LUT5 (Prop_lut5_I2_O)        0.116     8.654 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_7_fu_104[1]_i_1/O
                         net (fo=3, routed)           0.908     9.563    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_8_fu_108_reg[30][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.354     9.917 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_6_fu_100[1]_i_1/O
                         net (fo=2, routed)           0.666    10.583    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_7[1]
    SLICE_X58Y89         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X58Y89         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.065    10.824    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_7_reg_1049_pp0_iter34_reg_reg[1]_srl28
  -------------------------------------------------------------------
                         required time                         10.824    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 0.518ns (5.474%)  route 8.944ns (94.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.944    10.435    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclken
    SLICE_X73Y166        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclk
    SLICE_X73Y166        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X73Y166        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.474ns (15.710%)  route 7.909ns (84.290%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X36Y136        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_enable_reg_pp0_iter31_reg/Q
                         net (fo=126, routed)         1.433     2.862    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/ap_enable_reg_pp0_iter31
    SLICE_X33Y133        LUT5 (Prop_lut5_I1_O)        0.124     2.986 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U78/buffer_load_8_27_fu_184[26]_i_3/O
                         net (fo=2, routed)           0.858     3.844    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176_reg[26]_0
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.124     3.968 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_25_fu_176[26]_i_1/O
                         net (fo=6, routed)           0.633     4.601    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_27_fu_184_reg[30][26]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.124     4.725 f  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2/O
                         net (fo=1, routed)           0.811     5.536    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_2_n_8
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.660 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_18_fu_148[26]_i_1/O
                         net (fo=4, routed)           0.788     6.448    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_sig_allocacmp_buffer_load_19[26]
    SLICE_X47Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.572 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3/O
                         net (fo=1, routed)           0.837     7.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_3_n_8
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.534 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_9_fu_112[26]_i_1/O
                         net (fo=5, routed)           0.882     8.416    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_11_fu_120_reg[30][26]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_5_fu_96[26]_i_1/O
                         net (fo=6, routed)           1.014     9.554    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/ap_enable_reg_pp0_iter7_reg[26]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.150     9.704 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_uitofpg8j_U96/buffer_load_8_4_fu_92[26]_i_1/O
                         net (fo=2, routed)           0.651    10.356    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/ap_sig_allocacmp_buffer_load_5[26]
    SLICE_X63Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X63Y93         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)       -0.271    10.618    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_8_4_fu_92_reg[26]
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 0.518ns (5.491%)  route 8.915ns (94.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.915    10.406    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclken
    SLICE_X65Y158        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X65Y158        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X65Y158        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.518ns (5.479%)  route 8.936ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/clock
    SLICE_X10Y144        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U52/ce_r_reg/Q
                         net (fo=1674, routed)        8.936    10.427    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/aclken
    SLICE_X74Y155        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=19291, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/clock
    SLICE_X74Y155        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X74Y155        FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U84/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X43Y180        FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y180        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[6]
    SLICE_X42Y179        SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X42Y179        SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y179        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X33Y168        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=5, routed)           0.111     0.663    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/out[7]
    SLICE_X30Y167        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X30Y167        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y167        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fdiv_3fYi_U95/my_module_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/clock
    SLICE_X31Y176        FDRE                                         r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y176        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_6_reg_356_reg[7][5]
    SLICE_X30Y177        SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X30Y177        SRLC32E                                      r  bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y177        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter4_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X43Y51         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter1_reg[7]
    SLICE_X42Y51         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter4_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X42Y51         SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter4_reg_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/buffer_load_reg_998_pp0_iter4_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_9_reg_1313_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/din1_buf1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X63Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_9_reg_1313_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/sqrv_9_reg_1313_reg[12]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/din1_buf1_reg[31]_0[12]
    SLICE_X62Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/din1_buf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/clock
    SLICE_X62Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/din1_buf1_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/din1_buf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/tmp_4_reg_1368_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/clock
    SLICE_X63Y100        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/tmp_4_reg_1368_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/tmp_4_reg_1368_reg[16]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/din0_buf1_reg[31]_0[16]
    SLICE_X62Y100        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/clock
    SLICE_X62Y100        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/din0_buf1_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U41/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X75Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X75Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X75Y84         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X75Y84         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U31/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y82         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X65Y82         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y82         FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U34/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X41Y118        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/first_q[0]
    SLICE_X41Y118        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X41Y118        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y118        FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U45/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X65Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=19291, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X65Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y129        FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fadd_3dEe_U46/my_module_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y77    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macibs_U126/ModuleCompute_macibs_DSP48_0_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y72   bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y74   bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/dbl2tsep_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y73   bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y72   bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/dbl2scalc_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y74   bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/dbl2tsep_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y73   bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X1Y11    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U63/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y14    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U67/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X1Y31    bd_0_i/hls_inst/U0/grp_Detecteur_fu_226/grp_Seuil_calc_fu_100/grp_Seuil_calc_do_gen_fu_56/Seuil_calc_fmul_3eOg_U71/my_module_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y175  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y175  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y173  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y174  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK



