
FinalTKVT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f10  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004020  08004020  00005020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800407c  0800407c  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800407c  0800407c  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800407c  0800407c  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800407c  0800407c  0000507c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004080  08004080  00005080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004084  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012e8  20000060  080040e4  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001348  080040e4  00006348  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001673b  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003141  00000000  00000000  0001c7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  0001f908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c5  00000000  00000000  00020e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004919  00000000  00000000  00021f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000181e3  00000000  00000000  00026836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000969cb  00000000  00000000  0003ea19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d53e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d34  00000000  00000000  000d5428  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000db15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08004008 	.word	0x08004008

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08004008 	.word	0x08004008

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000007c 	.word	0x2000007c
 800017c:	2000011c 	.word	0x2000011c

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b088      	sub	sp, #32
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fb7b 	bl	8000880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f823 	bl	80001d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f919 	bl	80003c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000192:	f000 f8ed 	bl	8000370 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000196:	f000 f859 	bl	800024c <MX_I2C1_Init>
  MX_I2C2_Init();
 800019a:	f000 f885 	bl	80002a8 <MX_I2C2_Init>
  MX_SPI1_Init();
 800019e:	f000 f8b1 	bl	8000304 <MX_SPI1_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001a2:	4b0a      	ldr	r3, [pc, #40]	@ (80001cc <main+0x4c>)
 80001a4:	1d3c      	adds	r4, r7, #4
 80001a6:	461d      	mov	r5, r3
 80001a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001b4:	1d3b      	adds	r3, r7, #4
 80001b6:	2100      	movs	r1, #0
 80001b8:	4618      	mov	r0, r3
 80001ba:	f002 fc3f 	bl	8002a3c <osThreadCreate>
 80001be:	4603      	mov	r3, r0
 80001c0:	4a03      	ldr	r2, [pc, #12]	@ (80001d0 <main+0x50>)
 80001c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001c4:	f002 fc33 	bl	8002a2e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001c8:	bf00      	nop
 80001ca:	e7fd      	b.n	80001c8 <main+0x48>
 80001cc:	0800402c 	.word	0x0800402c
 80001d0:	20000464 	.word	0x20000464

080001d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b090      	sub	sp, #64	@ 0x40
 80001d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001da:	f107 0318 	add.w	r3, r7, #24
 80001de:	2228      	movs	r2, #40	@ 0x28
 80001e0:	2100      	movs	r1, #0
 80001e2:	4618      	mov	r0, r3
 80001e4:	f003 fe30 	bl	8003e48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e8:	1d3b      	adds	r3, r7, #4
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]
 80001f0:	609a      	str	r2, [r3, #8]
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f6:	2302      	movs	r3, #2
 80001f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fa:	2301      	movs	r3, #1
 80001fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001fe:	2310      	movs	r3, #16
 8000200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000202:	2300      	movs	r3, #0
 8000204:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000206:	f107 0318 	add.w	r3, r7, #24
 800020a:	4618      	mov	r0, r3
 800020c:	f000 ffc4 	bl	8001198 <HAL_RCC_OscConfig>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d001      	beq.n	800021a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000216:	f000 f911 	bl	800043c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021a:	230f      	movs	r3, #15
 800021c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800021e:	2300      	movs	r3, #0
 8000220:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800022e:	1d3b      	adds	r3, r7, #4
 8000230:	2100      	movs	r1, #0
 8000232:	4618      	mov	r0, r3
 8000234:	f001 fa32 	bl	800169c <HAL_RCC_ClockConfig>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800023e:	f000 f8fd 	bl	800043c <Error_Handler>
  }
}
 8000242:	bf00      	nop
 8000244:	3740      	adds	r7, #64	@ 0x40
 8000246:	46bd      	mov	sp, r7
 8000248:	bd80      	pop	{r7, pc}
	...

0800024c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000250:	4b12      	ldr	r3, [pc, #72]	@ (800029c <MX_I2C1_Init+0x50>)
 8000252:	4a13      	ldr	r2, [pc, #76]	@ (80002a0 <MX_I2C1_Init+0x54>)
 8000254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000256:	4b11      	ldr	r3, [pc, #68]	@ (800029c <MX_I2C1_Init+0x50>)
 8000258:	4a12      	ldr	r2, [pc, #72]	@ (80002a4 <MX_I2C1_Init+0x58>)
 800025a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800025c:	4b0f      	ldr	r3, [pc, #60]	@ (800029c <MX_I2C1_Init+0x50>)
 800025e:	2200      	movs	r2, #0
 8000260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000262:	4b0e      	ldr	r3, [pc, #56]	@ (800029c <MX_I2C1_Init+0x50>)
 8000264:	2200      	movs	r2, #0
 8000266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000268:	4b0c      	ldr	r3, [pc, #48]	@ (800029c <MX_I2C1_Init+0x50>)
 800026a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800026e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000270:	4b0a      	ldr	r3, [pc, #40]	@ (800029c <MX_I2C1_Init+0x50>)
 8000272:	2200      	movs	r2, #0
 8000274:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000276:	4b09      	ldr	r3, [pc, #36]	@ (800029c <MX_I2C1_Init+0x50>)
 8000278:	2200      	movs	r2, #0
 800027a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800027c:	4b07      	ldr	r3, [pc, #28]	@ (800029c <MX_I2C1_Init+0x50>)
 800027e:	2200      	movs	r2, #0
 8000280:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000282:	4b06      	ldr	r3, [pc, #24]	@ (800029c <MX_I2C1_Init+0x50>)
 8000284:	2200      	movs	r2, #0
 8000286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000288:	4804      	ldr	r0, [pc, #16]	@ (800029c <MX_I2C1_Init+0x50>)
 800028a:	f000 fe41 	bl	8000f10 <HAL_I2C_Init>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d001      	beq.n	8000298 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000294:	f000 f8d2 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000298:	bf00      	nop
 800029a:	bd80      	pop	{r7, pc}
 800029c:	2000031c 	.word	0x2000031c
 80002a0:	40005400 	.word	0x40005400
 80002a4:	000186a0 	.word	0x000186a0

080002a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002ac:	4b12      	ldr	r3, [pc, #72]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002ae:	4a13      	ldr	r2, [pc, #76]	@ (80002fc <MX_I2C2_Init+0x54>)
 80002b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80002b2:	4b11      	ldr	r3, [pc, #68]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002b4:	4a12      	ldr	r2, [pc, #72]	@ (8000300 <MX_I2C2_Init+0x58>)
 80002b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80002be:	4b0e      	ldr	r3, [pc, #56]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002c4:	4b0c      	ldr	r3, [pc, #48]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80002ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002cc:	4b0a      	ldr	r3, [pc, #40]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80002d2:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002d8:	4b07      	ldr	r3, [pc, #28]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002da:	2200      	movs	r2, #0
 80002dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002de:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80002e4:	4804      	ldr	r0, [pc, #16]	@ (80002f8 <MX_I2C2_Init+0x50>)
 80002e6:	f000 fe13 	bl	8000f10 <HAL_I2C_Init>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80002f0:	f000 f8a4 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80002f4:	bf00      	nop
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	20000370 	.word	0x20000370
 80002fc:	40005800 	.word	0x40005800
 8000300:	000186a0 	.word	0x000186a0

08000304 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000308:	4b17      	ldr	r3, [pc, #92]	@ (8000368 <MX_SPI1_Init+0x64>)
 800030a:	4a18      	ldr	r2, [pc, #96]	@ (800036c <MX_SPI1_Init+0x68>)
 800030c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800030e:	4b16      	ldr	r3, [pc, #88]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000310:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000314:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000316:	4b14      	ldr	r3, [pc, #80]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000318:	2200      	movs	r2, #0
 800031a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800031c:	4b12      	ldr	r3, [pc, #72]	@ (8000368 <MX_SPI1_Init+0x64>)
 800031e:	2200      	movs	r2, #0
 8000320:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000322:	4b11      	ldr	r3, [pc, #68]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000324:	2200      	movs	r2, #0
 8000326:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000328:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <MX_SPI1_Init+0x64>)
 800032a:	2200      	movs	r2, #0
 800032c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800032e:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000334:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000336:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000338:	2200      	movs	r2, #0
 800033a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800033c:	4b0a      	ldr	r3, [pc, #40]	@ (8000368 <MX_SPI1_Init+0x64>)
 800033e:	2200      	movs	r2, #0
 8000340:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000342:	4b09      	ldr	r3, [pc, #36]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000344:	2200      	movs	r2, #0
 8000346:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000348:	4b07      	ldr	r3, [pc, #28]	@ (8000368 <MX_SPI1_Init+0x64>)
 800034a:	2200      	movs	r2, #0
 800034c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800034e:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000350:	220a      	movs	r2, #10
 8000352:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000354:	4804      	ldr	r0, [pc, #16]	@ (8000368 <MX_SPI1_Init+0x64>)
 8000356:	f001 fb5f 	bl	8001a18 <HAL_SPI_Init>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000360:	f000 f86c 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000364:	bf00      	nop
 8000366:	bd80      	pop	{r7, pc}
 8000368:	200003c4 	.word	0x200003c4
 800036c:	40013000 	.word	0x40013000

08000370 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000374:	4b11      	ldr	r3, [pc, #68]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 8000376:	4a12      	ldr	r2, [pc, #72]	@ (80003c0 <MX_USART2_UART_Init+0x50>)
 8000378:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800037a:	4b10      	ldr	r3, [pc, #64]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 800037c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000380:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000382:	4b0e      	ldr	r3, [pc, #56]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 8000384:	2200      	movs	r2, #0
 8000386:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000388:	4b0c      	ldr	r3, [pc, #48]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 800038a:	2200      	movs	r2, #0
 800038c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800038e:	4b0b      	ldr	r3, [pc, #44]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 8000390:	2200      	movs	r2, #0
 8000392:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000394:	4b09      	ldr	r3, [pc, #36]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 8000396:	220c      	movs	r2, #12
 8000398:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800039a:	4b08      	ldr	r3, [pc, #32]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 800039c:	2200      	movs	r2, #0
 800039e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003a0:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003a6:	4805      	ldr	r0, [pc, #20]	@ (80003bc <MX_USART2_UART_Init+0x4c>)
 80003a8:	f001 fdf8 	bl	8001f9c <HAL_UART_Init>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003b2:	f000 f843 	bl	800043c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003b6:	bf00      	nop
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	2000041c 	.word	0x2000041c
 80003c0:	40004400 	.word	0x40004400

080003c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003d0:	f043 0304 	orr.w	r3, r3, #4
 80003d4:	6193      	str	r3, [r2, #24]
 80003d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003d8:	699b      	ldr	r3, [r3, #24]
 80003da:	f003 0304 	and.w	r3, r3, #4
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003e2:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	4a07      	ldr	r2, [pc, #28]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003e8:	f043 0308 	orr.w	r3, r3, #8
 80003ec:	6193      	str	r3, [r2, #24]
 80003ee:	4b05      	ldr	r3, [pc, #20]	@ (8000404 <MX_GPIO_Init+0x40>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	f003 0308 	and.w	r3, r3, #8
 80003f6:	603b      	str	r3, [r7, #0]
 80003f8:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fa:	bf00      	nop
 80003fc:	370c      	adds	r7, #12
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40021000 	.word	0x40021000

08000408 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000410:	2001      	movs	r0, #1
 8000412:	f002 fb5f 	bl	8002ad4 <osDelay>
 8000416:	e7fb      	b.n	8000410 <StartDefaultTask+0x8>

08000418 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4a04      	ldr	r2, [pc, #16]	@ (8000438 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d101      	bne.n	800042e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800042a:	f000 fa3f 	bl	80008ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800042e:	bf00      	nop
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	40012c00 	.word	0x40012c00

0800043c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000440:	b672      	cpsid	i
}
 8000442:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000444:	bf00      	nop
 8000446:	e7fd      	b.n	8000444 <Error_Handler+0x8>

08000448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800044e:	4b18      	ldr	r3, [pc, #96]	@ (80004b0 <HAL_MspInit+0x68>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	4a17      	ldr	r2, [pc, #92]	@ (80004b0 <HAL_MspInit+0x68>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	6193      	str	r3, [r2, #24]
 800045a:	4b15      	ldr	r3, [pc, #84]	@ (80004b0 <HAL_MspInit+0x68>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000466:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <HAL_MspInit+0x68>)
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	4a11      	ldr	r2, [pc, #68]	@ (80004b0 <HAL_MspInit+0x68>)
 800046c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000470:	61d3      	str	r3, [r2, #28]
 8000472:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <HAL_MspInit+0x68>)
 8000474:	69db      	ldr	r3, [r3, #28]
 8000476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800047e:	2200      	movs	r2, #0
 8000480:	210f      	movs	r1, #15
 8000482:	f06f 0001 	mvn.w	r0, #1
 8000486:	f000 fae2 	bl	8000a4e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800048a:	4b0a      	ldr	r3, [pc, #40]	@ (80004b4 <HAL_MspInit+0x6c>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800049e:	60fb      	str	r3, [r7, #12]
 80004a0:	4a04      	ldr	r2, [pc, #16]	@ (80004b4 <HAL_MspInit+0x6c>)
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a6:	bf00      	nop
 80004a8:	3710      	adds	r7, #16
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000
 80004b4:	40010000 	.word	0x40010000

080004b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08c      	sub	sp, #48	@ 0x30
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c0:	f107 031c 	add.w	r3, r7, #28
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
 80004c8:	605a      	str	r2, [r3, #4]
 80004ca:	609a      	str	r2, [r3, #8]
 80004cc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a32      	ldr	r2, [pc, #200]	@ (800059c <HAL_I2C_MspInit+0xe4>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d133      	bne.n	8000540 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d8:	4b31      	ldr	r3, [pc, #196]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	4a30      	ldr	r2, [pc, #192]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 80004de:	f043 0308 	orr.w	r3, r3, #8
 80004e2:	6193      	str	r3, [r2, #24]
 80004e4:	4b2e      	ldr	r3, [pc, #184]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0308 	and.w	r3, r3, #8
 80004ec:	61bb      	str	r3, [r7, #24]
 80004ee:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80004f0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80004f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004f6:	2312      	movs	r3, #18
 80004f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004fa:	2303      	movs	r3, #3
 80004fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fe:	f107 031c 	add.w	r3, r7, #28
 8000502:	4619      	mov	r1, r3
 8000504:	4827      	ldr	r0, [pc, #156]	@ (80005a4 <HAL_I2C_MspInit+0xec>)
 8000506:	f000 fb7f 	bl	8000c08 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800050a:	4b27      	ldr	r3, [pc, #156]	@ (80005a8 <HAL_I2C_MspInit+0xf0>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000512:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000516:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800051a:	f043 0302 	orr.w	r3, r3, #2
 800051e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000520:	4a21      	ldr	r2, [pc, #132]	@ (80005a8 <HAL_I2C_MspInit+0xf0>)
 8000522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000524:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000526:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	4a1d      	ldr	r2, [pc, #116]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 800052c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000530:	61d3      	str	r3, [r2, #28]
 8000532:	4b1b      	ldr	r3, [pc, #108]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800053a:	617b      	str	r3, [r7, #20]
 800053c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 800053e:	e029      	b.n	8000594 <HAL_I2C_MspInit+0xdc>
  else if(hi2c->Instance==I2C2)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a19      	ldr	r2, [pc, #100]	@ (80005ac <HAL_I2C_MspInit+0xf4>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d124      	bne.n	8000594 <HAL_I2C_MspInit+0xdc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800054a:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	4a14      	ldr	r2, [pc, #80]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 8000550:	f043 0308 	orr.w	r3, r3, #8
 8000554:	6193      	str	r3, [r2, #24]
 8000556:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 8000558:	699b      	ldr	r3, [r3, #24]
 800055a:	f003 0308 	and.w	r3, r3, #8
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000562:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000568:	2312      	movs	r3, #18
 800056a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800056c:	2303      	movs	r3, #3
 800056e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	f107 031c 	add.w	r3, r7, #28
 8000574:	4619      	mov	r1, r3
 8000576:	480b      	ldr	r0, [pc, #44]	@ (80005a4 <HAL_I2C_MspInit+0xec>)
 8000578:	f000 fb46 	bl	8000c08 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800057c:	4b08      	ldr	r3, [pc, #32]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 800057e:	69db      	ldr	r3, [r3, #28]
 8000580:	4a07      	ldr	r2, [pc, #28]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 8000582:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000586:	61d3      	str	r3, [r2, #28]
 8000588:	4b05      	ldr	r3, [pc, #20]	@ (80005a0 <HAL_I2C_MspInit+0xe8>)
 800058a:	69db      	ldr	r3, [r3, #28]
 800058c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
}
 8000594:	bf00      	nop
 8000596:	3730      	adds	r7, #48	@ 0x30
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40005400 	.word	0x40005400
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40010c00 	.word	0x40010c00
 80005a8:	40010000 	.word	0x40010000
 80005ac:	40005800 	.word	0x40005800

080005b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0310 	add.w	r3, r7, #16
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a1b      	ldr	r2, [pc, #108]	@ (8000638 <HAL_SPI_MspInit+0x88>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d12f      	bne.n	8000630 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005d0:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a19      	ldr	r2, [pc, #100]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80005da:	6193      	str	r3, [r2, #24]
 80005dc:	4b17      	ldr	r3, [pc, #92]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	4a13      	ldr	r2, [pc, #76]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	6193      	str	r3, [r2, #24]
 80005f4:	4b11      	ldr	r3, [pc, #68]	@ (800063c <HAL_SPI_MspInit+0x8c>)
 80005f6:	699b      	ldr	r3, [r3, #24]
 80005f8:	f003 0304 	and.w	r3, r3, #4
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000600:	23a0      	movs	r3, #160	@ 0xa0
 8000602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000608:	2303      	movs	r3, #3
 800060a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	f107 0310 	add.w	r3, r7, #16
 8000610:	4619      	mov	r1, r3
 8000612:	480b      	ldr	r0, [pc, #44]	@ (8000640 <HAL_SPI_MspInit+0x90>)
 8000614:	f000 faf8 	bl	8000c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000618:	2340      	movs	r3, #64	@ 0x40
 800061a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000620:	2300      	movs	r3, #0
 8000622:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000624:	f107 0310 	add.w	r3, r7, #16
 8000628:	4619      	mov	r1, r3
 800062a:	4805      	ldr	r0, [pc, #20]	@ (8000640 <HAL_SPI_MspInit+0x90>)
 800062c:	f000 faec 	bl	8000c08 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000630:	bf00      	nop
 8000632:	3720      	adds	r7, #32
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40013000 	.word	0x40013000
 800063c:	40021000 	.word	0x40021000
 8000640:	40010800 	.word	0x40010800

08000644 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a1f      	ldr	r2, [pc, #124]	@ (80006dc <HAL_UART_MspInit+0x98>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d137      	bne.n	80006d4 <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000664:	4b1e      	ldr	r3, [pc, #120]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	4a1d      	ldr	r2, [pc, #116]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 800066a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800066e:	61d3      	str	r3, [r2, #28]
 8000670:	4b1b      	ldr	r3, [pc, #108]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000678:	60fb      	str	r3, [r7, #12]
 800067a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067c:	4b18      	ldr	r3, [pc, #96]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	4a17      	ldr	r2, [pc, #92]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 8000682:	f043 0304 	orr.w	r3, r3, #4
 8000686:	6193      	str	r3, [r2, #24]
 8000688:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <HAL_UART_MspInit+0x9c>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	f003 0304 	and.w	r3, r3, #4
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000694:	2304      	movs	r3, #4
 8000696:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000698:	2302      	movs	r3, #2
 800069a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069c:	2303      	movs	r3, #3
 800069e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a0:	f107 0310 	add.w	r3, r7, #16
 80006a4:	4619      	mov	r1, r3
 80006a6:	480f      	ldr	r0, [pc, #60]	@ (80006e4 <HAL_UART_MspInit+0xa0>)
 80006a8:	f000 faae 	bl	8000c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006ac:	2308      	movs	r3, #8
 80006ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b0:	2300      	movs	r3, #0
 80006b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b8:	f107 0310 	add.w	r3, r7, #16
 80006bc:	4619      	mov	r1, r3
 80006be:	4809      	ldr	r0, [pc, #36]	@ (80006e4 <HAL_UART_MspInit+0xa0>)
 80006c0:	f000 faa2 	bl	8000c08 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2105      	movs	r1, #5
 80006c8:	2026      	movs	r0, #38	@ 0x26
 80006ca:	f000 f9c0 	bl	8000a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006ce:	2026      	movs	r0, #38	@ 0x26
 80006d0:	f000 f9d9 	bl	8000a86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80006d4:	bf00      	nop
 80006d6:	3720      	adds	r7, #32
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40004400 	.word	0x40004400
 80006e0:	40021000 	.word	0x40021000
 80006e4:	40010800 	.word	0x40010800

080006e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08c      	sub	sp, #48	@ 0x30
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80006f0:	2300      	movs	r3, #0
 80006f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80006f4:	2300      	movs	r3, #0
 80006f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80006f8:	2300      	movs	r3, #0
 80006fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80006fe:	4b2e      	ldr	r3, [pc, #184]	@ (80007b8 <HAL_InitTick+0xd0>)
 8000700:	699b      	ldr	r3, [r3, #24]
 8000702:	4a2d      	ldr	r2, [pc, #180]	@ (80007b8 <HAL_InitTick+0xd0>)
 8000704:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000708:	6193      	str	r3, [r2, #24]
 800070a:	4b2b      	ldr	r3, [pc, #172]	@ (80007b8 <HAL_InitTick+0xd0>)
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000716:	f107 020c 	add.w	r2, r7, #12
 800071a:	f107 0310 	add.w	r3, r7, #16
 800071e:	4611      	mov	r1, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f001 f92b 	bl	800197c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000726:	f001 f915 	bl	8001954 <HAL_RCC_GetPCLK2Freq>
 800072a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800072c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800072e:	4a23      	ldr	r2, [pc, #140]	@ (80007bc <HAL_InitTick+0xd4>)
 8000730:	fba2 2303 	umull	r2, r3, r2, r3
 8000734:	0c9b      	lsrs	r3, r3, #18
 8000736:	3b01      	subs	r3, #1
 8000738:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800073a:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <HAL_InitTick+0xd8>)
 800073c:	4a21      	ldr	r2, [pc, #132]	@ (80007c4 <HAL_InitTick+0xdc>)
 800073e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <HAL_InitTick+0xd8>)
 8000742:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000746:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000748:	4a1d      	ldr	r2, [pc, #116]	@ (80007c0 <HAL_InitTick+0xd8>)
 800074a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800074c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800074e:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <HAL_InitTick+0xd8>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000754:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <HAL_InitTick+0xd8>)
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <HAL_InitTick+0xd8>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000760:	4817      	ldr	r0, [pc, #92]	@ (80007c0 <HAL_InitTick+0xd8>)
 8000762:	f001 f9dd 	bl	8001b20 <HAL_TIM_Base_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800076c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000770:	2b00      	cmp	r3, #0
 8000772:	d11b      	bne.n	80007ac <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000774:	4812      	ldr	r0, [pc, #72]	@ (80007c0 <HAL_InitTick+0xd8>)
 8000776:	f001 fa2b 	bl	8001bd0 <HAL_TIM_Base_Start_IT>
 800077a:	4603      	mov	r3, r0
 800077c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000780:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000784:	2b00      	cmp	r3, #0
 8000786:	d111      	bne.n	80007ac <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000788:	2019      	movs	r0, #25
 800078a:	f000 f97c 	bl	8000a86 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b0f      	cmp	r3, #15
 8000792:	d808      	bhi.n	80007a6 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	2019      	movs	r0, #25
 800079a:	f000 f958 	bl	8000a4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800079e:	4a0a      	ldr	r2, [pc, #40]	@ (80007c8 <HAL_InitTick+0xe0>)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	e002      	b.n	80007ac <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
 80007a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80007ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3730      	adds	r7, #48	@ 0x30
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000
 80007bc:	431bde83 	.word	0x431bde83
 80007c0:	20000468 	.word	0x20000468
 80007c4:	40012c00 	.word	0x40012c00
 80007c8:	20000004 	.word	0x20000004

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <NMI_Handler+0x4>

080007d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <HardFault_Handler+0x4>

080007dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <MemManage_Handler+0x4>

080007e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <BusFault_Handler+0x4>

080007ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <UsageFault_Handler+0x4>

080007f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000804:	4802      	ldr	r0, [pc, #8]	@ (8000810 <TIM1_UP_IRQHandler+0x10>)
 8000806:	f001 fa35 	bl	8001c74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000468 	.word	0x20000468

08000814 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000818:	4802      	ldr	r0, [pc, #8]	@ (8000824 <USART2_IRQHandler+0x10>)
 800081a:	f001 fc0f 	bl	800203c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2000041c 	.word	0x2000041c

08000828 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000834:	f7ff fff8 	bl	8000828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000838:	480b      	ldr	r0, [pc, #44]	@ (8000868 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800083a:	490c      	ldr	r1, [pc, #48]	@ (800086c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800083c:	4a0c      	ldr	r2, [pc, #48]	@ (8000870 <LoopFillZerobss+0x16>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000840:	e002      	b.n	8000848 <LoopCopyDataInit>

08000842 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000842:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000844:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000846:	3304      	adds	r3, #4

08000848 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000848:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800084c:	d3f9      	bcc.n	8000842 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800084e:	4a09      	ldr	r2, [pc, #36]	@ (8000874 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000850:	4c09      	ldr	r4, [pc, #36]	@ (8000878 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000854:	e001      	b.n	800085a <LoopFillZerobss>

08000856 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000856:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000858:	3204      	adds	r2, #4

0800085a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800085c:	d3fb      	bcc.n	8000856 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800085e:	f003 fb59 	bl	8003f14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000862:	f7ff fc8d 	bl	8000180 <main>
  bx lr
 8000866:	4770      	bx	lr
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000870:	08004084 	.word	0x08004084
  ldr r2, =_sbss
 8000874:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000878:	20001348 	.word	0x20001348

0800087c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC1_2_IRQHandler>
	...

08000880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <HAL_Init+0x28>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a07      	ldr	r2, [pc, #28]	@ (80008a8 <HAL_Init+0x28>)
 800088a:	f043 0310 	orr.w	r3, r3, #16
 800088e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000890:	2003      	movs	r0, #3
 8000892:	f000 f8d1 	bl	8000a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000896:	200f      	movs	r0, #15
 8000898:	f7ff ff26 	bl	80006e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800089c:	f7ff fdd4 	bl	8000448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40022000 	.word	0x40022000

080008ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008b0:	4b05      	ldr	r3, [pc, #20]	@ (80008c8 <HAL_IncTick+0x1c>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b05      	ldr	r3, [pc, #20]	@ (80008cc <HAL_IncTick+0x20>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4413      	add	r3, r2
 80008bc:	4a03      	ldr	r2, [pc, #12]	@ (80008cc <HAL_IncTick+0x20>)
 80008be:	6013      	str	r3, [r2, #0]
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr
 80008c8:	20000008 	.word	0x20000008
 80008cc:	200004b0 	.word	0x200004b0

080008d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  return uwTick;
 80008d4:	4b02      	ldr	r3, [pc, #8]	@ (80008e0 <HAL_GetTick+0x10>)
 80008d6:	681b      	ldr	r3, [r3, #0]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr
 80008e0:	200004b0 	.word	0x200004b0

080008e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f003 0307 	and.w	r3, r3, #7
 80008f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000928 <__NVIC_SetPriorityGrouping+0x44>)
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008fa:	68ba      	ldr	r2, [r7, #8]
 80008fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000900:	4013      	ands	r3, r2
 8000902:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800090c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000910:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000916:	4a04      	ldr	r2, [pc, #16]	@ (8000928 <__NVIC_SetPriorityGrouping+0x44>)
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	60d3      	str	r3, [r2, #12]
}
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000930:	4b04      	ldr	r3, [pc, #16]	@ (8000944 <__NVIC_GetPriorityGrouping+0x18>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	0a1b      	lsrs	r3, r3, #8
 8000936:	f003 0307 	and.w	r3, r3, #7
}
 800093a:	4618      	mov	r0, r3
 800093c:	46bd      	mov	sp, r7
 800093e:	bc80      	pop	{r7}
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	e000ed00 	.word	0xe000ed00

08000948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	2b00      	cmp	r3, #0
 8000958:	db0b      	blt.n	8000972 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	f003 021f 	and.w	r2, r3, #31
 8000960:	4906      	ldr	r1, [pc, #24]	@ (800097c <__NVIC_EnableIRQ+0x34>)
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	095b      	lsrs	r3, r3, #5
 8000968:	2001      	movs	r0, #1
 800096a:	fa00 f202 	lsl.w	r2, r0, r2
 800096e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr
 800097c:	e000e100 	.word	0xe000e100

08000980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800098c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000990:	2b00      	cmp	r3, #0
 8000992:	db0a      	blt.n	80009aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	b2da      	uxtb	r2, r3
 8000998:	490c      	ldr	r1, [pc, #48]	@ (80009cc <__NVIC_SetPriority+0x4c>)
 800099a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099e:	0112      	lsls	r2, r2, #4
 80009a0:	b2d2      	uxtb	r2, r2
 80009a2:	440b      	add	r3, r1
 80009a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009a8:	e00a      	b.n	80009c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	4908      	ldr	r1, [pc, #32]	@ (80009d0 <__NVIC_SetPriority+0x50>)
 80009b0:	79fb      	ldrb	r3, [r7, #7]
 80009b2:	f003 030f 	and.w	r3, r3, #15
 80009b6:	3b04      	subs	r3, #4
 80009b8:	0112      	lsls	r2, r2, #4
 80009ba:	b2d2      	uxtb	r2, r2
 80009bc:	440b      	add	r3, r1
 80009be:	761a      	strb	r2, [r3, #24]
}
 80009c0:	bf00      	nop
 80009c2:	370c      	adds	r7, #12
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bc80      	pop	{r7}
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	e000e100 	.word	0xe000e100
 80009d0:	e000ed00 	.word	0xe000ed00

080009d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b089      	sub	sp, #36	@ 0x24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	f1c3 0307 	rsb	r3, r3, #7
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	bf28      	it	cs
 80009f2:	2304      	movcs	r3, #4
 80009f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	3304      	adds	r3, #4
 80009fa:	2b06      	cmp	r3, #6
 80009fc:	d902      	bls.n	8000a04 <NVIC_EncodePriority+0x30>
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	3b03      	subs	r3, #3
 8000a02:	e000      	b.n	8000a06 <NVIC_EncodePriority+0x32>
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43da      	mvns	r2, r3
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	401a      	ands	r2, r3
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	fa01 f303 	lsl.w	r3, r1, r3
 8000a26:	43d9      	mvns	r1, r3
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	4313      	orrs	r3, r2
         );
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3724      	adds	r7, #36	@ 0x24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr

08000a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f7ff ff4f 	bl	80008e4 <__NVIC_SetPriorityGrouping>
}
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b086      	sub	sp, #24
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	4603      	mov	r3, r0
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
 8000a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a60:	f7ff ff64 	bl	800092c <__NVIC_GetPriorityGrouping>
 8000a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	68b9      	ldr	r1, [r7, #8]
 8000a6a:	6978      	ldr	r0, [r7, #20]
 8000a6c:	f7ff ffb2 	bl	80009d4 <NVIC_EncodePriority>
 8000a70:	4602      	mov	r2, r0
 8000a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a76:	4611      	mov	r1, r2
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff81 	bl	8000980 <__NVIC_SetPriority>
}
 8000a7e:	bf00      	nop
 8000a80:	3718      	adds	r7, #24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b082      	sub	sp, #8
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff57 	bl	8000948 <__NVIC_EnableIRQ>
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	b085      	sub	sp, #20
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d008      	beq.n	8000acc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2204      	movs	r2, #4
 8000abe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e020      	b.n	8000b0e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f022 020e 	bic.w	r2, r2, #14
 8000ada:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f022 0201 	bic.w	r2, r2, #1
 8000aea:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000af4:	2101      	movs	r1, #1
 8000af6:	fa01 f202 	lsl.w	r2, r1, r2
 8000afa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2201      	movs	r2, #1
 8000b00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3714      	adds	r7, #20
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b20:	2300      	movs	r3, #0
 8000b22:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d005      	beq.n	8000b3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2204      	movs	r2, #4
 8000b34:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	73fb      	strb	r3, [r7, #15]
 8000b3a:	e051      	b.n	8000be0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f022 020e 	bic.w	r2, r2, #14
 8000b4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f022 0201 	bic.w	r2, r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a22      	ldr	r2, [pc, #136]	@ (8000bec <HAL_DMA_Abort_IT+0xd4>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d029      	beq.n	8000bba <HAL_DMA_Abort_IT+0xa2>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a21      	ldr	r2, [pc, #132]	@ (8000bf0 <HAL_DMA_Abort_IT+0xd8>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d022      	beq.n	8000bb6 <HAL_DMA_Abort_IT+0x9e>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf4 <HAL_DMA_Abort_IT+0xdc>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d01a      	beq.n	8000bb0 <HAL_DMA_Abort_IT+0x98>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf8 <HAL_DMA_Abort_IT+0xe0>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d012      	beq.n	8000baa <HAL_DMA_Abort_IT+0x92>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <HAL_DMA_Abort_IT+0xe4>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d00a      	beq.n	8000ba4 <HAL_DMA_Abort_IT+0x8c>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <HAL_DMA_Abort_IT+0xe8>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d102      	bne.n	8000b9e <HAL_DMA_Abort_IT+0x86>
 8000b98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000b9c:	e00e      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000b9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ba2:	e00b      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ba8:	e008      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000baa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bae:	e005      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	e002      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	e000      	b.n	8000bbc <HAL_DMA_Abort_IT+0xa4>
 8000bba:	2301      	movs	r3, #1
 8000bbc:	4a11      	ldr	r2, [pc, #68]	@ (8000c04 <HAL_DMA_Abort_IT+0xec>)
 8000bbe:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d003      	beq.n	8000be0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	4798      	blx	r3
    } 
  }
  return status;
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40020008 	.word	0x40020008
 8000bf0:	4002001c 	.word	0x4002001c
 8000bf4:	40020030 	.word	0x40020030
 8000bf8:	40020044 	.word	0x40020044
 8000bfc:	40020058 	.word	0x40020058
 8000c00:	4002006c 	.word	0x4002006c
 8000c04:	40020000 	.word	0x40020000

08000c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b08b      	sub	sp, #44	@ 0x2c
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c16:	2300      	movs	r3, #0
 8000c18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c1a:	e169      	b.n	8000ef0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	69fa      	ldr	r2, [r7, #28]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c30:	69ba      	ldr	r2, [r7, #24]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	f040 8158 	bne.w	8000eea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ea8 <HAL_GPIO_Init+0x2a0>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d05e      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
 8000c44:	4a98      	ldr	r2, [pc, #608]	@ (8000ea8 <HAL_GPIO_Init+0x2a0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d875      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c4a:	4a98      	ldr	r2, [pc, #608]	@ (8000eac <HAL_GPIO_Init+0x2a4>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d058      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
 8000c50:	4a96      	ldr	r2, [pc, #600]	@ (8000eac <HAL_GPIO_Init+0x2a4>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d86f      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c56:	4a96      	ldr	r2, [pc, #600]	@ (8000eb0 <HAL_GPIO_Init+0x2a8>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d052      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
 8000c5c:	4a94      	ldr	r2, [pc, #592]	@ (8000eb0 <HAL_GPIO_Init+0x2a8>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d869      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c62:	4a94      	ldr	r2, [pc, #592]	@ (8000eb4 <HAL_GPIO_Init+0x2ac>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d04c      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
 8000c68:	4a92      	ldr	r2, [pc, #584]	@ (8000eb4 <HAL_GPIO_Init+0x2ac>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d863      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c6e:	4a92      	ldr	r2, [pc, #584]	@ (8000eb8 <HAL_GPIO_Init+0x2b0>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d046      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
 8000c74:	4a90      	ldr	r2, [pc, #576]	@ (8000eb8 <HAL_GPIO_Init+0x2b0>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d85d      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c7a:	2b12      	cmp	r3, #18
 8000c7c:	d82a      	bhi.n	8000cd4 <HAL_GPIO_Init+0xcc>
 8000c7e:	2b12      	cmp	r3, #18
 8000c80:	d859      	bhi.n	8000d36 <HAL_GPIO_Init+0x12e>
 8000c82:	a201      	add	r2, pc, #4	@ (adr r2, 8000c88 <HAL_GPIO_Init+0x80>)
 8000c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c88:	08000d03 	.word	0x08000d03
 8000c8c:	08000cdd 	.word	0x08000cdd
 8000c90:	08000cef 	.word	0x08000cef
 8000c94:	08000d31 	.word	0x08000d31
 8000c98:	08000d37 	.word	0x08000d37
 8000c9c:	08000d37 	.word	0x08000d37
 8000ca0:	08000d37 	.word	0x08000d37
 8000ca4:	08000d37 	.word	0x08000d37
 8000ca8:	08000d37 	.word	0x08000d37
 8000cac:	08000d37 	.word	0x08000d37
 8000cb0:	08000d37 	.word	0x08000d37
 8000cb4:	08000d37 	.word	0x08000d37
 8000cb8:	08000d37 	.word	0x08000d37
 8000cbc:	08000d37 	.word	0x08000d37
 8000cc0:	08000d37 	.word	0x08000d37
 8000cc4:	08000d37 	.word	0x08000d37
 8000cc8:	08000d37 	.word	0x08000d37
 8000ccc:	08000ce5 	.word	0x08000ce5
 8000cd0:	08000cf9 	.word	0x08000cf9
 8000cd4:	4a79      	ldr	r2, [pc, #484]	@ (8000ebc <HAL_GPIO_Init+0x2b4>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d013      	beq.n	8000d02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cda:	e02c      	b.n	8000d36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	623b      	str	r3, [r7, #32]
          break;
 8000ce2:	e029      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	623b      	str	r3, [r7, #32]
          break;
 8000cec:	e024      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	3308      	adds	r3, #8
 8000cf4:	623b      	str	r3, [r7, #32]
          break;
 8000cf6:	e01f      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	330c      	adds	r3, #12
 8000cfe:	623b      	str	r3, [r7, #32]
          break;
 8000d00:	e01a      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d102      	bne.n	8000d10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	623b      	str	r3, [r7, #32]
          break;
 8000d0e:	e013      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d105      	bne.n	8000d24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d18:	2308      	movs	r3, #8
 8000d1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	69fa      	ldr	r2, [r7, #28]
 8000d20:	611a      	str	r2, [r3, #16]
          break;
 8000d22:	e009      	b.n	8000d38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d24:	2308      	movs	r3, #8
 8000d26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	69fa      	ldr	r2, [r7, #28]
 8000d2c:	615a      	str	r2, [r3, #20]
          break;
 8000d2e:	e003      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d30:	2300      	movs	r3, #0
 8000d32:	623b      	str	r3, [r7, #32]
          break;
 8000d34:	e000      	b.n	8000d38 <HAL_GPIO_Init+0x130>
          break;
 8000d36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	2bff      	cmp	r3, #255	@ 0xff
 8000d3c:	d801      	bhi.n	8000d42 <HAL_GPIO_Init+0x13a>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	e001      	b.n	8000d46 <HAL_GPIO_Init+0x13e>
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3304      	adds	r3, #4
 8000d46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	2bff      	cmp	r3, #255	@ 0xff
 8000d4c:	d802      	bhi.n	8000d54 <HAL_GPIO_Init+0x14c>
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	e002      	b.n	8000d5a <HAL_GPIO_Init+0x152>
 8000d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d56:	3b08      	subs	r3, #8
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	210f      	movs	r1, #15
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	43db      	mvns	r3, r3
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	6a39      	ldr	r1, [r7, #32]
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	fa01 f303 	lsl.w	r3, r1, r3
 8000d74:	431a      	orrs	r2, r3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 80b1 	beq.w	8000eea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d88:	4b4d      	ldr	r3, [pc, #308]	@ (8000ec0 <HAL_GPIO_Init+0x2b8>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a4c      	ldr	r2, [pc, #304]	@ (8000ec0 <HAL_GPIO_Init+0x2b8>)
 8000d8e:	f043 0301 	orr.w	r3, r3, #1
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b4a      	ldr	r3, [pc, #296]	@ (8000ec0 <HAL_GPIO_Init+0x2b8>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0301 	and.w	r3, r3, #1
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000da0:	4a48      	ldr	r2, [pc, #288]	@ (8000ec4 <HAL_GPIO_Init+0x2bc>)
 8000da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da4:	089b      	lsrs	r3, r3, #2
 8000da6:	3302      	adds	r3, #2
 8000da8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	220f      	movs	r2, #15
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4a40      	ldr	r2, [pc, #256]	@ (8000ec8 <HAL_GPIO_Init+0x2c0>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d013      	beq.n	8000df4 <HAL_GPIO_Init+0x1ec>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a3f      	ldr	r2, [pc, #252]	@ (8000ecc <HAL_GPIO_Init+0x2c4>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d00d      	beq.n	8000df0 <HAL_GPIO_Init+0x1e8>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8000ed0 <HAL_GPIO_Init+0x2c8>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d007      	beq.n	8000dec <HAL_GPIO_Init+0x1e4>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a3d      	ldr	r2, [pc, #244]	@ (8000ed4 <HAL_GPIO_Init+0x2cc>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d101      	bne.n	8000de8 <HAL_GPIO_Init+0x1e0>
 8000de4:	2303      	movs	r3, #3
 8000de6:	e006      	b.n	8000df6 <HAL_GPIO_Init+0x1ee>
 8000de8:	2304      	movs	r3, #4
 8000dea:	e004      	b.n	8000df6 <HAL_GPIO_Init+0x1ee>
 8000dec:	2302      	movs	r3, #2
 8000dee:	e002      	b.n	8000df6 <HAL_GPIO_Init+0x1ee>
 8000df0:	2301      	movs	r3, #1
 8000df2:	e000      	b.n	8000df6 <HAL_GPIO_Init+0x1ee>
 8000df4:	2300      	movs	r3, #0
 8000df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000df8:	f002 0203 	and.w	r2, r2, #3
 8000dfc:	0092      	lsls	r2, r2, #2
 8000dfe:	4093      	lsls	r3, r2
 8000e00:	68fa      	ldr	r2, [r7, #12]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e06:	492f      	ldr	r1, [pc, #188]	@ (8000ec4 <HAL_GPIO_Init+0x2bc>)
 8000e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e0a:	089b      	lsrs	r3, r3, #2
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d006      	beq.n	8000e2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e20:	4b2d      	ldr	r3, [pc, #180]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	492c      	ldr	r1, [pc, #176]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	608b      	str	r3, [r1, #8]
 8000e2c:	e006      	b.n	8000e3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e2e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e30:	689a      	ldr	r2, [r3, #8]
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	43db      	mvns	r3, r3
 8000e36:	4928      	ldr	r1, [pc, #160]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d006      	beq.n	8000e56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e48:	4b23      	ldr	r3, [pc, #140]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e4a:	68da      	ldr	r2, [r3, #12]
 8000e4c:	4922      	ldr	r1, [pc, #136]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60cb      	str	r3, [r1, #12]
 8000e54:	e006      	b.n	8000e64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e56:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e58:	68da      	ldr	r2, [r3, #12]
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	491e      	ldr	r1, [pc, #120]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d006      	beq.n	8000e7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e70:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	4918      	ldr	r1, [pc, #96]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e76:	69bb      	ldr	r3, [r7, #24]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	604b      	str	r3, [r1, #4]
 8000e7c:	e006      	b.n	8000e8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e7e:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	43db      	mvns	r3, r3
 8000e86:	4914      	ldr	r1, [pc, #80]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e88:	4013      	ands	r3, r2
 8000e8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d021      	beq.n	8000edc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e98:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	490e      	ldr	r1, [pc, #56]	@ (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	600b      	str	r3, [r1, #0]
 8000ea4:	e021      	b.n	8000eea <HAL_GPIO_Init+0x2e2>
 8000ea6:	bf00      	nop
 8000ea8:	10320000 	.word	0x10320000
 8000eac:	10310000 	.word	0x10310000
 8000eb0:	10220000 	.word	0x10220000
 8000eb4:	10210000 	.word	0x10210000
 8000eb8:	10120000 	.word	0x10120000
 8000ebc:	10110000 	.word	0x10110000
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	40010000 	.word	0x40010000
 8000ec8:	40010800 	.word	0x40010800
 8000ecc:	40010c00 	.word	0x40010c00
 8000ed0:	40011000 	.word	0x40011000
 8000ed4:	40011400 	.word	0x40011400
 8000ed8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000edc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <HAL_GPIO_Init+0x304>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	4909      	ldr	r1, [pc, #36]	@ (8000f0c <HAL_GPIO_Init+0x304>)
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eec:	3301      	adds	r3, #1
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f47f ae8e 	bne.w	8000c1c <HAL_GPIO_Init+0x14>
  }
}
 8000f00:	bf00      	nop
 8000f02:	bf00      	nop
 8000f04:	372c      	adds	r7, #44	@ 0x2c
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	40010400 	.word	0x40010400

08000f10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e12b      	b.n	800117a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d106      	bne.n	8000f3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fabe 	bl	80004b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2224      	movs	r2, #36	@ 0x24
 8000f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f022 0201 	bic.w	r2, r2, #1
 8000f52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000f72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f74:	f000 fcda 	bl	800192c <HAL_RCC_GetPCLK1Freq>
 8000f78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	4a81      	ldr	r2, [pc, #516]	@ (8001184 <HAL_I2C_Init+0x274>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d807      	bhi.n	8000f94 <HAL_I2C_Init+0x84>
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	4a80      	ldr	r2, [pc, #512]	@ (8001188 <HAL_I2C_Init+0x278>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	bf94      	ite	ls
 8000f8c:	2301      	movls	r3, #1
 8000f8e:	2300      	movhi	r3, #0
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	e006      	b.n	8000fa2 <HAL_I2C_Init+0x92>
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	4a7d      	ldr	r2, [pc, #500]	@ (800118c <HAL_I2C_Init+0x27c>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	bf94      	ite	ls
 8000f9c:	2301      	movls	r3, #1
 8000f9e:	2300      	movhi	r3, #0
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e0e7      	b.n	800117a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4a78      	ldr	r2, [pc, #480]	@ (8001190 <HAL_I2C_Init+0x280>)
 8000fae:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb2:	0c9b      	lsrs	r3, r3, #18
 8000fb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68ba      	ldr	r2, [r7, #8]
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6a1b      	ldr	r3, [r3, #32]
 8000fd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	4a6a      	ldr	r2, [pc, #424]	@ (8001184 <HAL_I2C_Init+0x274>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d802      	bhi.n	8000fe4 <HAL_I2C_Init+0xd4>
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	e009      	b.n	8000ff8 <HAL_I2C_Init+0xe8>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000fea:	fb02 f303 	mul.w	r3, r2, r3
 8000fee:	4a69      	ldr	r2, [pc, #420]	@ (8001194 <HAL_I2C_Init+0x284>)
 8000ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff4:	099b      	lsrs	r3, r3, #6
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	6812      	ldr	r2, [r2, #0]
 8000ffc:	430b      	orrs	r3, r1
 8000ffe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800100a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	495c      	ldr	r1, [pc, #368]	@ (8001184 <HAL_I2C_Init+0x274>)
 8001014:	428b      	cmp	r3, r1
 8001016:	d819      	bhi.n	800104c <HAL_I2C_Init+0x13c>
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	1e59      	subs	r1, r3, #1
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	fbb1 f3f3 	udiv	r3, r1, r3
 8001026:	1c59      	adds	r1, r3, #1
 8001028:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800102c:	400b      	ands	r3, r1
 800102e:	2b00      	cmp	r3, #0
 8001030:	d00a      	beq.n	8001048 <HAL_I2C_Init+0x138>
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	1e59      	subs	r1, r3, #1
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001040:	3301      	adds	r3, #1
 8001042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001046:	e051      	b.n	80010ec <HAL_I2C_Init+0x1dc>
 8001048:	2304      	movs	r3, #4
 800104a:	e04f      	b.n	80010ec <HAL_I2C_Init+0x1dc>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d111      	bne.n	8001078 <HAL_I2C_Init+0x168>
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	1e58      	subs	r0, r3, #1
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6859      	ldr	r1, [r3, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	440b      	add	r3, r1
 8001062:	fbb0 f3f3 	udiv	r3, r0, r3
 8001066:	3301      	adds	r3, #1
 8001068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800106c:	2b00      	cmp	r3, #0
 800106e:	bf0c      	ite	eq
 8001070:	2301      	moveq	r3, #1
 8001072:	2300      	movne	r3, #0
 8001074:	b2db      	uxtb	r3, r3
 8001076:	e012      	b.n	800109e <HAL_I2C_Init+0x18e>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	1e58      	subs	r0, r3, #1
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6859      	ldr	r1, [r3, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	440b      	add	r3, r1
 8001086:	0099      	lsls	r1, r3, #2
 8001088:	440b      	add	r3, r1
 800108a:	fbb0 f3f3 	udiv	r3, r0, r3
 800108e:	3301      	adds	r3, #1
 8001090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001094:	2b00      	cmp	r3, #0
 8001096:	bf0c      	ite	eq
 8001098:	2301      	moveq	r3, #1
 800109a:	2300      	movne	r3, #0
 800109c:	b2db      	uxtb	r3, r3
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_I2C_Init+0x196>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e022      	b.n	80010ec <HAL_I2C_Init+0x1dc>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10e      	bne.n	80010cc <HAL_I2C_Init+0x1bc>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	1e58      	subs	r0, r3, #1
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6859      	ldr	r1, [r3, #4]
 80010b6:	460b      	mov	r3, r1
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	440b      	add	r3, r1
 80010bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80010c0:	3301      	adds	r3, #1
 80010c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010ca:	e00f      	b.n	80010ec <HAL_I2C_Init+0x1dc>
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e58      	subs	r0, r3, #1
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6859      	ldr	r1, [r3, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	440b      	add	r3, r1
 80010da:	0099      	lsls	r1, r3, #2
 80010dc:	440b      	add	r3, r1
 80010de:	fbb0 f3f3 	udiv	r3, r0, r3
 80010e2:	3301      	adds	r3, #1
 80010e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010ec:	6879      	ldr	r1, [r7, #4]
 80010ee:	6809      	ldr	r1, [r1, #0]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69da      	ldr	r2, [r3, #28]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	431a      	orrs	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	430a      	orrs	r2, r1
 800110e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800111a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	6911      	ldr	r1, [r2, #16]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	68d2      	ldr	r2, [r2, #12]
 8001126:	4311      	orrs	r1, r2
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	430b      	orrs	r3, r1
 800112e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	695a      	ldr	r2, [r3, #20]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	431a      	orrs	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f042 0201 	orr.w	r2, r2, #1
 800115a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2220      	movs	r2, #32
 8001166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	000186a0 	.word	0x000186a0
 8001188:	001e847f 	.word	0x001e847f
 800118c:	003d08ff 	.word	0x003d08ff
 8001190:	431bde83 	.word	0x431bde83
 8001194:	10624dd3 	.word	0x10624dd3

08001198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d101      	bne.n	80011aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e272      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8087 	beq.w	80012c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011b8:	4b92      	ldr	r3, [pc, #584]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d00c      	beq.n	80011de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c4:	4b8f      	ldr	r3, [pc, #572]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 030c 	and.w	r3, r3, #12
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d112      	bne.n	80011f6 <HAL_RCC_OscConfig+0x5e>
 80011d0:	4b8c      	ldr	r3, [pc, #560]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011dc:	d10b      	bne.n	80011f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011de:	4b89      	ldr	r3, [pc, #548]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d06c      	beq.n	80012c4 <HAL_RCC_OscConfig+0x12c>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d168      	bne.n	80012c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e24c      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011fe:	d106      	bne.n	800120e <HAL_RCC_OscConfig+0x76>
 8001200:	4b80      	ldr	r3, [pc, #512]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a7f      	ldr	r2, [pc, #508]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	e02e      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x98>
 8001216:	4b7b      	ldr	r3, [pc, #492]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a7a      	ldr	r2, [pc, #488]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800121c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	4b78      	ldr	r3, [pc, #480]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a77      	ldr	r2, [pc, #476]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001228:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800122c:	6013      	str	r3, [r2, #0]
 800122e:	e01d      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001238:	d10c      	bne.n	8001254 <HAL_RCC_OscConfig+0xbc>
 800123a:	4b72      	ldr	r3, [pc, #456]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a71      	ldr	r2, [pc, #452]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	4b6f      	ldr	r3, [pc, #444]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a6e      	ldr	r2, [pc, #440]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800124c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001250:	6013      	str	r3, [r2, #0]
 8001252:	e00b      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 8001254:	4b6b      	ldr	r3, [pc, #428]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a6a      	ldr	r2, [pc, #424]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800125a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	4b68      	ldr	r3, [pc, #416]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a67      	ldr	r2, [pc, #412]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800126a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d013      	beq.n	800129c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fb2c 	bl	80008d0 <HAL_GetTick>
 8001278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fb28 	bl	80008d0 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	@ 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e200      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b5d      	ldr	r3, [pc, #372]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f0      	beq.n	800127c <HAL_RCC_OscConfig+0xe4>
 800129a:	e014      	b.n	80012c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800129c:	f7ff fb18 	bl	80008d0 <HAL_GetTick>
 80012a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012a2:	e008      	b.n	80012b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a4:	f7ff fb14 	bl	80008d0 <HAL_GetTick>
 80012a8:	4602      	mov	r2, r0
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	2b64      	cmp	r3, #100	@ 0x64
 80012b0:	d901      	bls.n	80012b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80012b2:	2303      	movs	r3, #3
 80012b4:	e1ec      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b6:	4b53      	ldr	r3, [pc, #332]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f0      	bne.n	80012a4 <HAL_RCC_OscConfig+0x10c>
 80012c2:	e000      	b.n	80012c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d063      	beq.n	800139a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d2:	4b4c      	ldr	r3, [pc, #304]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00b      	beq.n	80012f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012de:	4b49      	ldr	r3, [pc, #292]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	f003 030c 	and.w	r3, r3, #12
 80012e6:	2b08      	cmp	r3, #8
 80012e8:	d11c      	bne.n	8001324 <HAL_RCC_OscConfig+0x18c>
 80012ea:	4b46      	ldr	r3, [pc, #280]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d116      	bne.n	8001324 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f6:	4b43      	ldr	r3, [pc, #268]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f003 0302 	and.w	r3, r3, #2
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d005      	beq.n	800130e <HAL_RCC_OscConfig+0x176>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	691b      	ldr	r3, [r3, #16]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d001      	beq.n	800130e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e1c0      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130e:	4b3d      	ldr	r3, [pc, #244]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	4939      	ldr	r1, [pc, #228]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800131e:	4313      	orrs	r3, r2
 8001320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001322:	e03a      	b.n	800139a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d020      	beq.n	800136e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800132c:	4b36      	ldr	r3, [pc, #216]	@ (8001408 <HAL_RCC_OscConfig+0x270>)
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff facd 	bl	80008d0 <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800133a:	f7ff fac9 	bl	80008d0 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e1a1      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800134c:	4b2d      	ldr	r3, [pc, #180]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001358:	4b2a      	ldr	r3, [pc, #168]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	4927      	ldr	r1, [pc, #156]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001368:	4313      	orrs	r3, r2
 800136a:	600b      	str	r3, [r1, #0]
 800136c:	e015      	b.n	800139a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800136e:	4b26      	ldr	r3, [pc, #152]	@ (8001408 <HAL_RCC_OscConfig+0x270>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff faac 	bl	80008d0 <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800137c:	f7ff faa8 	bl	80008d0 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e180      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800138e:	4b1d      	ldr	r3, [pc, #116]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1f0      	bne.n	800137c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d03a      	beq.n	800141c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d019      	beq.n	80013e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ae:	4b17      	ldr	r3, [pc, #92]	@ (800140c <HAL_RCC_OscConfig+0x274>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b4:	f7ff fa8c 	bl	80008d0 <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013bc:	f7ff fa88 	bl	80008d0 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e160      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <HAL_RCC_OscConfig+0x26c>)
 80013d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d0f0      	beq.n	80013bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80013da:	2001      	movs	r0, #1
 80013dc:	f000 fafe 	bl	80019dc <RCC_Delay>
 80013e0:	e01c      	b.n	800141c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <HAL_RCC_OscConfig+0x274>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff fa72 	bl	80008d0 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ee:	e00f      	b.n	8001410 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013f0:	f7ff fa6e 	bl	80008d0 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d908      	bls.n	8001410 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e146      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
 8001402:	bf00      	nop
 8001404:	40021000 	.word	0x40021000
 8001408:	42420000 	.word	0x42420000
 800140c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001410:	4b92      	ldr	r3, [pc, #584]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1e9      	bne.n	80013f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	f000 80a6 	beq.w	8001576 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800142e:	4b8b      	ldr	r3, [pc, #556]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10d      	bne.n	8001456 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800143a:	4b88      	ldr	r3, [pc, #544]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	4a87      	ldr	r2, [pc, #540]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001444:	61d3      	str	r3, [r2, #28]
 8001446:	4b85      	ldr	r3, [pc, #532]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001452:	2301      	movs	r3, #1
 8001454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001456:	4b82      	ldr	r3, [pc, #520]	@ (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800145e:	2b00      	cmp	r3, #0
 8001460:	d118      	bne.n	8001494 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001462:	4b7f      	ldr	r3, [pc, #508]	@ (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a7e      	ldr	r2, [pc, #504]	@ (8001660 <HAL_RCC_OscConfig+0x4c8>)
 8001468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800146c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800146e:	f7ff fa2f 	bl	80008d0 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001476:	f7ff fa2b 	bl	80008d0 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b64      	cmp	r3, #100	@ 0x64
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e103      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	4b75      	ldr	r3, [pc, #468]	@ (8001660 <HAL_RCC_OscConfig+0x4c8>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001490:	2b00      	cmp	r3, #0
 8001492:	d0f0      	beq.n	8001476 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d106      	bne.n	80014aa <HAL_RCC_OscConfig+0x312>
 800149c:	4b6f      	ldr	r3, [pc, #444]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	4a6e      	ldr	r2, [pc, #440]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6213      	str	r3, [r2, #32]
 80014a8:	e02d      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0x334>
 80014b2:	4b6a      	ldr	r3, [pc, #424]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a69      	ldr	r2, [pc, #420]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	f023 0301 	bic.w	r3, r3, #1
 80014bc:	6213      	str	r3, [r2, #32]
 80014be:	4b67      	ldr	r3, [pc, #412]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4a66      	ldr	r2, [pc, #408]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014c4:	f023 0304 	bic.w	r3, r3, #4
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e01c      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	d10c      	bne.n	80014ee <HAL_RCC_OscConfig+0x356>
 80014d4:	4b61      	ldr	r3, [pc, #388]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	4a60      	ldr	r2, [pc, #384]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6213      	str	r3, [r2, #32]
 80014e0:	4b5e      	ldr	r3, [pc, #376]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4a5d      	ldr	r2, [pc, #372]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	6213      	str	r3, [r2, #32]
 80014ec:	e00b      	b.n	8001506 <HAL_RCC_OscConfig+0x36e>
 80014ee:	4b5b      	ldr	r3, [pc, #364]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014f0:	6a1b      	ldr	r3, [r3, #32]
 80014f2:	4a5a      	ldr	r2, [pc, #360]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014f4:	f023 0301 	bic.w	r3, r3, #1
 80014f8:	6213      	str	r3, [r2, #32]
 80014fa:	4b58      	ldr	r3, [pc, #352]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80014fc:	6a1b      	ldr	r3, [r3, #32]
 80014fe:	4a57      	ldr	r2, [pc, #348]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d015      	beq.n	800153a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff f9df 	bl	80008d0 <HAL_GetTick>
 8001512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001514:	e00a      	b.n	800152c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001516:	f7ff f9db 	bl	80008d0 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001524:	4293      	cmp	r3, r2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e0b1      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800152c:	4b4b      	ldr	r3, [pc, #300]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0ee      	beq.n	8001516 <HAL_RCC_OscConfig+0x37e>
 8001538:	e014      	b.n	8001564 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153a:	f7ff f9c9 	bl	80008d0 <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001540:	e00a      	b.n	8001558 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001542:	f7ff f9c5 	bl	80008d0 <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001550:	4293      	cmp	r3, r2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e09b      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001558:	4b40      	ldr	r3, [pc, #256]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1ee      	bne.n	8001542 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001564:	7dfb      	ldrb	r3, [r7, #23]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d105      	bne.n	8001576 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800156a:	4b3c      	ldr	r3, [pc, #240]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a3b      	ldr	r2, [pc, #236]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001570:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001574:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8087 	beq.w	800168e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001580:	4b36      	ldr	r3, [pc, #216]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 030c 	and.w	r3, r3, #12
 8001588:	2b08      	cmp	r3, #8
 800158a:	d061      	beq.n	8001650 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	2b02      	cmp	r3, #2
 8001592:	d146      	bne.n	8001622 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001594:	4b33      	ldr	r3, [pc, #204]	@ (8001664 <HAL_RCC_OscConfig+0x4cc>)
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff f999 	bl	80008d0 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a0:	e008      	b.n	80015b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a2:	f7ff f995 	bl	80008d0 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e06d      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b4:	4b29      	ldr	r3, [pc, #164]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1f0      	bne.n	80015a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c8:	d108      	bne.n	80015dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015ca:	4b24      	ldr	r3, [pc, #144]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	4921      	ldr	r1, [pc, #132]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015dc:	4b1f      	ldr	r3, [pc, #124]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a19      	ldr	r1, [r3, #32]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ec:	430b      	orrs	r3, r1
 80015ee:	491b      	ldr	r1, [pc, #108]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001664 <HAL_RCC_OscConfig+0x4cc>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff f969 	bl	80008d0 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff f965 	bl	80008d0 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e03d      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d0f0      	beq.n	8001602 <HAL_RCC_OscConfig+0x46a>
 8001620:	e035      	b.n	800168e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001622:	4b10      	ldr	r3, [pc, #64]	@ (8001664 <HAL_RCC_OscConfig+0x4cc>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7ff f952 	bl	80008d0 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff f94e 	bl	80008d0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e026      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <HAL_RCC_OscConfig+0x4c4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f0      	bne.n	8001630 <HAL_RCC_OscConfig+0x498>
 800164e:	e01e      	b.n	800168e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d107      	bne.n	8001668 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e019      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
 800165c:	40021000 	.word	0x40021000
 8001660:	40007000 	.word	0x40007000
 8001664:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <HAL_RCC_OscConfig+0x500>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	429a      	cmp	r2, r3
 800167a:	d106      	bne.n	800168a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001686:	429a      	cmp	r2, r3
 8001688:	d001      	beq.n	800168e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
 80016ae:	e0d0      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016b0:	4b6a      	ldr	r3, [pc, #424]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0307 	and.w	r3, r3, #7
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d910      	bls.n	80016e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016be:	4b67      	ldr	r3, [pc, #412]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f023 0207 	bic.w	r2, r3, #7
 80016c6:	4965      	ldr	r1, [pc, #404]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ce:	4b63      	ldr	r3, [pc, #396]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d001      	beq.n	80016e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e0b8      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0302 	and.w	r3, r3, #2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d020      	beq.n	800172e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0304 	and.w	r3, r3, #4
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016f8:	4b59      	ldr	r3, [pc, #356]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	4a58      	ldr	r2, [pc, #352]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80016fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001702:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0308 	and.w	r3, r3, #8
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001710:	4b53      	ldr	r3, [pc, #332]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	4a52      	ldr	r2, [pc, #328]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001716:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800171a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800171c:	4b50      	ldr	r3, [pc, #320]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	494d      	ldr	r1, [pc, #308]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	4313      	orrs	r3, r2
 800172c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	d040      	beq.n	80017bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d107      	bne.n	8001752 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	4b47      	ldr	r3, [pc, #284]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d115      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e07f      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d107      	bne.n	800176a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175a:	4b41      	ldr	r3, [pc, #260]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d109      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e073      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176a:	4b3d      	ldr	r3, [pc, #244]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e06b      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800177a:	4b39      	ldr	r3, [pc, #228]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f023 0203 	bic.w	r2, r3, #3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4936      	ldr	r1, [pc, #216]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001788:	4313      	orrs	r3, r2
 800178a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800178c:	f7ff f8a0 	bl	80008d0 <HAL_GetTick>
 8001790:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001792:	e00a      	b.n	80017aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001794:	f7ff f89c 	bl	80008d0 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e053      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 020c 	and.w	r2, r3, #12
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d1eb      	bne.n	8001794 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017bc:	4b27      	ldr	r3, [pc, #156]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	683a      	ldr	r2, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d210      	bcs.n	80017ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ca:	4b24      	ldr	r3, [pc, #144]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f023 0207 	bic.w	r2, r3, #7
 80017d2:	4922      	ldr	r1, [pc, #136]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017da:	4b20      	ldr	r3, [pc, #128]	@ (800185c <HAL_RCC_ClockConfig+0x1c0>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	683a      	ldr	r2, [r7, #0]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d001      	beq.n	80017ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e032      	b.n	8001852 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d008      	beq.n	800180a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017f8:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	4916      	ldr	r1, [pc, #88]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	4313      	orrs	r3, r2
 8001808:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	2b00      	cmp	r3, #0
 8001814:	d009      	beq.n	800182a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	490e      	ldr	r1, [pc, #56]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001826:	4313      	orrs	r3, r2
 8001828:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800182a:	f000 f821 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 800182e:	4602      	mov	r2, r0
 8001830:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <HAL_RCC_ClockConfig+0x1c4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	490a      	ldr	r1, [pc, #40]	@ (8001864 <HAL_RCC_ClockConfig+0x1c8>)
 800183c:	5ccb      	ldrb	r3, [r1, r3]
 800183e:	fa22 f303 	lsr.w	r3, r2, r3
 8001842:	4a09      	ldr	r2, [pc, #36]	@ (8001868 <HAL_RCC_ClockConfig+0x1cc>)
 8001844:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <HAL_RCC_ClockConfig+0x1d0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe ff4c 	bl	80006e8 <HAL_InitTick>

  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40022000 	.word	0x40022000
 8001860:	40021000 	.word	0x40021000
 8001864:	08004050 	.word	0x08004050
 8001868:	20000000 	.word	0x20000000
 800186c:	20000004 	.word	0x20000004

08001870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800188a:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <HAL_RCC_GetSysClockFreq+0x94>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f003 030c 	and.w	r3, r3, #12
 8001896:	2b04      	cmp	r3, #4
 8001898:	d002      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x30>
 800189a:	2b08      	cmp	r3, #8
 800189c:	d003      	beq.n	80018a6 <HAL_RCC_GetSysClockFreq+0x36>
 800189e:	e027      	b.n	80018f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018a0:	4b19      	ldr	r3, [pc, #100]	@ (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018a2:	613b      	str	r3, [r7, #16]
      break;
 80018a4:	e027      	b.n	80018f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	0c9b      	lsrs	r3, r3, #18
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	4a17      	ldr	r2, [pc, #92]	@ (800190c <HAL_RCC_GetSysClockFreq+0x9c>)
 80018b0:	5cd3      	ldrb	r3, [r2, r3]
 80018b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d010      	beq.n	80018e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80018be:	4b11      	ldr	r3, [pc, #68]	@ (8001904 <HAL_RCC_GetSysClockFreq+0x94>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	0c5b      	lsrs	r3, r3, #17
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	4a11      	ldr	r2, [pc, #68]	@ (8001910 <HAL_RCC_GetSysClockFreq+0xa0>)
 80018ca:	5cd3      	ldrb	r3, [r2, r3]
 80018cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018d2:	fb03 f202 	mul.w	r2, r3, r2
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	e004      	b.n	80018ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001914 <HAL_RCC_GetSysClockFreq+0xa4>)
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	613b      	str	r3, [r7, #16]
      break;
 80018ee:	e002      	b.n	80018f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018f0:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_RCC_GetSysClockFreq+0x98>)
 80018f2:	613b      	str	r3, [r7, #16]
      break;
 80018f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018f6:	693b      	ldr	r3, [r7, #16]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	371c      	adds	r7, #28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000
 8001908:	007a1200 	.word	0x007a1200
 800190c:	08004068 	.word	0x08004068
 8001910:	08004078 	.word	0x08004078
 8001914:	003d0900 	.word	0x003d0900

08001918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800191c:	4b02      	ldr	r3, [pc, #8]	@ (8001928 <HAL_RCC_GetHCLKFreq+0x10>)
 800191e:	681b      	ldr	r3, [r3, #0]
}
 8001920:	4618      	mov	r0, r3
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	20000000 	.word	0x20000000

0800192c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001930:	f7ff fff2 	bl	8001918 <HAL_RCC_GetHCLKFreq>
 8001934:	4602      	mov	r2, r0
 8001936:	4b05      	ldr	r3, [pc, #20]	@ (800194c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	4903      	ldr	r1, [pc, #12]	@ (8001950 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001942:	5ccb      	ldrb	r3, [r1, r3]
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001948:	4618      	mov	r0, r3
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	08004060 	.word	0x08004060

08001954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001958:	f7ff ffde 	bl	8001918 <HAL_RCC_GetHCLKFreq>
 800195c:	4602      	mov	r2, r0
 800195e:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	0adb      	lsrs	r3, r3, #11
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	4903      	ldr	r1, [pc, #12]	@ (8001978 <HAL_RCC_GetPCLK2Freq+0x24>)
 800196a:	5ccb      	ldrb	r3, [r1, r3]
 800196c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001970:	4618      	mov	r0, r3
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40021000 	.word	0x40021000
 8001978:	08004060 	.word	0x08004060

0800197c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	220f      	movs	r2, #15
 800198a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <HAL_RCC_GetClockConfig+0x58>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0203 	and.w	r2, r3, #3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001998:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <HAL_RCC_GetClockConfig+0x58>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019a4:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <HAL_RCC_GetClockConfig+0x58>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80019b0:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <HAL_RCC_GetClockConfig+0x58>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	08db      	lsrs	r3, r3, #3
 80019b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_RCC_GetClockConfig+0x5c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0207 	and.w	r2, r3, #7
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40022000 	.word	0x40022000

080019dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a10 <RCC_Delay+0x34>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001a14 <RCC_Delay+0x38>)
 80019ea:	fba2 2303 	umull	r2, r3, r2, r3
 80019ee:	0a5b      	lsrs	r3, r3, #9
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	fb02 f303 	mul.w	r3, r2, r3
 80019f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019f8:	bf00      	nop
  }
  while (Delay --);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	1e5a      	subs	r2, r3, #1
 80019fe:	60fa      	str	r2, [r7, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1f9      	bne.n	80019f8 <RCC_Delay+0x1c>
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr
 8001a10:	20000000 	.word	0x20000000
 8001a14:	10624dd3 	.word	0x10624dd3

08001a18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e076      	b.n	8001b18 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d108      	bne.n	8001a44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a3a:	d009      	beq.n	8001a50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
 8001a42:	e005      	b.n	8001a50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d106      	bne.n	8001a70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7fe fda0 	bl	80005b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2202      	movs	r2, #2
 8001a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	695b      	ldr	r3, [r3, #20]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ad4:	ea42 0103 	orr.w	r1, r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001adc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	0c1a      	lsrs	r2, r3, #16
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f002 0204 	and.w	r2, r2, #4
 8001af6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	69da      	ldr	r2, [r3, #28]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e041      	b.n	8001bb6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d106      	bne.n	8001b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 f839 	bl	8001bbe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4610      	mov	r0, r2
 8001b60:	f000 f99c 	bl	8001e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d001      	beq.n	8001be8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e03a      	b.n	8001c5e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 0201 	orr.w	r2, r2, #1
 8001bfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a18      	ldr	r2, [pc, #96]	@ (8001c68 <HAL_TIM_Base_Start_IT+0x98>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d00e      	beq.n	8001c28 <HAL_TIM_Base_Start_IT+0x58>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c12:	d009      	beq.n	8001c28 <HAL_TIM_Base_Start_IT+0x58>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a14      	ldr	r2, [pc, #80]	@ (8001c6c <HAL_TIM_Base_Start_IT+0x9c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d004      	beq.n	8001c28 <HAL_TIM_Base_Start_IT+0x58>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a13      	ldr	r2, [pc, #76]	@ (8001c70 <HAL_TIM_Base_Start_IT+0xa0>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d111      	bne.n	8001c4c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2b06      	cmp	r3, #6
 8001c38:	d010      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 0201 	orr.w	r2, r2, #1
 8001c48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c4a:	e007      	b.n	8001c5c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0201 	orr.w	r2, r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr
 8001c68:	40012c00 	.word	0x40012c00
 8001c6c:	40000400 	.word	0x40000400
 8001c70:	40000800 	.word	0x40000800

08001c74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d020      	beq.n	8001cd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d01b      	beq.n	8001cd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f06f 0202 	mvn.w	r2, #2
 8001ca8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d003      	beq.n	8001cc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 f8d1 	bl	8001e66 <HAL_TIM_IC_CaptureCallback>
 8001cc4:	e005      	b.n	8001cd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8c4 	bl	8001e54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f8d3 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d020      	beq.n	8001d24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f003 0304 	and.w	r3, r3, #4
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d01b      	beq.n	8001d24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f06f 0204 	mvn.w	r2, #4
 8001cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d003      	beq.n	8001d12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 f8ab 	bl	8001e66 <HAL_TIM_IC_CaptureCallback>
 8001d10:	e005      	b.n	8001d1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f000 f89e 	bl	8001e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f8ad 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d020      	beq.n	8001d70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d01b      	beq.n	8001d70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f06f 0208 	mvn.w	r2, #8
 8001d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2204      	movs	r2, #4
 8001d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 0303 	and.w	r3, r3, #3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f000 f885 	bl	8001e66 <HAL_TIM_IC_CaptureCallback>
 8001d5c:	e005      	b.n	8001d6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f878 	bl	8001e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f887 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d020      	beq.n	8001dbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f003 0310 	and.w	r3, r3, #16
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d01b      	beq.n	8001dbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0210 	mvn.w	r2, #16
 8001d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2208      	movs	r2, #8
 8001d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	69db      	ldr	r3, [r3, #28]
 8001d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f85f 	bl	8001e66 <HAL_TIM_IC_CaptureCallback>
 8001da8:	e005      	b.n	8001db6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f852 	bl	8001e54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 f861 	bl	8001e78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00c      	beq.n	8001de0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d007      	beq.n	8001de0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 0201 	mvn.w	r2, #1
 8001dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7fe fb1c 	bl	8000418 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00c      	beq.n	8001e04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 f8c3 	bl	8001f8a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00c      	beq.n	8001e28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d007      	beq.n	8001e28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f831 	bl	8001e8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	f003 0320 	and.w	r3, r3, #32
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00c      	beq.n	8001e4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f003 0320 	and.w	r3, r3, #32
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d007      	beq.n	8001e4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0220 	mvn.w	r2, #32
 8001e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f896 	bl	8001f78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e4c:	bf00      	nop
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bc80      	pop	{r7}
 8001e64:	4770      	bx	lr

08001e66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a2f      	ldr	r2, [pc, #188]	@ (8001f6c <TIM_Base_SetConfig+0xd0>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d00b      	beq.n	8001ecc <TIM_Base_SetConfig+0x30>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eba:	d007      	beq.n	8001ecc <TIM_Base_SetConfig+0x30>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a2c      	ldr	r2, [pc, #176]	@ (8001f70 <TIM_Base_SetConfig+0xd4>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d003      	beq.n	8001ecc <TIM_Base_SetConfig+0x30>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8001f74 <TIM_Base_SetConfig+0xd8>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d108      	bne.n	8001ede <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a22      	ldr	r2, [pc, #136]	@ (8001f6c <TIM_Base_SetConfig+0xd0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d00b      	beq.n	8001efe <TIM_Base_SetConfig+0x62>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eec:	d007      	beq.n	8001efe <TIM_Base_SetConfig+0x62>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8001f70 <TIM_Base_SetConfig+0xd4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d003      	beq.n	8001efe <TIM_Base_SetConfig+0x62>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f74 <TIM_Base_SetConfig+0xd8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d108      	bne.n	8001f10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689a      	ldr	r2, [r3, #8]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a0d      	ldr	r2, [pc, #52]	@ (8001f6c <TIM_Base_SetConfig+0xd0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d103      	bne.n	8001f44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	f023 0201 	bic.w	r2, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	611a      	str	r2, [r3, #16]
  }
}
 8001f62:	bf00      	nop
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr
 8001f6c:	40012c00 	.word	0x40012c00
 8001f70:	40000400 	.word	0x40000400
 8001f74:	40000800 	.word	0x40000800

08001f78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr

08001f8a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e042      	b.n	8002034 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d106      	bne.n	8001fc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7fe fb3e 	bl	8000644 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2224      	movs	r2, #36	@ 0x24
 8001fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001fde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 fc7f 	bl	80028e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	691a      	ldr	r2, [r3, #16]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ff4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	695a      	ldr	r2, [r3, #20]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002004:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002014:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2220      	movs	r2, #32
 8002020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2220      	movs	r2, #32
 8002028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b0ba      	sub	sp, #232	@ 0xe8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002062:	2300      	movs	r3, #0
 8002064:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002068:	2300      	movs	r3, #0
 800206a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800206e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002072:	f003 030f 	and.w	r3, r3, #15
 8002076:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800207a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10f      	bne.n	80020a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b00      	cmp	r3, #0
 800208c:	d009      	beq.n	80020a2 <HAL_UART_IRQHandler+0x66>
 800208e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002092:	f003 0320 	and.w	r3, r3, #32
 8002096:	2b00      	cmp	r3, #0
 8002098:	d003      	beq.n	80020a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f000 fb63 	bl	8002766 <UART_Receive_IT>
      return;
 80020a0:	e25b      	b.n	800255a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80020a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	f000 80de 	beq.w	8002268 <HAL_UART_IRQHandler+0x22c>
 80020ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d106      	bne.n	80020c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020bc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80d1 	beq.w	8002268 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d00b      	beq.n	80020ea <HAL_UART_IRQHandler+0xae>
 80020d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d005      	beq.n	80020ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	f043 0201 	orr.w	r2, r3, #1
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00b      	beq.n	800210e <HAL_UART_IRQHandler+0xd2>
 80020f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d005      	beq.n	800210e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	f043 0202 	orr.w	r2, r3, #2
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800210e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00b      	beq.n	8002132 <HAL_UART_IRQHandler+0xf6>
 800211a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d005      	beq.n	8002132 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	f043 0204 	orr.w	r2, r3, #4
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b00      	cmp	r3, #0
 800213c:	d011      	beq.n	8002162 <HAL_UART_IRQHandler+0x126>
 800213e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002142:	f003 0320 	and.w	r3, r3, #32
 8002146:	2b00      	cmp	r3, #0
 8002148:	d105      	bne.n	8002156 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800214a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d005      	beq.n	8002162 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f043 0208 	orr.w	r2, r3, #8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 81f2 	beq.w	8002550 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800216c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002170:	f003 0320 	and.w	r3, r3, #32
 8002174:	2b00      	cmp	r3, #0
 8002176:	d008      	beq.n	800218a <HAL_UART_IRQHandler+0x14e>
 8002178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800217c:	f003 0320 	and.w	r3, r3, #32
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 faee 	bl	8002766 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002194:	2b00      	cmp	r3, #0
 8002196:	bf14      	ite	ne
 8002198:	2301      	movne	r3, #1
 800219a:	2300      	moveq	r3, #0
 800219c:	b2db      	uxtb	r3, r3
 800219e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d103      	bne.n	80021b6 <HAL_UART_IRQHandler+0x17a>
 80021ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d04f      	beq.n	8002256 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f9f8 	bl	80025ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d041      	beq.n	800224e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	3314      	adds	r3, #20
 80021d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021d8:	e853 3f00 	ldrex	r3, [r3]
 80021dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80021e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3314      	adds	r3, #20
 80021f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80021f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80021fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002202:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002206:	e841 2300 	strex	r3, r2, [r1]
 800220a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800220e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1d9      	bne.n	80021ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800221a:	2b00      	cmp	r3, #0
 800221c:	d013      	beq.n	8002246 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002222:	4a7e      	ldr	r2, [pc, #504]	@ (800241c <HAL_UART_IRQHandler+0x3e0>)
 8002224:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fc74 	bl	8000b18 <HAL_DMA_Abort_IT>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d016      	beq.n	8002264 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800223a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002240:	4610      	mov	r0, r2
 8002242:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002244:	e00e      	b.n	8002264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f99c 	bl	8002584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800224c:	e00a      	b.n	8002264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f998 	bl	8002584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002254:	e006      	b.n	8002264 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f994 	bl	8002584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002262:	e175      	b.n	8002550 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002264:	bf00      	nop
    return;
 8002266:	e173      	b.n	8002550 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226c:	2b01      	cmp	r3, #1
 800226e:	f040 814f 	bne.w	8002510 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 8148 	beq.w	8002510 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002284:	f003 0310 	and.w	r3, r3, #16
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 8141 	beq.w	8002510 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	f000 80b6 	beq.w	8002420 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 8145 	beq.w	8002554 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80022ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80022d2:	429a      	cmp	r2, r3
 80022d4:	f080 813e 	bcs.w	8002554 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80022de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	f000 8088 	beq.w	80023fc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	330c      	adds	r3, #12
 80022f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022fa:	e853 3f00 	ldrex	r3, [r3]
 80022fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002302:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002306:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800230a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	330c      	adds	r3, #12
 8002314:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002318:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800231c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002320:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002324:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002328:	e841 2300 	strex	r3, r2, [r1]
 800232c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002330:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1d9      	bne.n	80022ec <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	3314      	adds	r3, #20
 800233e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002340:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002342:	e853 3f00 	ldrex	r3, [r3]
 8002346:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002348:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800234a:	f023 0301 	bic.w	r3, r3, #1
 800234e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	3314      	adds	r3, #20
 8002358:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800235c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002360:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002362:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002364:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002368:	e841 2300 	strex	r3, r2, [r1]
 800236c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800236e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e1      	bne.n	8002338 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	3314      	adds	r3, #20
 800237a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800237e:	e853 3f00 	ldrex	r3, [r3]
 8002382:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002386:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800238a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	3314      	adds	r3, #20
 8002394:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002398:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800239a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800239e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80023a0:	e841 2300 	strex	r3, r2, [r1]
 80023a4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80023a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1e3      	bne.n	8002374 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	330c      	adds	r3, #12
 80023c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023c4:	e853 3f00 	ldrex	r3, [r3]
 80023c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80023ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023cc:	f023 0310 	bic.w	r3, r3, #16
 80023d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	330c      	adds	r3, #12
 80023da:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80023de:	65ba      	str	r2, [r7, #88]	@ 0x58
 80023e0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80023e6:	e841 2300 	strex	r3, r2, [r1]
 80023ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80023ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1e3      	bne.n	80023ba <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe fb53 	bl	8000aa2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2202      	movs	r2, #2
 8002400:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800240a:	b29b      	uxth	r3, r3
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	b29b      	uxth	r3, r3
 8002410:	4619      	mov	r1, r3
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f000 f8bf 	bl	8002596 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002418:	e09c      	b.n	8002554 <HAL_UART_IRQHandler+0x518>
 800241a:	bf00      	nop
 800241c:	08002671 	.word	0x08002671
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002428:	b29b      	uxth	r3, r3
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002434:	b29b      	uxth	r3, r3
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 808e 	beq.w	8002558 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800243c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002440:	2b00      	cmp	r3, #0
 8002442:	f000 8089 	beq.w	8002558 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	330c      	adds	r3, #12
 800244c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800244e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002450:	e853 3f00 	ldrex	r3, [r3]
 8002454:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002458:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800245c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	330c      	adds	r3, #12
 8002466:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800246a:	647a      	str	r2, [r7, #68]	@ 0x44
 800246c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800246e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002470:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002472:	e841 2300 	strex	r3, r2, [r1]
 8002476:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1e3      	bne.n	8002446 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	3314      	adds	r3, #20
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	e853 3f00 	ldrex	r3, [r3]
 800248c:	623b      	str	r3, [r7, #32]
   return(result);
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	3314      	adds	r3, #20
 800249e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80024a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80024a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80024a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024aa:	e841 2300 	strex	r3, r2, [r1]
 80024ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80024b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d1e3      	bne.n	800247e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2220      	movs	r2, #32
 80024ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	330c      	adds	r3, #12
 80024ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	e853 3f00 	ldrex	r3, [r3]
 80024d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f023 0310 	bic.w	r3, r3, #16
 80024da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	330c      	adds	r3, #12
 80024e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80024e8:	61fa      	str	r2, [r7, #28]
 80024ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ec:	69b9      	ldr	r1, [r7, #24]
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	e841 2300 	strex	r3, r2, [r1]
 80024f4:	617b      	str	r3, [r7, #20]
   return(result);
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1e3      	bne.n	80024c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2202      	movs	r2, #2
 8002500:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002502:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002506:	4619      	mov	r1, r3
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 f844 	bl	8002596 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800250e:	e023      	b.n	8002558 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002518:	2b00      	cmp	r3, #0
 800251a:	d009      	beq.n	8002530 <HAL_UART_IRQHandler+0x4f4>
 800251c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 f8b5 	bl	8002698 <UART_Transmit_IT>
    return;
 800252e:	e014      	b.n	800255a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00e      	beq.n	800255a <HAL_UART_IRQHandler+0x51e>
 800253c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f8f4 	bl	8002736 <UART_EndTransmit_IT>
    return;
 800254e:	e004      	b.n	800255a <HAL_UART_IRQHandler+0x51e>
    return;
 8002550:	bf00      	nop
 8002552:	e002      	b.n	800255a <HAL_UART_IRQHandler+0x51e>
      return;
 8002554:	bf00      	nop
 8002556:	e000      	b.n	800255a <HAL_UART_IRQHandler+0x51e>
      return;
 8002558:	bf00      	nop
  }
}
 800255a:	37e8      	adds	r7, #232	@ 0xe8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr

08002572 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr

08002584 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	460b      	mov	r3, r1
 80025a0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr

080025ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b095      	sub	sp, #84	@ 0x54
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	330c      	adds	r3, #12
 80025ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025be:	e853 3f00 	ldrex	r3, [r3]
 80025c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80025c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80025ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	330c      	adds	r3, #12
 80025d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80025d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80025d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80025da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80025dc:	e841 2300 	strex	r3, r2, [r1]
 80025e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80025e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1e5      	bne.n	80025b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	3314      	adds	r3, #20
 80025ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	e853 3f00 	ldrex	r3, [r3]
 80025f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f023 0301 	bic.w	r3, r3, #1
 80025fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	3314      	adds	r3, #20
 8002606:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002608:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800260a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800260e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002610:	e841 2300 	strex	r3, r2, [r1]
 8002614:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1e5      	bne.n	80025e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002620:	2b01      	cmp	r3, #1
 8002622:	d119      	bne.n	8002658 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	330c      	adds	r3, #12
 800262a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	e853 3f00 	ldrex	r3, [r3]
 8002632:	60bb      	str	r3, [r7, #8]
   return(result);
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f023 0310 	bic.w	r3, r3, #16
 800263a:	647b      	str	r3, [r7, #68]	@ 0x44
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	330c      	adds	r3, #12
 8002642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002644:	61ba      	str	r2, [r7, #24]
 8002646:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002648:	6979      	ldr	r1, [r7, #20]
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	e841 2300 	strex	r3, r2, [r1]
 8002650:	613b      	str	r3, [r7, #16]
   return(result);
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1e5      	bne.n	8002624 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002666:	bf00      	nop
 8002668:	3754      	adds	r7, #84	@ 0x54
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800267c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2200      	movs	r2, #0
 8002682:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800268a:	68f8      	ldr	r0, [r7, #12]
 800268c:	f7ff ff7a 	bl	8002584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002690:	bf00      	nop
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b21      	cmp	r3, #33	@ 0x21
 80026aa:	d13e      	bne.n	800272a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026b4:	d114      	bne.n	80026e0 <UART_Transmit_IT+0x48>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d110      	bne.n	80026e0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026d2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	1c9a      	adds	r2, r3, #2
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	621a      	str	r2, [r3, #32]
 80026de:	e008      	b.n	80026f2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	1c59      	adds	r1, r3, #1
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6211      	str	r1, [r2, #32]
 80026ea:	781a      	ldrb	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	3b01      	subs	r3, #1
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	4619      	mov	r1, r3
 8002700:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002702:	2b00      	cmp	r3, #0
 8002704:	d10f      	bne.n	8002726 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002714:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002724:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	e000      	b.n	800272c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800272a:	2302      	movs	r3, #2
  }
}
 800272c:	4618      	mov	r0, r3
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b082      	sub	sp, #8
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800274c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2220      	movs	r2, #32
 8002752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7ff ff02 	bl	8002560 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b08c      	sub	sp, #48	@ 0x30
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b22      	cmp	r3, #34	@ 0x22
 8002778:	f040 80ae 	bne.w	80028d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002784:	d117      	bne.n	80027b6 <UART_Receive_IT+0x50>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d113      	bne.n	80027b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800278e:	2300      	movs	r3, #0
 8002790:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002796:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ae:	1c9a      	adds	r2, r3, #2
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80027b4:	e026      	b.n	8002804 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027c8:	d007      	beq.n	80027da <UART_Receive_IT+0x74>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10a      	bne.n	80027e8 <UART_Receive_IT+0x82>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d106      	bne.n	80027e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e4:	701a      	strb	r2, [r3, #0]
 80027e6:	e008      	b.n	80027fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29b      	uxth	r3, r3
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	4619      	mov	r1, r3
 8002812:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002814:	2b00      	cmp	r3, #0
 8002816:	d15d      	bne.n	80028d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0220 	bic.w	r2, r2, #32
 8002826:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68da      	ldr	r2, [r3, #12]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002836:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695a      	ldr	r2, [r3, #20]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 0201 	bic.w	r2, r2, #1
 8002846:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	2b01      	cmp	r3, #1
 800285c:	d135      	bne.n	80028ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	330c      	adds	r3, #12
 800286a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	e853 3f00 	ldrex	r3, [r3]
 8002872:	613b      	str	r3, [r7, #16]
   return(result);
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	f023 0310 	bic.w	r3, r3, #16
 800287a:	627b      	str	r3, [r7, #36]	@ 0x24
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	330c      	adds	r3, #12
 8002882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002884:	623a      	str	r2, [r7, #32]
 8002886:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002888:	69f9      	ldr	r1, [r7, #28]
 800288a:	6a3a      	ldr	r2, [r7, #32]
 800288c:	e841 2300 	strex	r3, r2, [r1]
 8002890:	61bb      	str	r3, [r7, #24]
   return(result);
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d1e5      	bne.n	8002864 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0310 	and.w	r3, r3, #16
 80028a2:	2b10      	cmp	r3, #16
 80028a4:	d10a      	bne.n	80028bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028c0:	4619      	mov	r1, r3
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7ff fe67 	bl	8002596 <HAL_UARTEx_RxEventCallback>
 80028c8:	e002      	b.n	80028d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff fe51 	bl	8002572 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	e002      	b.n	80028da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	e000      	b.n	80028da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80028d8:	2302      	movs	r3, #2
  }
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3730      	adds	r7, #48	@ 0x30
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	4313      	orrs	r3, r2
 8002912:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800291e:	f023 030c 	bic.w	r3, r3, #12
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6812      	ldr	r2, [r2, #0]
 8002926:	68b9      	ldr	r1, [r7, #8]
 8002928:	430b      	orrs	r3, r1
 800292a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699a      	ldr	r2, [r3, #24]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a2c      	ldr	r2, [pc, #176]	@ (80029f8 <UART_SetConfig+0x114>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d103      	bne.n	8002954 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800294c:	f7ff f802 	bl	8001954 <HAL_RCC_GetPCLK2Freq>
 8002950:	60f8      	str	r0, [r7, #12]
 8002952:	e002      	b.n	800295a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002954:	f7fe ffea 	bl	800192c <HAL_RCC_GetPCLK1Freq>
 8002958:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800295a:	68fa      	ldr	r2, [r7, #12]
 800295c:	4613      	mov	r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	009a      	lsls	r2, r3, #2
 8002964:	441a      	add	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	4a22      	ldr	r2, [pc, #136]	@ (80029fc <UART_SetConfig+0x118>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	0119      	lsls	r1, r3, #4
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	009a      	lsls	r2, r3, #2
 8002984:	441a      	add	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002990:	4b1a      	ldr	r3, [pc, #104]	@ (80029fc <UART_SetConfig+0x118>)
 8002992:	fba3 0302 	umull	r0, r3, r3, r2
 8002996:	095b      	lsrs	r3, r3, #5
 8002998:	2064      	movs	r0, #100	@ 0x64
 800299a:	fb00 f303 	mul.w	r3, r0, r3
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	011b      	lsls	r3, r3, #4
 80029a2:	3332      	adds	r3, #50	@ 0x32
 80029a4:	4a15      	ldr	r2, [pc, #84]	@ (80029fc <UART_SetConfig+0x118>)
 80029a6:	fba2 2303 	umull	r2, r3, r2, r3
 80029aa:	095b      	lsrs	r3, r3, #5
 80029ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b0:	4419      	add	r1, r3
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	009a      	lsls	r2, r3, #2
 80029bc:	441a      	add	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80029c8:	4b0c      	ldr	r3, [pc, #48]	@ (80029fc <UART_SetConfig+0x118>)
 80029ca:	fba3 0302 	umull	r0, r3, r3, r2
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	2064      	movs	r0, #100	@ 0x64
 80029d2:	fb00 f303 	mul.w	r3, r0, r3
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	011b      	lsls	r3, r3, #4
 80029da:	3332      	adds	r3, #50	@ 0x32
 80029dc:	4a07      	ldr	r2, [pc, #28]	@ (80029fc <UART_SetConfig+0x118>)
 80029de:	fba2 2303 	umull	r2, r3, r2, r3
 80029e2:	095b      	lsrs	r3, r3, #5
 80029e4:	f003 020f 	and.w	r2, r3, #15
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	440a      	add	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80029f0:	bf00      	nop
 80029f2:	3710      	adds	r7, #16
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40013800 	.word	0x40013800
 80029fc:	51eb851f 	.word	0x51eb851f

08002a00 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002a0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a12:	2b84      	cmp	r3, #132	@ 0x84
 8002a14:	d005      	beq.n	8002a22 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002a16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	3303      	adds	r3, #3
 8002a20:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002a22:	68fb      	ldr	r3, [r7, #12]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002a32:	f000 faf7 	bl	8003024 <vTaskStartScheduler>
  
  return osOK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a3e:	b089      	sub	sp, #36	@ 0x24
 8002a40:	af04      	add	r7, sp, #16
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d020      	beq.n	8002a90 <osThreadCreate+0x54>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	699b      	ldr	r3, [r3, #24]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d01c      	beq.n	8002a90 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685c      	ldr	r4, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691e      	ldr	r6, [r3, #16]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ffc9 	bl	8002a00 <makeFreeRtosPriority>
 8002a6e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a78:	9202      	str	r2, [sp, #8]
 8002a7a:	9301      	str	r3, [sp, #4]
 8002a7c:	9100      	str	r1, [sp, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	4632      	mov	r2, r6
 8002a82:	4629      	mov	r1, r5
 8002a84:	4620      	mov	r0, r4
 8002a86:	f000 f8e8 	bl	8002c5a <xTaskCreateStatic>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	e01c      	b.n	8002aca <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685c      	ldr	r4, [r3, #4]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a9c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff ffab 	bl	8002a00 <makeFreeRtosPriority>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	f107 030c 	add.w	r3, r7, #12
 8002ab0:	9301      	str	r3, [sp, #4]
 8002ab2:	9200      	str	r2, [sp, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	4632      	mov	r2, r6
 8002ab8:	4629      	mov	r1, r5
 8002aba:	4620      	mov	r0, r4
 8002abc:	f000 f92d 	bl	8002d1a <xTaskCreate>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d001      	beq.n	8002aca <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002aca:	68fb      	ldr	r3, [r7, #12]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3714      	adds	r7, #20
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ad4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <osDelay+0x16>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	e000      	b.n	8002aec <osDelay+0x18>
 8002aea:	2301      	movs	r3, #1
 8002aec:	4618      	mov	r0, r3
 8002aee:	f000 fa63 	bl	8002fb8 <vTaskDelay>
  
  return osOK;
 8002af2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f103 0208 	add.w	r2, r3, #8
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295
 8002b14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f103 0208 	add.w	r2, r3, #8
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f103 0208 	add.w	r2, r3, #8
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b52:	b480      	push	{r7}
 8002b54:	b085      	sub	sp, #20
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
 8002b5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68fa      	ldr	r2, [r7, #12]
 8002b66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	1c5a      	adds	r2, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	601a      	str	r2, [r3, #0]
}
 8002b8e:	bf00      	nop
 8002b90:	3714      	adds	r7, #20
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bae:	d103      	bne.n	8002bb8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	e00c      	b.n	8002bd2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3308      	adds	r3, #8
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	e002      	b.n	8002bc6 <vListInsert+0x2e>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d2f6      	bcs.n	8002bc0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	1c5a      	adds	r2, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	601a      	str	r2, [r3, #0]
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6892      	ldr	r2, [r2, #8]
 8002c1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6852      	ldr	r2, [r2, #4]
 8002c28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d103      	bne.n	8002c3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	1e5a      	subs	r2, r3, #1
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b08e      	sub	sp, #56	@ 0x38
 8002c5e:	af04      	add	r7, sp, #16
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
 8002c66:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10b      	bne.n	8002c86 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c72:	f383 8811 	msr	BASEPRI, r3
 8002c76:	f3bf 8f6f 	isb	sy
 8002c7a:	f3bf 8f4f 	dsb	sy
 8002c7e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c80:	bf00      	nop
 8002c82:	bf00      	nop
 8002c84:	e7fd      	b.n	8002c82 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c90:	f383 8811 	msr	BASEPRI, r3
 8002c94:	f3bf 8f6f 	isb	sy
 8002c98:	f3bf 8f4f 	dsb	sy
 8002c9c:	61fb      	str	r3, [r7, #28]
}
 8002c9e:	bf00      	nop
 8002ca0:	bf00      	nop
 8002ca2:	e7fd      	b.n	8002ca0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002ca4:	23a0      	movs	r3, #160	@ 0xa0
 8002ca6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	2ba0      	cmp	r3, #160	@ 0xa0
 8002cac:	d00b      	beq.n	8002cc6 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb2:	f383 8811 	msr	BASEPRI, r3
 8002cb6:	f3bf 8f6f 	isb	sy
 8002cba:	f3bf 8f4f 	dsb	sy
 8002cbe:	61bb      	str	r3, [r7, #24]
}
 8002cc0:	bf00      	nop
 8002cc2:	bf00      	nop
 8002cc4:	e7fd      	b.n	8002cc2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002cc6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d01e      	beq.n	8002d0c <xTaskCreateStatic+0xb2>
 8002cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d01b      	beq.n	8002d0c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cdc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	9303      	str	r3, [sp, #12]
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	9302      	str	r3, [sp, #8]
 8002cee:	f107 0314 	add.w	r3, r7, #20
 8002cf2:	9301      	str	r3, [sp, #4]
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	68b9      	ldr	r1, [r7, #8]
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f850 	bl	8002da4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d04:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d06:	f000 f8ed 	bl	8002ee4 <prvAddNewTaskToReadyList>
 8002d0a:	e001      	b.n	8002d10 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002d10:	697b      	ldr	r3, [r7, #20]
	}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3728      	adds	r7, #40	@ 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b08c      	sub	sp, #48	@ 0x30
 8002d1e:	af04      	add	r7, sp, #16
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	603b      	str	r3, [r7, #0]
 8002d26:	4613      	mov	r3, r2
 8002d28:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d2a:	88fb      	ldrh	r3, [r7, #6]
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fe9e 	bl	8003a70 <pvPortMalloc>
 8002d34:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00e      	beq.n	8002d5a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d3c:	20a0      	movs	r0, #160	@ 0xa0
 8002d3e:	f000 fe97 	bl	8003a70 <pvPortMalloc>
 8002d42:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d50:	e005      	b.n	8002d5e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002d52:	6978      	ldr	r0, [r7, #20]
 8002d54:	f000 ff5a 	bl	8003c0c <vPortFree>
 8002d58:	e001      	b.n	8002d5e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d017      	beq.n	8002d94 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d6c:	88fa      	ldrh	r2, [r7, #6]
 8002d6e:	2300      	movs	r3, #0
 8002d70:	9303      	str	r3, [sp, #12]
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	9302      	str	r3, [sp, #8]
 8002d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68b9      	ldr	r1, [r7, #8]
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f80e 	bl	8002da4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d88:	69f8      	ldr	r0, [r7, #28]
 8002d8a:	f000 f8ab 	bl	8002ee4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	61bb      	str	r3, [r7, #24]
 8002d92:	e002      	b.n	8002d9a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d94:	f04f 33ff 	mov.w	r3, #4294967295
 8002d98:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002d9a:	69bb      	ldr	r3, [r7, #24]
	}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3720      	adds	r7, #32
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
 8002db0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	f023 0307 	bic.w	r3, r3, #7
 8002dca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	617b      	str	r3, [r7, #20]
}
 8002de8:	bf00      	nop
 8002dea:	bf00      	nop
 8002dec:	e7fd      	b.n	8002dea <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01f      	beq.n	8002e34 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002df4:	2300      	movs	r3, #0
 8002df6:	61fb      	str	r3, [r7, #28]
 8002df8:	e012      	b.n	8002e20 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	4413      	add	r3, r2
 8002e00:	7819      	ldrb	r1, [r3, #0]
 8002e02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	4413      	add	r3, r2
 8002e08:	3334      	adds	r3, #52	@ 0x34
 8002e0a:	460a      	mov	r2, r1
 8002e0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	4413      	add	r3, r2
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d006      	beq.n	8002e28 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	61fb      	str	r3, [r7, #28]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	2b0f      	cmp	r3, #15
 8002e24:	d9e9      	bls.n	8002dfa <prvInitialiseNewTask+0x56>
 8002e26:	e000      	b.n	8002e2a <prvInitialiseNewTask+0x86>
			{
				break;
 8002e28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e32:	e003      	b.n	8002e3c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d901      	bls.n	8002e46 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e42:	2306      	movs	r3, #6
 8002e44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e50:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e54:	2200      	movs	r2, #0
 8002e56:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff fe6c 	bl	8002b3a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e64:	3318      	adds	r3, #24
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fe67 	bl	8002b3a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e74:	f1c3 0207 	rsb	r2, r3, #7
 8002e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e84:	2200      	movs	r2, #0
 8002e86:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e94:	334c      	adds	r3, #76	@ 0x4c
 8002e96:	224c      	movs	r2, #76	@ 0x4c
 8002e98:	2100      	movs	r1, #0
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 ffd4 	bl	8003e48 <memset>
 8002ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed8 <prvInitialiseNewTask+0x134>)
 8002ea4:	651a      	str	r2, [r3, #80]	@ 0x50
 8002ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea8:	4a0c      	ldr	r2, [pc, #48]	@ (8002edc <prvInitialiseNewTask+0x138>)
 8002eaa:	655a      	str	r2, [r3, #84]	@ 0x54
 8002eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eae:	4a0c      	ldr	r2, [pc, #48]	@ (8002ee0 <prvInitialiseNewTask+0x13c>)
 8002eb0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	68f9      	ldr	r1, [r7, #12]
 8002eb6:	69b8      	ldr	r0, [r7, #24]
 8002eb8:	f000 fc28 	bl	800370c <pxPortInitialiseStack>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d002      	beq.n	8002ece <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ecc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ece:	bf00      	nop
 8002ed0:	3720      	adds	r7, #32
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	20001208 	.word	0x20001208
 8002edc:	20001270 	.word	0x20001270
 8002ee0:	200012d8 	.word	0x200012d8

08002ee4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002eec:	f000 fcfe 	bl	80038ec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8002f9c <prvAddNewTaskToReadyList+0xb8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	4a29      	ldr	r2, [pc, #164]	@ (8002f9c <prvAddNewTaskToReadyList+0xb8>)
 8002ef8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002efa:	4b29      	ldr	r3, [pc, #164]	@ (8002fa0 <prvAddNewTaskToReadyList+0xbc>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002f02:	4a27      	ldr	r2, [pc, #156]	@ (8002fa0 <prvAddNewTaskToReadyList+0xbc>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f08:	4b24      	ldr	r3, [pc, #144]	@ (8002f9c <prvAddNewTaskToReadyList+0xb8>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d110      	bne.n	8002f32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002f10:	f000 fad2 	bl	80034b8 <prvInitialiseTaskLists>
 8002f14:	e00d      	b.n	8002f32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002f16:	4b23      	ldr	r3, [pc, #140]	@ (8002fa4 <prvAddNewTaskToReadyList+0xc0>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d109      	bne.n	8002f32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f1e:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <prvAddNewTaskToReadyList+0xbc>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d802      	bhi.n	8002f32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002fa0 <prvAddNewTaskToReadyList+0xbc>)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <prvAddNewTaskToReadyList+0xc4>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3301      	adds	r3, #1
 8002f38:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa8 <prvAddNewTaskToReadyList+0xc4>)
 8002f3a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f40:	2201      	movs	r2, #1
 8002f42:	409a      	lsls	r2, r3
 8002f44:	4b19      	ldr	r3, [pc, #100]	@ (8002fac <prvAddNewTaskToReadyList+0xc8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	4a18      	ldr	r2, [pc, #96]	@ (8002fac <prvAddNewTaskToReadyList+0xc8>)
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f52:	4613      	mov	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4413      	add	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	4a15      	ldr	r2, [pc, #84]	@ (8002fb0 <prvAddNewTaskToReadyList+0xcc>)
 8002f5c:	441a      	add	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	3304      	adds	r3, #4
 8002f62:	4619      	mov	r1, r3
 8002f64:	4610      	mov	r0, r2
 8002f66:	f7ff fdf4 	bl	8002b52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002f6a:	f000 fcef 	bl	800394c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <prvAddNewTaskToReadyList+0xc0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00e      	beq.n	8002f94 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002f76:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa0 <prvAddNewTaskToReadyList+0xbc>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d207      	bcs.n	8002f94 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <prvAddNewTaskToReadyList+0xd0>)
 8002f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	200005b4 	.word	0x200005b4
 8002fa0:	200004b4 	.word	0x200004b4
 8002fa4:	200005c0 	.word	0x200005c0
 8002fa8:	200005d0 	.word	0x200005d0
 8002fac:	200005bc 	.word	0x200005bc
 8002fb0:	200004b8 	.word	0x200004b8
 8002fb4:	e000ed04 	.word	0xe000ed04

08002fb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d018      	beq.n	8002ffc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002fca:	4b14      	ldr	r3, [pc, #80]	@ (800301c <vTaskDelay+0x64>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00b      	beq.n	8002fea <vTaskDelay+0x32>
	__asm volatile
 8002fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fd6:	f383 8811 	msr	BASEPRI, r3
 8002fda:	f3bf 8f6f 	isb	sy
 8002fde:	f3bf 8f4f 	dsb	sy
 8002fe2:	60bb      	str	r3, [r7, #8]
}
 8002fe4:	bf00      	nop
 8002fe6:	bf00      	nop
 8002fe8:	e7fd      	b.n	8002fe6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002fea:	f000 f885 	bl	80030f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002fee:	2100      	movs	r1, #0
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 fb25 	bl	8003640 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002ff6:	f000 f88d 	bl	8003114 <xTaskResumeAll>
 8002ffa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d107      	bne.n	8003012 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003002:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <vTaskDelay+0x68>)
 8003004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	f3bf 8f4f 	dsb	sy
 800300e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003012:	bf00      	nop
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	200005dc 	.word	0x200005dc
 8003020:	e000ed04 	.word	0xe000ed04

08003024 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	@ 0x28
 8003028:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800302a:	2300      	movs	r3, #0
 800302c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800302e:	2300      	movs	r3, #0
 8003030:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003032:	463a      	mov	r2, r7
 8003034:	1d39      	adds	r1, r7, #4
 8003036:	f107 0308 	add.w	r3, r7, #8
 800303a:	4618      	mov	r0, r3
 800303c:	f7fd f888 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003040:	6839      	ldr	r1, [r7, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	9202      	str	r2, [sp, #8]
 8003048:	9301      	str	r3, [sp, #4]
 800304a:	2300      	movs	r3, #0
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	2300      	movs	r3, #0
 8003050:	460a      	mov	r2, r1
 8003052:	4921      	ldr	r1, [pc, #132]	@ (80030d8 <vTaskStartScheduler+0xb4>)
 8003054:	4821      	ldr	r0, [pc, #132]	@ (80030dc <vTaskStartScheduler+0xb8>)
 8003056:	f7ff fe00 	bl	8002c5a <xTaskCreateStatic>
 800305a:	4603      	mov	r3, r0
 800305c:	4a20      	ldr	r2, [pc, #128]	@ (80030e0 <vTaskStartScheduler+0xbc>)
 800305e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003060:	4b1f      	ldr	r3, [pc, #124]	@ (80030e0 <vTaskStartScheduler+0xbc>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d002      	beq.n	800306e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003068:	2301      	movs	r3, #1
 800306a:	617b      	str	r3, [r7, #20]
 800306c:	e001      	b.n	8003072 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d11b      	bne.n	80030b0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8003078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800307c:	f383 8811 	msr	BASEPRI, r3
 8003080:	f3bf 8f6f 	isb	sy
 8003084:	f3bf 8f4f 	dsb	sy
 8003088:	613b      	str	r3, [r7, #16]
}
 800308a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800308c:	4b15      	ldr	r3, [pc, #84]	@ (80030e4 <vTaskStartScheduler+0xc0>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	334c      	adds	r3, #76	@ 0x4c
 8003092:	4a15      	ldr	r2, [pc, #84]	@ (80030e8 <vTaskStartScheduler+0xc4>)
 8003094:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003096:	4b15      	ldr	r3, [pc, #84]	@ (80030ec <vTaskStartScheduler+0xc8>)
 8003098:	f04f 32ff 	mov.w	r2, #4294967295
 800309c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <vTaskStartScheduler+0xcc>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80030a4:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <vTaskStartScheduler+0xd0>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80030aa:	f000 fbad 	bl	8003808 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80030ae:	e00f      	b.n	80030d0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b6:	d10b      	bne.n	80030d0 <vTaskStartScheduler+0xac>
	__asm volatile
 80030b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030bc:	f383 8811 	msr	BASEPRI, r3
 80030c0:	f3bf 8f6f 	isb	sy
 80030c4:	f3bf 8f4f 	dsb	sy
 80030c8:	60fb      	str	r3, [r7, #12]
}
 80030ca:	bf00      	nop
 80030cc:	bf00      	nop
 80030ce:	e7fd      	b.n	80030cc <vTaskStartScheduler+0xa8>
}
 80030d0:	bf00      	nop
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	08004048 	.word	0x08004048
 80030dc:	08003489 	.word	0x08003489
 80030e0:	200005d8 	.word	0x200005d8
 80030e4:	200004b4 	.word	0x200004b4
 80030e8:	20000010 	.word	0x20000010
 80030ec:	200005d4 	.word	0x200005d4
 80030f0:	200005c0 	.word	0x200005c0
 80030f4:	200005b8 	.word	0x200005b8

080030f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80030fc:	4b04      	ldr	r3, [pc, #16]	@ (8003110 <vTaskSuspendAll+0x18>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	3301      	adds	r3, #1
 8003102:	4a03      	ldr	r2, [pc, #12]	@ (8003110 <vTaskSuspendAll+0x18>)
 8003104:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003106:	bf00      	nop
 8003108:	46bd      	mov	sp, r7
 800310a:	bc80      	pop	{r7}
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	200005dc 	.word	0x200005dc

08003114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003122:	4b42      	ldr	r3, [pc, #264]	@ (800322c <xTaskResumeAll+0x118>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10b      	bne.n	8003142 <xTaskResumeAll+0x2e>
	__asm volatile
 800312a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	603b      	str	r3, [r7, #0]
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	e7fd      	b.n	800313e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003142:	f000 fbd3 	bl	80038ec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003146:	4b39      	ldr	r3, [pc, #228]	@ (800322c <xTaskResumeAll+0x118>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	3b01      	subs	r3, #1
 800314c:	4a37      	ldr	r2, [pc, #220]	@ (800322c <xTaskResumeAll+0x118>)
 800314e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003150:	4b36      	ldr	r3, [pc, #216]	@ (800322c <xTaskResumeAll+0x118>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d161      	bne.n	800321c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003158:	4b35      	ldr	r3, [pc, #212]	@ (8003230 <xTaskResumeAll+0x11c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d05d      	beq.n	800321c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003160:	e02e      	b.n	80031c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003162:	4b34      	ldr	r3, [pc, #208]	@ (8003234 <xTaskResumeAll+0x120>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	3318      	adds	r3, #24
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff fd4a 	bl	8002c08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3304      	adds	r3, #4
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fd45 	bl	8002c08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003182:	2201      	movs	r2, #1
 8003184:	409a      	lsls	r2, r3
 8003186:	4b2c      	ldr	r3, [pc, #176]	@ (8003238 <xTaskResumeAll+0x124>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	4a2a      	ldr	r2, [pc, #168]	@ (8003238 <xTaskResumeAll+0x124>)
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4a27      	ldr	r2, [pc, #156]	@ (800323c <xTaskResumeAll+0x128>)
 800319e:	441a      	add	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	3304      	adds	r3, #4
 80031a4:	4619      	mov	r1, r3
 80031a6:	4610      	mov	r0, r2
 80031a8:	f7ff fcd3 	bl	8002b52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031b0:	4b23      	ldr	r3, [pc, #140]	@ (8003240 <xTaskResumeAll+0x12c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d302      	bcc.n	80031c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80031ba:	4b22      	ldr	r3, [pc, #136]	@ (8003244 <xTaskResumeAll+0x130>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003234 <xTaskResumeAll+0x120>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1cc      	bne.n	8003162 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80031ce:	f000 fa17 	bl	8003600 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80031d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003248 <xTaskResumeAll+0x134>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d010      	beq.n	8003200 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80031de:	f000 f837 	bl	8003250 <xTaskIncrementTick>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d002      	beq.n	80031ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80031e8:	4b16      	ldr	r3, [pc, #88]	@ (8003244 <xTaskResumeAll+0x130>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3b01      	subs	r3, #1
 80031f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f1      	bne.n	80031de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80031fa:	4b13      	ldr	r3, [pc, #76]	@ (8003248 <xTaskResumeAll+0x134>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003200:	4b10      	ldr	r3, [pc, #64]	@ (8003244 <xTaskResumeAll+0x130>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d009      	beq.n	800321c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003208:	2301      	movs	r3, #1
 800320a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800320c:	4b0f      	ldr	r3, [pc, #60]	@ (800324c <xTaskResumeAll+0x138>)
 800320e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	f3bf 8f4f 	dsb	sy
 8003218:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800321c:	f000 fb96 	bl	800394c <vPortExitCritical>

	return xAlreadyYielded;
 8003220:	68bb      	ldr	r3, [r7, #8]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200005dc 	.word	0x200005dc
 8003230:	200005b4 	.word	0x200005b4
 8003234:	20000574 	.word	0x20000574
 8003238:	200005bc 	.word	0x200005bc
 800323c:	200004b8 	.word	0x200004b8
 8003240:	200004b4 	.word	0x200004b4
 8003244:	200005c8 	.word	0x200005c8
 8003248:	200005c4 	.word	0x200005c4
 800324c:	e000ed04 	.word	0xe000ed04

08003250 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003256:	2300      	movs	r3, #0
 8003258:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800325a:	4b4f      	ldr	r3, [pc, #316]	@ (8003398 <xTaskIncrementTick+0x148>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	f040 808f 	bne.w	8003382 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003264:	4b4d      	ldr	r3, [pc, #308]	@ (800339c <xTaskIncrementTick+0x14c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	3301      	adds	r3, #1
 800326a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800326c:	4a4b      	ldr	r2, [pc, #300]	@ (800339c <xTaskIncrementTick+0x14c>)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d121      	bne.n	80032bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003278:	4b49      	ldr	r3, [pc, #292]	@ (80033a0 <xTaskIncrementTick+0x150>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <xTaskIncrementTick+0x4a>
	__asm volatile
 8003282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003286:	f383 8811 	msr	BASEPRI, r3
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	f3bf 8f4f 	dsb	sy
 8003292:	603b      	str	r3, [r7, #0]
}
 8003294:	bf00      	nop
 8003296:	bf00      	nop
 8003298:	e7fd      	b.n	8003296 <xTaskIncrementTick+0x46>
 800329a:	4b41      	ldr	r3, [pc, #260]	@ (80033a0 <xTaskIncrementTick+0x150>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	4b40      	ldr	r3, [pc, #256]	@ (80033a4 <xTaskIncrementTick+0x154>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a3e      	ldr	r2, [pc, #248]	@ (80033a0 <xTaskIncrementTick+0x150>)
 80032a6:	6013      	str	r3, [r2, #0]
 80032a8:	4a3e      	ldr	r2, [pc, #248]	@ (80033a4 <xTaskIncrementTick+0x154>)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	4b3e      	ldr	r3, [pc, #248]	@ (80033a8 <xTaskIncrementTick+0x158>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	3301      	adds	r3, #1
 80032b4:	4a3c      	ldr	r2, [pc, #240]	@ (80033a8 <xTaskIncrementTick+0x158>)
 80032b6:	6013      	str	r3, [r2, #0]
 80032b8:	f000 f9a2 	bl	8003600 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80032bc:	4b3b      	ldr	r3, [pc, #236]	@ (80033ac <xTaskIncrementTick+0x15c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d348      	bcc.n	8003358 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032c6:	4b36      	ldr	r3, [pc, #216]	@ (80033a0 <xTaskIncrementTick+0x150>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d104      	bne.n	80032da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032d0:	4b36      	ldr	r3, [pc, #216]	@ (80033ac <xTaskIncrementTick+0x15c>)
 80032d2:	f04f 32ff 	mov.w	r2, #4294967295
 80032d6:	601a      	str	r2, [r3, #0]
					break;
 80032d8:	e03e      	b.n	8003358 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032da:	4b31      	ldr	r3, [pc, #196]	@ (80033a0 <xTaskIncrementTick+0x150>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d203      	bcs.n	80032fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80032f2:	4a2e      	ldr	r2, [pc, #184]	@ (80033ac <xTaskIncrementTick+0x15c>)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80032f8:	e02e      	b.n	8003358 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	3304      	adds	r3, #4
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff fc82 	bl	8002c08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	2b00      	cmp	r3, #0
 800330a:	d004      	beq.n	8003316 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	3318      	adds	r3, #24
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff fc79 	bl	8002c08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331a:	2201      	movs	r2, #1
 800331c:	409a      	lsls	r2, r3
 800331e:	4b24      	ldr	r3, [pc, #144]	@ (80033b0 <xTaskIncrementTick+0x160>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	4a22      	ldr	r2, [pc, #136]	@ (80033b0 <xTaskIncrementTick+0x160>)
 8003326:	6013      	str	r3, [r2, #0]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4a1f      	ldr	r2, [pc, #124]	@ (80033b4 <xTaskIncrementTick+0x164>)
 8003336:	441a      	add	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	3304      	adds	r3, #4
 800333c:	4619      	mov	r1, r3
 800333e:	4610      	mov	r0, r2
 8003340:	f7ff fc07 	bl	8002b52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003348:	4b1b      	ldr	r3, [pc, #108]	@ (80033b8 <xTaskIncrementTick+0x168>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334e:	429a      	cmp	r2, r3
 8003350:	d3b9      	bcc.n	80032c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003352:	2301      	movs	r3, #1
 8003354:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003356:	e7b6      	b.n	80032c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003358:	4b17      	ldr	r3, [pc, #92]	@ (80033b8 <xTaskIncrementTick+0x168>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800335e:	4915      	ldr	r1, [pc, #84]	@ (80033b4 <xTaskIncrementTick+0x164>)
 8003360:	4613      	mov	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4413      	add	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d901      	bls.n	8003374 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003370:	2301      	movs	r3, #1
 8003372:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003374:	4b11      	ldr	r3, [pc, #68]	@ (80033bc <xTaskIncrementTick+0x16c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d007      	beq.n	800338c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	e004      	b.n	800338c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003382:	4b0f      	ldr	r3, [pc, #60]	@ (80033c0 <xTaskIncrementTick+0x170>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3301      	adds	r3, #1
 8003388:	4a0d      	ldr	r2, [pc, #52]	@ (80033c0 <xTaskIncrementTick+0x170>)
 800338a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800338c:	697b      	ldr	r3, [r7, #20]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	200005dc 	.word	0x200005dc
 800339c:	200005b8 	.word	0x200005b8
 80033a0:	2000056c 	.word	0x2000056c
 80033a4:	20000570 	.word	0x20000570
 80033a8:	200005cc 	.word	0x200005cc
 80033ac:	200005d4 	.word	0x200005d4
 80033b0:	200005bc 	.word	0x200005bc
 80033b4:	200004b8 	.word	0x200004b8
 80033b8:	200004b4 	.word	0x200004b4
 80033bc:	200005c8 	.word	0x200005c8
 80033c0:	200005c4 	.word	0x200005c4

080033c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80033ca:	4b29      	ldr	r3, [pc, #164]	@ (8003470 <vTaskSwitchContext+0xac>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80033d2:	4b28      	ldr	r3, [pc, #160]	@ (8003474 <vTaskSwitchContext+0xb0>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80033d8:	e045      	b.n	8003466 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80033da:	4b26      	ldr	r3, [pc, #152]	@ (8003474 <vTaskSwitchContext+0xb0>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033e0:	4b25      	ldr	r3, [pc, #148]	@ (8003478 <vTaskSwitchContext+0xb4>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	fab3 f383 	clz	r3, r3
 80033ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80033ee:	7afb      	ldrb	r3, [r7, #11]
 80033f0:	f1c3 031f 	rsb	r3, r3, #31
 80033f4:	617b      	str	r3, [r7, #20]
 80033f6:	4921      	ldr	r1, [pc, #132]	@ (800347c <vTaskSwitchContext+0xb8>)
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10b      	bne.n	8003422 <vTaskSwitchContext+0x5e>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	607b      	str	r3, [r7, #4]
}
 800341c:	bf00      	nop
 800341e:	bf00      	nop
 8003420:	e7fd      	b.n	800341e <vTaskSwitchContext+0x5a>
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4613      	mov	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4413      	add	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4a13      	ldr	r2, [pc, #76]	@ (800347c <vTaskSwitchContext+0xb8>)
 800342e:	4413      	add	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	605a      	str	r2, [r3, #4]
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	685a      	ldr	r2, [r3, #4]
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	3308      	adds	r3, #8
 8003444:	429a      	cmp	r2, r3
 8003446:	d104      	bne.n	8003452 <vTaskSwitchContext+0x8e>
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	4a09      	ldr	r2, [pc, #36]	@ (8003480 <vTaskSwitchContext+0xbc>)
 800345a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800345c:	4b08      	ldr	r3, [pc, #32]	@ (8003480 <vTaskSwitchContext+0xbc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	334c      	adds	r3, #76	@ 0x4c
 8003462:	4a08      	ldr	r2, [pc, #32]	@ (8003484 <vTaskSwitchContext+0xc0>)
 8003464:	6013      	str	r3, [r2, #0]
}
 8003466:	bf00      	nop
 8003468:	371c      	adds	r7, #28
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr
 8003470:	200005dc 	.word	0x200005dc
 8003474:	200005c8 	.word	0x200005c8
 8003478:	200005bc 	.word	0x200005bc
 800347c:	200004b8 	.word	0x200004b8
 8003480:	200004b4 	.word	0x200004b4
 8003484:	20000010 	.word	0x20000010

08003488 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b082      	sub	sp, #8
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003490:	f000 f852 	bl	8003538 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003494:	4b06      	ldr	r3, [pc, #24]	@ (80034b0 <prvIdleTask+0x28>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d9f9      	bls.n	8003490 <prvIdleTask+0x8>
			{
				taskYIELD();
 800349c:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <prvIdleTask+0x2c>)
 800349e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	f3bf 8f4f 	dsb	sy
 80034a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80034ac:	e7f0      	b.n	8003490 <prvIdleTask+0x8>
 80034ae:	bf00      	nop
 80034b0:	200004b8 	.word	0x200004b8
 80034b4:	e000ed04 	.word	0xe000ed04

080034b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034be:	2300      	movs	r3, #0
 80034c0:	607b      	str	r3, [r7, #4]
 80034c2:	e00c      	b.n	80034de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4a12      	ldr	r2, [pc, #72]	@ (8003518 <prvInitialiseTaskLists+0x60>)
 80034d0:	4413      	add	r3, r2
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fb12 	bl	8002afc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3301      	adds	r3, #1
 80034dc:	607b      	str	r3, [r7, #4]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b06      	cmp	r3, #6
 80034e2:	d9ef      	bls.n	80034c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80034e4:	480d      	ldr	r0, [pc, #52]	@ (800351c <prvInitialiseTaskLists+0x64>)
 80034e6:	f7ff fb09 	bl	8002afc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80034ea:	480d      	ldr	r0, [pc, #52]	@ (8003520 <prvInitialiseTaskLists+0x68>)
 80034ec:	f7ff fb06 	bl	8002afc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80034f0:	480c      	ldr	r0, [pc, #48]	@ (8003524 <prvInitialiseTaskLists+0x6c>)
 80034f2:	f7ff fb03 	bl	8002afc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80034f6:	480c      	ldr	r0, [pc, #48]	@ (8003528 <prvInitialiseTaskLists+0x70>)
 80034f8:	f7ff fb00 	bl	8002afc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80034fc:	480b      	ldr	r0, [pc, #44]	@ (800352c <prvInitialiseTaskLists+0x74>)
 80034fe:	f7ff fafd 	bl	8002afc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003502:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <prvInitialiseTaskLists+0x78>)
 8003504:	4a05      	ldr	r2, [pc, #20]	@ (800351c <prvInitialiseTaskLists+0x64>)
 8003506:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003508:	4b0a      	ldr	r3, [pc, #40]	@ (8003534 <prvInitialiseTaskLists+0x7c>)
 800350a:	4a05      	ldr	r2, [pc, #20]	@ (8003520 <prvInitialiseTaskLists+0x68>)
 800350c:	601a      	str	r2, [r3, #0]
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	200004b8 	.word	0x200004b8
 800351c:	20000544 	.word	0x20000544
 8003520:	20000558 	.word	0x20000558
 8003524:	20000574 	.word	0x20000574
 8003528:	20000588 	.word	0x20000588
 800352c:	200005a0 	.word	0x200005a0
 8003530:	2000056c 	.word	0x2000056c
 8003534:	20000570 	.word	0x20000570

08003538 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800353e:	e019      	b.n	8003574 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003540:	f000 f9d4 	bl	80038ec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003544:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <prvCheckTasksWaitingTermination+0x50>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3304      	adds	r3, #4
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fb59 	bl	8002c08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003556:	4b0d      	ldr	r3, [pc, #52]	@ (800358c <prvCheckTasksWaitingTermination+0x54>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	3b01      	subs	r3, #1
 800355c:	4a0b      	ldr	r2, [pc, #44]	@ (800358c <prvCheckTasksWaitingTermination+0x54>)
 800355e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003560:	4b0b      	ldr	r3, [pc, #44]	@ (8003590 <prvCheckTasksWaitingTermination+0x58>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3b01      	subs	r3, #1
 8003566:	4a0a      	ldr	r2, [pc, #40]	@ (8003590 <prvCheckTasksWaitingTermination+0x58>)
 8003568:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800356a:	f000 f9ef 	bl	800394c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f810 	bl	8003594 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003574:	4b06      	ldr	r3, [pc, #24]	@ (8003590 <prvCheckTasksWaitingTermination+0x58>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e1      	bne.n	8003540 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000588 	.word	0x20000588
 800358c:	200005b4 	.word	0x200005b4
 8003590:	2000059c 	.word	0x2000059c

08003594 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	334c      	adds	r3, #76	@ 0x4c
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 fc59 	bl	8003e58 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d108      	bne.n	80035c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 fb29 	bl	8003c0c <vPortFree>
				vPortFree( pxTCB );
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 fb26 	bl	8003c0c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80035c0:	e019      	b.n	80035f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d103      	bne.n	80035d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fb1d 	bl	8003c0c <vPortFree>
	}
 80035d2:	e010      	b.n	80035f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d00b      	beq.n	80035f6 <prvDeleteTCB+0x62>
	__asm volatile
 80035de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035e2:	f383 8811 	msr	BASEPRI, r3
 80035e6:	f3bf 8f6f 	isb	sy
 80035ea:	f3bf 8f4f 	dsb	sy
 80035ee:	60fb      	str	r3, [r7, #12]
}
 80035f0:	bf00      	nop
 80035f2:	bf00      	nop
 80035f4:	e7fd      	b.n	80035f2 <prvDeleteTCB+0x5e>
	}
 80035f6:	bf00      	nop
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003606:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <prvResetNextTaskUnblockTime+0x38>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d104      	bne.n	800361a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003610:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <prvResetNextTaskUnblockTime+0x3c>)
 8003612:	f04f 32ff 	mov.w	r2, #4294967295
 8003616:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003618:	e008      	b.n	800362c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800361a:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <prvResetNextTaskUnblockTime+0x38>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	4a04      	ldr	r2, [pc, #16]	@ (800363c <prvResetNextTaskUnblockTime+0x3c>)
 800362a:	6013      	str	r3, [r2, #0]
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	bc80      	pop	{r7}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	2000056c 	.word	0x2000056c
 800363c:	200005d4 	.word	0x200005d4

08003640 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800364a:	4b29      	ldr	r3, [pc, #164]	@ (80036f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003650:	4b28      	ldr	r3, [pc, #160]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	3304      	adds	r3, #4
 8003656:	4618      	mov	r0, r3
 8003658:	f7ff fad6 	bl	8002c08 <uxListRemove>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10b      	bne.n	800367a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003662:	4b24      	ldr	r3, [pc, #144]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	2201      	movs	r2, #1
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43da      	mvns	r2, r3
 8003670:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4013      	ands	r3, r2
 8003676:	4a20      	ldr	r2, [pc, #128]	@ (80036f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003678:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003680:	d10a      	bne.n	8003698 <prvAddCurrentTaskToDelayedList+0x58>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d007      	beq.n	8003698 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003688:	4b1a      	ldr	r3, [pc, #104]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	3304      	adds	r3, #4
 800368e:	4619      	mov	r1, r3
 8003690:	481a      	ldr	r0, [pc, #104]	@ (80036fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8003692:	f7ff fa5e 	bl	8002b52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003696:	e026      	b.n	80036e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4413      	add	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036a0:	4b14      	ldr	r3, [pc, #80]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d209      	bcs.n	80036c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036b0:	4b13      	ldr	r3, [pc, #76]	@ (8003700 <prvAddCurrentTaskToDelayedList+0xc0>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	4b0f      	ldr	r3, [pc, #60]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3304      	adds	r3, #4
 80036ba:	4619      	mov	r1, r3
 80036bc:	4610      	mov	r0, r2
 80036be:	f7ff fa6b 	bl	8002b98 <vListInsert>
}
 80036c2:	e010      	b.n	80036e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003704 <prvAddCurrentTaskToDelayedList+0xc4>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b0a      	ldr	r3, [pc, #40]	@ (80036f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	3304      	adds	r3, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4610      	mov	r0, r2
 80036d2:	f7ff fa61 	bl	8002b98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80036d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xc8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d202      	bcs.n	80036e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80036e0:	4a09      	ldr	r2, [pc, #36]	@ (8003708 <prvAddCurrentTaskToDelayedList+0xc8>)
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	6013      	str	r3, [r2, #0]
}
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200005b8 	.word	0x200005b8
 80036f4:	200004b4 	.word	0x200004b4
 80036f8:	200005bc 	.word	0x200005bc
 80036fc:	200005a0 	.word	0x200005a0
 8003700:	20000570 	.word	0x20000570
 8003704:	2000056c 	.word	0x2000056c
 8003708:	200005d4 	.word	0x200005d4

0800370c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	3b04      	subs	r3, #4
 800371c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	3b04      	subs	r3, #4
 800372a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f023 0201 	bic.w	r2, r3, #1
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	3b04      	subs	r3, #4
 800373a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800373c:	4a08      	ldr	r2, [pc, #32]	@ (8003760 <pxPortInitialiseStack+0x54>)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	3b14      	subs	r3, #20
 8003746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	3b20      	subs	r3, #32
 8003752:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003754:	68fb      	ldr	r3, [r7, #12]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr
 8003760:	08003765 	.word	0x08003765

08003764 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800376a:	2300      	movs	r3, #0
 800376c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <prvTaskExitError+0x54>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003776:	d00b      	beq.n	8003790 <prvTaskExitError+0x2c>
	__asm volatile
 8003778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377c:	f383 8811 	msr	BASEPRI, r3
 8003780:	f3bf 8f6f 	isb	sy
 8003784:	f3bf 8f4f 	dsb	sy
 8003788:	60fb      	str	r3, [r7, #12]
}
 800378a:	bf00      	nop
 800378c:	bf00      	nop
 800378e:	e7fd      	b.n	800378c <prvTaskExitError+0x28>
	__asm volatile
 8003790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	f3bf 8f6f 	isb	sy
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	60bb      	str	r3, [r7, #8]
}
 80037a2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80037a4:	bf00      	nop
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0fc      	beq.n	80037a6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr
 80037b8:	2000000c 	.word	0x2000000c
 80037bc:	00000000 	.word	0x00000000

080037c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80037c0:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <pxCurrentTCBConst2>)
 80037c2:	6819      	ldr	r1, [r3, #0]
 80037c4:	6808      	ldr	r0, [r1, #0]
 80037c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80037ca:	f380 8809 	msr	PSP, r0
 80037ce:	f3bf 8f6f 	isb	sy
 80037d2:	f04f 0000 	mov.w	r0, #0
 80037d6:	f380 8811 	msr	BASEPRI, r0
 80037da:	f04e 0e0d 	orr.w	lr, lr, #13
 80037de:	4770      	bx	lr

080037e0 <pxCurrentTCBConst2>:
 80037e0:	200004b4 	.word	0x200004b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80037e4:	bf00      	nop
 80037e6:	bf00      	nop

080037e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80037e8:	4806      	ldr	r0, [pc, #24]	@ (8003804 <prvPortStartFirstTask+0x1c>)
 80037ea:	6800      	ldr	r0, [r0, #0]
 80037ec:	6800      	ldr	r0, [r0, #0]
 80037ee:	f380 8808 	msr	MSP, r0
 80037f2:	b662      	cpsie	i
 80037f4:	b661      	cpsie	f
 80037f6:	f3bf 8f4f 	dsb	sy
 80037fa:	f3bf 8f6f 	isb	sy
 80037fe:	df00      	svc	0
 8003800:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003802:	bf00      	nop
 8003804:	e000ed08 	.word	0xe000ed08

08003808 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800380e:	4b32      	ldr	r3, [pc, #200]	@ (80038d8 <xPortStartScheduler+0xd0>)
 8003810:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	b2db      	uxtb	r3, r3
 8003818:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	22ff      	movs	r2, #255	@ 0xff
 800381e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003828:	78fb      	ldrb	r3, [r7, #3]
 800382a:	b2db      	uxtb	r3, r3
 800382c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003830:	b2da      	uxtb	r2, r3
 8003832:	4b2a      	ldr	r3, [pc, #168]	@ (80038dc <xPortStartScheduler+0xd4>)
 8003834:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003836:	4b2a      	ldr	r3, [pc, #168]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003838:	2207      	movs	r2, #7
 800383a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800383c:	e009      	b.n	8003852 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800383e:	4b28      	ldr	r3, [pc, #160]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3b01      	subs	r3, #1
 8003844:	4a26      	ldr	r2, [pc, #152]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003846:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003848:	78fb      	ldrb	r3, [r7, #3]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	b2db      	uxtb	r3, r3
 8003850:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003852:	78fb      	ldrb	r3, [r7, #3]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385a:	2b80      	cmp	r3, #128	@ 0x80
 800385c:	d0ef      	beq.n	800383e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800385e:	4b20      	ldr	r3, [pc, #128]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f1c3 0307 	rsb	r3, r3, #7
 8003866:	2b04      	cmp	r3, #4
 8003868:	d00b      	beq.n	8003882 <xPortStartScheduler+0x7a>
	__asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	60bb      	str	r3, [r7, #8]
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003882:	4b17      	ldr	r3, [pc, #92]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	4a15      	ldr	r2, [pc, #84]	@ (80038e0 <xPortStartScheduler+0xd8>)
 800388a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800388c:	4b14      	ldr	r3, [pc, #80]	@ (80038e0 <xPortStartScheduler+0xd8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003894:	4a12      	ldr	r2, [pc, #72]	@ (80038e0 <xPortStartScheduler+0xd8>)
 8003896:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	b2da      	uxtb	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80038a0:	4b10      	ldr	r3, [pc, #64]	@ (80038e4 <xPortStartScheduler+0xdc>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a0f      	ldr	r2, [pc, #60]	@ (80038e4 <xPortStartScheduler+0xdc>)
 80038a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80038ac:	4b0d      	ldr	r3, [pc, #52]	@ (80038e4 <xPortStartScheduler+0xdc>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a0c      	ldr	r2, [pc, #48]	@ (80038e4 <xPortStartScheduler+0xdc>)
 80038b2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80038b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80038b8:	f000 f8b8 	bl	8003a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80038bc:	4b0a      	ldr	r3, [pc, #40]	@ (80038e8 <xPortStartScheduler+0xe0>)
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80038c2:	f7ff ff91 	bl	80037e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80038c6:	f7ff fd7d 	bl	80033c4 <vTaskSwitchContext>
	prvTaskExitError();
 80038ca:	f7ff ff4b 	bl	8003764 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	e000e400 	.word	0xe000e400
 80038dc:	200005e0 	.word	0x200005e0
 80038e0:	200005e4 	.word	0x200005e4
 80038e4:	e000ed20 	.word	0xe000ed20
 80038e8:	2000000c 	.word	0x2000000c

080038ec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
	__asm volatile
 80038f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f6:	f383 8811 	msr	BASEPRI, r3
 80038fa:	f3bf 8f6f 	isb	sy
 80038fe:	f3bf 8f4f 	dsb	sy
 8003902:	607b      	str	r3, [r7, #4]
}
 8003904:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003906:	4b0f      	ldr	r3, [pc, #60]	@ (8003944 <vPortEnterCritical+0x58>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	3301      	adds	r3, #1
 800390c:	4a0d      	ldr	r2, [pc, #52]	@ (8003944 <vPortEnterCritical+0x58>)
 800390e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <vPortEnterCritical+0x58>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d110      	bne.n	800393a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003918:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <vPortEnterCritical+0x5c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00b      	beq.n	800393a <vPortEnterCritical+0x4e>
	__asm volatile
 8003922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003926:	f383 8811 	msr	BASEPRI, r3
 800392a:	f3bf 8f6f 	isb	sy
 800392e:	f3bf 8f4f 	dsb	sy
 8003932:	603b      	str	r3, [r7, #0]
}
 8003934:	bf00      	nop
 8003936:	bf00      	nop
 8003938:	e7fd      	b.n	8003936 <vPortEnterCritical+0x4a>
	}
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr
 8003944:	2000000c 	.word	0x2000000c
 8003948:	e000ed04 	.word	0xe000ed04

0800394c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003952:	4b12      	ldr	r3, [pc, #72]	@ (800399c <vPortExitCritical+0x50>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10b      	bne.n	8003972 <vPortExitCritical+0x26>
	__asm volatile
 800395a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800395e:	f383 8811 	msr	BASEPRI, r3
 8003962:	f3bf 8f6f 	isb	sy
 8003966:	f3bf 8f4f 	dsb	sy
 800396a:	607b      	str	r3, [r7, #4]
}
 800396c:	bf00      	nop
 800396e:	bf00      	nop
 8003970:	e7fd      	b.n	800396e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <vPortExitCritical+0x50>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3b01      	subs	r3, #1
 8003978:	4a08      	ldr	r2, [pc, #32]	@ (800399c <vPortExitCritical+0x50>)
 800397a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800397c:	4b07      	ldr	r3, [pc, #28]	@ (800399c <vPortExitCritical+0x50>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <vPortExitCritical+0x44>
 8003984:	2300      	movs	r3, #0
 8003986:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800398e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	2000000c 	.word	0x2000000c

080039a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80039a0:	f3ef 8009 	mrs	r0, PSP
 80039a4:	f3bf 8f6f 	isb	sy
 80039a8:	4b0d      	ldr	r3, [pc, #52]	@ (80039e0 <pxCurrentTCBConst>)
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80039b0:	6010      	str	r0, [r2, #0]
 80039b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80039b6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80039ba:	f380 8811 	msr	BASEPRI, r0
 80039be:	f7ff fd01 	bl	80033c4 <vTaskSwitchContext>
 80039c2:	f04f 0000 	mov.w	r0, #0
 80039c6:	f380 8811 	msr	BASEPRI, r0
 80039ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80039ce:	6819      	ldr	r1, [r3, #0]
 80039d0:	6808      	ldr	r0, [r1, #0]
 80039d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80039d6:	f380 8809 	msr	PSP, r0
 80039da:	f3bf 8f6f 	isb	sy
 80039de:	4770      	bx	lr

080039e0 <pxCurrentTCBConst>:
 80039e0:	200004b4 	.word	0x200004b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80039e4:	bf00      	nop
 80039e6:	bf00      	nop

080039e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
	__asm volatile
 80039ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f2:	f383 8811 	msr	BASEPRI, r3
 80039f6:	f3bf 8f6f 	isb	sy
 80039fa:	f3bf 8f4f 	dsb	sy
 80039fe:	607b      	str	r3, [r7, #4]
}
 8003a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003a02:	f7ff fc25 	bl	8003250 <xTaskIncrementTick>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <SysTick_Handler+0x40>)
 8003a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	2300      	movs	r3, #0
 8003a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	f383 8811 	msr	BASEPRI, r3
}
 8003a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003a20:	bf00      	nop
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	e000ed04 	.word	0xe000ed04

08003a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003a30:	4b0a      	ldr	r3, [pc, #40]	@ (8003a5c <vPortSetupTimerInterrupt+0x30>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003a36:	4b0a      	ldr	r3, [pc, #40]	@ (8003a60 <vPortSetupTimerInterrupt+0x34>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003a3c:	4b09      	ldr	r3, [pc, #36]	@ (8003a64 <vPortSetupTimerInterrupt+0x38>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a09      	ldr	r2, [pc, #36]	@ (8003a68 <vPortSetupTimerInterrupt+0x3c>)
 8003a42:	fba2 2303 	umull	r2, r3, r2, r3
 8003a46:	099b      	lsrs	r3, r3, #6
 8003a48:	4a08      	ldr	r2, [pc, #32]	@ (8003a6c <vPortSetupTimerInterrupt+0x40>)
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003a4e:	4b03      	ldr	r3, [pc, #12]	@ (8003a5c <vPortSetupTimerInterrupt+0x30>)
 8003a50:	2207      	movs	r2, #7
 8003a52:	601a      	str	r2, [r3, #0]
}
 8003a54:	bf00      	nop
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	e000e010 	.word	0xe000e010
 8003a60:	e000e018 	.word	0xe000e018
 8003a64:	20000000 	.word	0x20000000
 8003a68:	10624dd3 	.word	0x10624dd3
 8003a6c:	e000e014 	.word	0xe000e014

08003a70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08a      	sub	sp, #40	@ 0x28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003a7c:	f7ff fb3c 	bl	80030f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003a80:	4b5c      	ldr	r3, [pc, #368]	@ (8003bf4 <pvPortMalloc+0x184>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003a88:	f000 f924 	bl	8003cd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003a8c:	4b5a      	ldr	r3, [pc, #360]	@ (8003bf8 <pvPortMalloc+0x188>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f040 8095 	bne.w	8003bc4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d01e      	beq.n	8003ade <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003aa0:	2208      	movs	r2, #8
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d015      	beq.n	8003ade <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f023 0307 	bic.w	r3, r3, #7
 8003ab8:	3308      	adds	r3, #8
 8003aba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <pvPortMalloc+0x6e>
	__asm volatile
 8003ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aca:	f383 8811 	msr	BASEPRI, r3
 8003ace:	f3bf 8f6f 	isb	sy
 8003ad2:	f3bf 8f4f 	dsb	sy
 8003ad6:	617b      	str	r3, [r7, #20]
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	e7fd      	b.n	8003ada <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d06f      	beq.n	8003bc4 <pvPortMalloc+0x154>
 8003ae4:	4b45      	ldr	r3, [pc, #276]	@ (8003bfc <pvPortMalloc+0x18c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d86a      	bhi.n	8003bc4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003aee:	4b44      	ldr	r3, [pc, #272]	@ (8003c00 <pvPortMalloc+0x190>)
 8003af0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003af2:	4b43      	ldr	r3, [pc, #268]	@ (8003c00 <pvPortMalloc+0x190>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003af8:	e004      	b.n	8003b04 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d903      	bls.n	8003b16 <pvPortMalloc+0xa6>
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f1      	bne.n	8003afa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003b16:	4b37      	ldr	r3, [pc, #220]	@ (8003bf4 <pvPortMalloc+0x184>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d051      	beq.n	8003bc4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2208      	movs	r2, #8
 8003b26:	4413      	add	r3, r2
 8003b28:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	685a      	ldr	r2, [r3, #4]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	1ad2      	subs	r2, r2, r3
 8003b3a:	2308      	movs	r3, #8
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d920      	bls.n	8003b84 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4413      	add	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	f003 0307 	and.w	r3, r3, #7
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00b      	beq.n	8003b6c <pvPortMalloc+0xfc>
	__asm volatile
 8003b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b58:	f383 8811 	msr	BASEPRI, r3
 8003b5c:	f3bf 8f6f 	isb	sy
 8003b60:	f3bf 8f4f 	dsb	sy
 8003b64:	613b      	str	r3, [r7, #16]
}
 8003b66:	bf00      	nop
 8003b68:	bf00      	nop
 8003b6a:	e7fd      	b.n	8003b68 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	1ad2      	subs	r2, r2, r3
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003b7e:	69b8      	ldr	r0, [r7, #24]
 8003b80:	f000 f90a 	bl	8003d98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003b84:	4b1d      	ldr	r3, [pc, #116]	@ (8003bfc <pvPortMalloc+0x18c>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bfc <pvPortMalloc+0x18c>)
 8003b90:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003b92:	4b1a      	ldr	r3, [pc, #104]	@ (8003bfc <pvPortMalloc+0x18c>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	4b1b      	ldr	r3, [pc, #108]	@ (8003c04 <pvPortMalloc+0x194>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d203      	bcs.n	8003ba6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003b9e:	4b17      	ldr	r3, [pc, #92]	@ (8003bfc <pvPortMalloc+0x18c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <pvPortMalloc+0x194>)
 8003ba4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	4b13      	ldr	r3, [pc, #76]	@ (8003bf8 <pvPortMalloc+0x188>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003bba:	4b13      	ldr	r3, [pc, #76]	@ (8003c08 <pvPortMalloc+0x198>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	4a11      	ldr	r2, [pc, #68]	@ (8003c08 <pvPortMalloc+0x198>)
 8003bc2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003bc4:	f7ff faa6 	bl	8003114 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00b      	beq.n	8003bea <pvPortMalloc+0x17a>
	__asm volatile
 8003bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd6:	f383 8811 	msr	BASEPRI, r3
 8003bda:	f3bf 8f6f 	isb	sy
 8003bde:	f3bf 8f4f 	dsb	sy
 8003be2:	60fb      	str	r3, [r7, #12]
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	e7fd      	b.n	8003be6 <pvPortMalloc+0x176>
	return pvReturn;
 8003bea:	69fb      	ldr	r3, [r7, #28]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3728      	adds	r7, #40	@ 0x28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	200011f0 	.word	0x200011f0
 8003bf8:	20001204 	.word	0x20001204
 8003bfc:	200011f4 	.word	0x200011f4
 8003c00:	200011e8 	.word	0x200011e8
 8003c04:	200011f8 	.word	0x200011f8
 8003c08:	200011fc 	.word	0x200011fc

08003c0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d04f      	beq.n	8003cbe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003c1e:	2308      	movs	r3, #8
 8003c20:	425b      	negs	r3, r3
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4413      	add	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	4b25      	ldr	r3, [pc, #148]	@ (8003cc8 <vPortFree+0xbc>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4013      	ands	r3, r2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10b      	bne.n	8003c52 <vPortFree+0x46>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	60fb      	str	r3, [r7, #12]
}
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	e7fd      	b.n	8003c4e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00b      	beq.n	8003c72 <vPortFree+0x66>
	__asm volatile
 8003c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c5e:	f383 8811 	msr	BASEPRI, r3
 8003c62:	f3bf 8f6f 	isb	sy
 8003c66:	f3bf 8f4f 	dsb	sy
 8003c6a:	60bb      	str	r3, [r7, #8]
}
 8003c6c:	bf00      	nop
 8003c6e:	bf00      	nop
 8003c70:	e7fd      	b.n	8003c6e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	4b14      	ldr	r3, [pc, #80]	@ (8003cc8 <vPortFree+0xbc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d01e      	beq.n	8003cbe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d11a      	bne.n	8003cbe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc8 <vPortFree+0xbc>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	401a      	ands	r2, r3
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003c98:	f7ff fa2e 	bl	80030f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	685a      	ldr	r2, [r3, #4]
 8003ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8003ccc <vPortFree+0xc0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	4a09      	ldr	r2, [pc, #36]	@ (8003ccc <vPortFree+0xc0>)
 8003ca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003caa:	6938      	ldr	r0, [r7, #16]
 8003cac:	f000 f874 	bl	8003d98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003cb0:	4b07      	ldr	r3, [pc, #28]	@ (8003cd0 <vPortFree+0xc4>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	4a06      	ldr	r2, [pc, #24]	@ (8003cd0 <vPortFree+0xc4>)
 8003cb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003cba:	f7ff fa2b 	bl	8003114 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003cbe:	bf00      	nop
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	20001204 	.word	0x20001204
 8003ccc:	200011f4 	.word	0x200011f4
 8003cd0:	20001200 	.word	0x20001200

08003cd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b085      	sub	sp, #20
 8003cd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003cda:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003cde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003ce0:	4b27      	ldr	r3, [pc, #156]	@ (8003d80 <prvHeapInit+0xac>)
 8003ce2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00c      	beq.n	8003d08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	3307      	adds	r3, #7
 8003cf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f023 0307 	bic.w	r3, r3, #7
 8003cfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	4a1f      	ldr	r2, [pc, #124]	@ (8003d80 <prvHeapInit+0xac>)
 8003d04:	4413      	add	r3, r2
 8003d06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d84 <prvHeapInit+0xb0>)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003d12:	4b1c      	ldr	r3, [pc, #112]	@ (8003d84 <prvHeapInit+0xb0>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68ba      	ldr	r2, [r7, #8]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003d20:	2208      	movs	r2, #8
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1a9b      	subs	r3, r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 0307 	bic.w	r3, r3, #7
 8003d2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	4a15      	ldr	r2, [pc, #84]	@ (8003d88 <prvHeapInit+0xb4>)
 8003d34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003d36:	4b14      	ldr	r3, [pc, #80]	@ (8003d88 <prvHeapInit+0xb4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003d3e:	4b12      	ldr	r3, [pc, #72]	@ (8003d88 <prvHeapInit+0xb4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2200      	movs	r2, #0
 8003d44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	1ad2      	subs	r2, r2, r3
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003d54:	4b0c      	ldr	r3, [pc, #48]	@ (8003d88 <prvHeapInit+0xb4>)
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a0a      	ldr	r2, [pc, #40]	@ (8003d8c <prvHeapInit+0xb8>)
 8003d62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a09      	ldr	r2, [pc, #36]	@ (8003d90 <prvHeapInit+0xbc>)
 8003d6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003d6c:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <prvHeapInit+0xc0>)
 8003d6e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003d72:	601a      	str	r2, [r3, #0]
}
 8003d74:	bf00      	nop
 8003d76:	3714      	adds	r7, #20
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bc80      	pop	{r7}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	200005e8 	.word	0x200005e8
 8003d84:	200011e8 	.word	0x200011e8
 8003d88:	200011f0 	.word	0x200011f0
 8003d8c:	200011f8 	.word	0x200011f8
 8003d90:	200011f4 	.word	0x200011f4
 8003d94:	20001204 	.word	0x20001204

08003d98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003da0:	4b27      	ldr	r3, [pc, #156]	@ (8003e40 <prvInsertBlockIntoFreeList+0xa8>)
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	e002      	b.n	8003dac <prvInsertBlockIntoFreeList+0x14>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d8f7      	bhi.n	8003da6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d108      	bne.n	8003dda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	441a      	add	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	441a      	add	r2, r3
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d118      	bne.n	8003e20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	4b14      	ldr	r3, [pc, #80]	@ (8003e44 <prvInsertBlockIntoFreeList+0xac>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d00d      	beq.n	8003e16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	441a      	add	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	e008      	b.n	8003e28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003e16:	4b0b      	ldr	r3, [pc, #44]	@ (8003e44 <prvInsertBlockIntoFreeList+0xac>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	e003      	b.n	8003e28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d002      	beq.n	8003e36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e36:	bf00      	nop
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bc80      	pop	{r7}
 8003e3e:	4770      	bx	lr
 8003e40:	200011e8 	.word	0x200011e8
 8003e44:	200011f0 	.word	0x200011f0

08003e48 <memset>:
 8003e48:	4603      	mov	r3, r0
 8003e4a:	4402      	add	r2, r0
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d100      	bne.n	8003e52 <memset+0xa>
 8003e50:	4770      	bx	lr
 8003e52:	f803 1b01 	strb.w	r1, [r3], #1
 8003e56:	e7f9      	b.n	8003e4c <memset+0x4>

08003e58 <_reclaim_reent>:
 8003e58:	4b2d      	ldr	r3, [pc, #180]	@ (8003f10 <_reclaim_reent+0xb8>)
 8003e5a:	b570      	push	{r4, r5, r6, lr}
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4604      	mov	r4, r0
 8003e60:	4283      	cmp	r3, r0
 8003e62:	d053      	beq.n	8003f0c <_reclaim_reent+0xb4>
 8003e64:	69c3      	ldr	r3, [r0, #28]
 8003e66:	b31b      	cbz	r3, 8003eb0 <_reclaim_reent+0x58>
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	b163      	cbz	r3, 8003e86 <_reclaim_reent+0x2e>
 8003e6c:	2500      	movs	r5, #0
 8003e6e:	69e3      	ldr	r3, [r4, #28]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	5959      	ldr	r1, [r3, r5]
 8003e74:	b9b1      	cbnz	r1, 8003ea4 <_reclaim_reent+0x4c>
 8003e76:	3504      	adds	r5, #4
 8003e78:	2d80      	cmp	r5, #128	@ 0x80
 8003e7a:	d1f8      	bne.n	8003e6e <_reclaim_reent+0x16>
 8003e7c:	69e3      	ldr	r3, [r4, #28]
 8003e7e:	4620      	mov	r0, r4
 8003e80:	68d9      	ldr	r1, [r3, #12]
 8003e82:	f000 f86d 	bl	8003f60 <_free_r>
 8003e86:	69e3      	ldr	r3, [r4, #28]
 8003e88:	6819      	ldr	r1, [r3, #0]
 8003e8a:	b111      	cbz	r1, 8003e92 <_reclaim_reent+0x3a>
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f000 f867 	bl	8003f60 <_free_r>
 8003e92:	69e3      	ldr	r3, [r4, #28]
 8003e94:	689d      	ldr	r5, [r3, #8]
 8003e96:	b15d      	cbz	r5, 8003eb0 <_reclaim_reent+0x58>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	682d      	ldr	r5, [r5, #0]
 8003e9e:	f000 f85f 	bl	8003f60 <_free_r>
 8003ea2:	e7f8      	b.n	8003e96 <_reclaim_reent+0x3e>
 8003ea4:	680e      	ldr	r6, [r1, #0]
 8003ea6:	4620      	mov	r0, r4
 8003ea8:	f000 f85a 	bl	8003f60 <_free_r>
 8003eac:	4631      	mov	r1, r6
 8003eae:	e7e1      	b.n	8003e74 <_reclaim_reent+0x1c>
 8003eb0:	6961      	ldr	r1, [r4, #20]
 8003eb2:	b111      	cbz	r1, 8003eba <_reclaim_reent+0x62>
 8003eb4:	4620      	mov	r0, r4
 8003eb6:	f000 f853 	bl	8003f60 <_free_r>
 8003eba:	69e1      	ldr	r1, [r4, #28]
 8003ebc:	b111      	cbz	r1, 8003ec4 <_reclaim_reent+0x6c>
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f000 f84e 	bl	8003f60 <_free_r>
 8003ec4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003ec6:	b111      	cbz	r1, 8003ece <_reclaim_reent+0x76>
 8003ec8:	4620      	mov	r0, r4
 8003eca:	f000 f849 	bl	8003f60 <_free_r>
 8003ece:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ed0:	b111      	cbz	r1, 8003ed8 <_reclaim_reent+0x80>
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	f000 f844 	bl	8003f60 <_free_r>
 8003ed8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003eda:	b111      	cbz	r1, 8003ee2 <_reclaim_reent+0x8a>
 8003edc:	4620      	mov	r0, r4
 8003ede:	f000 f83f 	bl	8003f60 <_free_r>
 8003ee2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003ee4:	b111      	cbz	r1, 8003eec <_reclaim_reent+0x94>
 8003ee6:	4620      	mov	r0, r4
 8003ee8:	f000 f83a 	bl	8003f60 <_free_r>
 8003eec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003eee:	b111      	cbz	r1, 8003ef6 <_reclaim_reent+0x9e>
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	f000 f835 	bl	8003f60 <_free_r>
 8003ef6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003ef8:	b111      	cbz	r1, 8003f00 <_reclaim_reent+0xa8>
 8003efa:	4620      	mov	r0, r4
 8003efc:	f000 f830 	bl	8003f60 <_free_r>
 8003f00:	6a23      	ldr	r3, [r4, #32]
 8003f02:	b11b      	cbz	r3, 8003f0c <_reclaim_reent+0xb4>
 8003f04:	4620      	mov	r0, r4
 8003f06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003f0a:	4718      	bx	r3
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	bf00      	nop
 8003f10:	20000010 	.word	0x20000010

08003f14 <__libc_init_array>:
 8003f14:	b570      	push	{r4, r5, r6, lr}
 8003f16:	2600      	movs	r6, #0
 8003f18:	4d0c      	ldr	r5, [pc, #48]	@ (8003f4c <__libc_init_array+0x38>)
 8003f1a:	4c0d      	ldr	r4, [pc, #52]	@ (8003f50 <__libc_init_array+0x3c>)
 8003f1c:	1b64      	subs	r4, r4, r5
 8003f1e:	10a4      	asrs	r4, r4, #2
 8003f20:	42a6      	cmp	r6, r4
 8003f22:	d109      	bne.n	8003f38 <__libc_init_array+0x24>
 8003f24:	f000 f870 	bl	8004008 <_init>
 8003f28:	2600      	movs	r6, #0
 8003f2a:	4d0a      	ldr	r5, [pc, #40]	@ (8003f54 <__libc_init_array+0x40>)
 8003f2c:	4c0a      	ldr	r4, [pc, #40]	@ (8003f58 <__libc_init_array+0x44>)
 8003f2e:	1b64      	subs	r4, r4, r5
 8003f30:	10a4      	asrs	r4, r4, #2
 8003f32:	42a6      	cmp	r6, r4
 8003f34:	d105      	bne.n	8003f42 <__libc_init_array+0x2e>
 8003f36:	bd70      	pop	{r4, r5, r6, pc}
 8003f38:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f3c:	4798      	blx	r3
 8003f3e:	3601      	adds	r6, #1
 8003f40:	e7ee      	b.n	8003f20 <__libc_init_array+0xc>
 8003f42:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f46:	4798      	blx	r3
 8003f48:	3601      	adds	r6, #1
 8003f4a:	e7f2      	b.n	8003f32 <__libc_init_array+0x1e>
 8003f4c:	0800407c 	.word	0x0800407c
 8003f50:	0800407c 	.word	0x0800407c
 8003f54:	0800407c 	.word	0x0800407c
 8003f58:	08004080 	.word	0x08004080

08003f5c <__retarget_lock_acquire_recursive>:
 8003f5c:	4770      	bx	lr

08003f5e <__retarget_lock_release_recursive>:
 8003f5e:	4770      	bx	lr

08003f60 <_free_r>:
 8003f60:	b538      	push	{r3, r4, r5, lr}
 8003f62:	4605      	mov	r5, r0
 8003f64:	2900      	cmp	r1, #0
 8003f66:	d040      	beq.n	8003fea <_free_r+0x8a>
 8003f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f6c:	1f0c      	subs	r4, r1, #4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bfb8      	it	lt
 8003f72:	18e4      	addlt	r4, r4, r3
 8003f74:	f000 f83c 	bl	8003ff0 <__malloc_lock>
 8003f78:	4a1c      	ldr	r2, [pc, #112]	@ (8003fec <_free_r+0x8c>)
 8003f7a:	6813      	ldr	r3, [r2, #0]
 8003f7c:	b933      	cbnz	r3, 8003f8c <_free_r+0x2c>
 8003f7e:	6063      	str	r3, [r4, #4]
 8003f80:	6014      	str	r4, [r2, #0]
 8003f82:	4628      	mov	r0, r5
 8003f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f88:	f000 b838 	b.w	8003ffc <__malloc_unlock>
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	d908      	bls.n	8003fa2 <_free_r+0x42>
 8003f90:	6820      	ldr	r0, [r4, #0]
 8003f92:	1821      	adds	r1, r4, r0
 8003f94:	428b      	cmp	r3, r1
 8003f96:	bf01      	itttt	eq
 8003f98:	6819      	ldreq	r1, [r3, #0]
 8003f9a:	685b      	ldreq	r3, [r3, #4]
 8003f9c:	1809      	addeq	r1, r1, r0
 8003f9e:	6021      	streq	r1, [r4, #0]
 8003fa0:	e7ed      	b.n	8003f7e <_free_r+0x1e>
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	b10b      	cbz	r3, 8003fac <_free_r+0x4c>
 8003fa8:	42a3      	cmp	r3, r4
 8003faa:	d9fa      	bls.n	8003fa2 <_free_r+0x42>
 8003fac:	6811      	ldr	r1, [r2, #0]
 8003fae:	1850      	adds	r0, r2, r1
 8003fb0:	42a0      	cmp	r0, r4
 8003fb2:	d10b      	bne.n	8003fcc <_free_r+0x6c>
 8003fb4:	6820      	ldr	r0, [r4, #0]
 8003fb6:	4401      	add	r1, r0
 8003fb8:	1850      	adds	r0, r2, r1
 8003fba:	4283      	cmp	r3, r0
 8003fbc:	6011      	str	r1, [r2, #0]
 8003fbe:	d1e0      	bne.n	8003f82 <_free_r+0x22>
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	4408      	add	r0, r1
 8003fc6:	6010      	str	r0, [r2, #0]
 8003fc8:	6053      	str	r3, [r2, #4]
 8003fca:	e7da      	b.n	8003f82 <_free_r+0x22>
 8003fcc:	d902      	bls.n	8003fd4 <_free_r+0x74>
 8003fce:	230c      	movs	r3, #12
 8003fd0:	602b      	str	r3, [r5, #0]
 8003fd2:	e7d6      	b.n	8003f82 <_free_r+0x22>
 8003fd4:	6820      	ldr	r0, [r4, #0]
 8003fd6:	1821      	adds	r1, r4, r0
 8003fd8:	428b      	cmp	r3, r1
 8003fda:	bf01      	itttt	eq
 8003fdc:	6819      	ldreq	r1, [r3, #0]
 8003fde:	685b      	ldreq	r3, [r3, #4]
 8003fe0:	1809      	addeq	r1, r1, r0
 8003fe2:	6021      	streq	r1, [r4, #0]
 8003fe4:	6063      	str	r3, [r4, #4]
 8003fe6:	6054      	str	r4, [r2, #4]
 8003fe8:	e7cb      	b.n	8003f82 <_free_r+0x22>
 8003fea:	bd38      	pop	{r3, r4, r5, pc}
 8003fec:	20001344 	.word	0x20001344

08003ff0 <__malloc_lock>:
 8003ff0:	4801      	ldr	r0, [pc, #4]	@ (8003ff8 <__malloc_lock+0x8>)
 8003ff2:	f7ff bfb3 	b.w	8003f5c <__retarget_lock_acquire_recursive>
 8003ff6:	bf00      	nop
 8003ff8:	20001340 	.word	0x20001340

08003ffc <__malloc_unlock>:
 8003ffc:	4801      	ldr	r0, [pc, #4]	@ (8004004 <__malloc_unlock+0x8>)
 8003ffe:	f7ff bfae 	b.w	8003f5e <__retarget_lock_release_recursive>
 8004002:	bf00      	nop
 8004004:	20001340 	.word	0x20001340

08004008 <_init>:
 8004008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400a:	bf00      	nop
 800400c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800400e:	bc08      	pop	{r3}
 8004010:	469e      	mov	lr, r3
 8004012:	4770      	bx	lr

08004014 <_fini>:
 8004014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004016:	bf00      	nop
 8004018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800401a:	bc08      	pop	{r3}
 800401c:	469e      	mov	lr, r3
 800401e:	4770      	bx	lr
