Fitter report for cycloneIII_3c25_niosII_standard
Wed Nov 26 22:21:54 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. I/O Assignment Warnings
  5. Fitter Netlist Optimizations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. PLL Summary
 14. PLL Usage
 15. Output Pin Default Load For Reported TCO
 16. altmemphy Summary
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Advanced Data - General
 35. Advanced Data - Placement Preparation
 36. Advanced Data - Placement
 37. Advanced Data - Routing
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Wed Nov 26 22:21:51 2008         ;
; Quartus II Version                 ; 8.0 Build 231 07/10/2008 SP 1 SJ Full Version ;
; Revision Name                      ; cycloneIII_3c25_niosII_standard               ;
; Top-level Entity Name              ; cycloneIII_3c25_niosII_standard               ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C25F324C8                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 13,238 / 24,624 ( 54 % )                      ;
;     Total combinational functions  ; 11,141 / 24,624 ( 45 % )                      ;
;     Dedicated logic registers      ; 7,628 / 24,624 ( 31 % )                       ;
; Total registers                    ; 7862                                          ;
; Total pins                         ; 141 / 216 ( 65 % )                            ;
; Total virtual pins                 ; 1                                             ;
; Total memory bits                  ; 122,936 / 608,256 ( 20 % )                    ;
; Embedded Multiplier 9-bit elements ; 4 / 132 ( 3 % )                               ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C25F324C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ; 1                                     ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; Off                                   ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Optimize Hold Timing                                               ; All paths                             ; IO Paths and Minimum TPD Paths        ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Fast                                  ; Normal                                ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Fast-Corner Timing                                        ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Global Memory Control Signals                                 ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Maximum number of global clocks allowed                            ; -1                                    ; -1                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+--------------------------------+-------------------------------+
; Pin Name                       ; Reason                        ;
+--------------------------------+-------------------------------+
; top_reset_n                    ; Incomplete set of assignments ;
; top_clkin_50                   ; Incomplete set of assignments ;
; top_mtx_clk_pad_i_to_the_ocm   ; Incomplete set of assignments ;
; altera_reserved_tms            ; Incomplete set of assignments ;
; altera_reserved_tck            ; Incomplete set of assignments ;
; altera_reserved_tdi            ; Incomplete set of assignments ;
; top_mcoll_pad_i_to_the_ocm     ; Incomplete set of assignments ;
; top_mcrs_pad_i_to_the_ocm      ; Incomplete set of assignments ;
; top_mrx_clk_pad_i_to_the_ocm   ; Incomplete set of assignments ;
; top_mrxdv_pad_i_to_the_ocm     ; Incomplete set of assignments ;
; top_mrxd_pad_i_to_the_ocm[0]   ; Incomplete set of assignments ;
; top_mrxd_pad_i_to_the_ocm[2]   ; Incomplete set of assignments ;
; top_mrxd_pad_i_to_the_ocm[3]   ; Incomplete set of assignments ;
; top_mrxd_pad_i_to_the_ocm[1]   ; Incomplete set of assignments ;
; top_button[3]                  ; Incomplete set of assignments ;
; top_button[2]                  ; Incomplete set of assignments ;
; top_button[1]                  ; Incomplete set of assignments ;
; top_button[0]                  ; Incomplete set of assignments ;
; top_mrxerr_pad_i_to_the_ocm    ; Incomplete set of assignments ;
; top_flash_cs_n                 ; Incomplete set of assignments ;
; top_flash_oe_n                 ; Incomplete set of assignments ;
; top_flash_reset_n              ; Incomplete set of assignments ;
; top_flash_ssram_a[1]           ; Incomplete set of assignments ;
; top_flash_ssram_a[2]           ; Incomplete set of assignments ;
; top_flash_ssram_a[3]           ; Incomplete set of assignments ;
; top_flash_ssram_a[4]           ; Incomplete set of assignments ;
; top_flash_ssram_a[5]           ; Incomplete set of assignments ;
; top_flash_ssram_a[6]           ; Incomplete set of assignments ;
; top_flash_ssram_a[7]           ; Incomplete set of assignments ;
; top_flash_ssram_a[8]           ; Incomplete set of assignments ;
; top_flash_ssram_a[9]           ; Incomplete set of assignments ;
; top_flash_ssram_a[10]          ; Incomplete set of assignments ;
; top_flash_ssram_a[11]          ; Incomplete set of assignments ;
; top_flash_ssram_a[12]          ; Incomplete set of assignments ;
; top_flash_ssram_a[13]          ; Incomplete set of assignments ;
; top_flash_ssram_a[14]          ; Incomplete set of assignments ;
; top_flash_ssram_a[15]          ; Incomplete set of assignments ;
; top_flash_ssram_a[16]          ; Incomplete set of assignments ;
; top_flash_ssram_a[17]          ; Incomplete set of assignments ;
; top_flash_ssram_a[18]          ; Incomplete set of assignments ;
; top_flash_ssram_a[19]          ; Incomplete set of assignments ;
; top_flash_ssram_a[20]          ; Incomplete set of assignments ;
; top_flash_ssram_a[21]          ; Incomplete set of assignments ;
; top_flash_ssram_a[22]          ; Incomplete set of assignments ;
; top_flash_ssram_a[23]          ; Incomplete set of assignments ;
; top_flash_wr_n                 ; Incomplete set of assignments ;
; top_led[0]                     ; Incomplete set of assignments ;
; top_led[1]                     ; Incomplete set of assignments ;
; top_mem_addr[0]                ; Missing slew rate             ;
; top_mem_addr[1]                ; Missing slew rate             ;
; top_mem_addr[2]                ; Missing slew rate             ;
; top_mem_addr[3]                ; Missing slew rate             ;
; top_mem_addr[4]                ; Missing slew rate             ;
; top_mem_addr[5]                ; Missing slew rate             ;
; top_mem_addr[6]                ; Missing slew rate             ;
; top_mem_addr[7]                ; Missing slew rate             ;
; top_mem_addr[8]                ; Missing slew rate             ;
; top_mem_addr[9]                ; Missing slew rate             ;
; top_mem_addr[10]               ; Missing slew rate             ;
; top_mem_addr[11]               ; Missing slew rate             ;
; top_mem_addr[12]               ; Missing slew rate             ;
; top_mem_ba[0]                  ; Missing slew rate             ;
; top_mem_ba[1]                  ; Missing slew rate             ;
; top_mem_cas_n                  ; Missing slew rate             ;
; top_mem_cke                    ; Missing slew rate             ;
; top_mem_cs_n                   ; Missing slew rate             ;
; top_mem_dm[0]                  ; Missing slew rate             ;
; top_mem_dm[1]                  ; Missing slew rate             ;
; top_mem_ras_n                  ; Missing slew rate             ;
; top_mem_we_n                   ; Missing slew rate             ;
; top_ssram_adsc_n               ; Missing slew rate             ;
; top_ssram_bw_n[0]              ; Missing slew rate             ;
; top_ssram_bw_n[1]              ; Missing slew rate             ;
; top_ssram_bw_n[2]              ; Missing slew rate             ;
; top_ssram_bw_n[3]              ; Missing slew rate             ;
; top_ssram_bwe_n                ; Missing slew rate             ;
; top_ssram_ce_n                 ; Missing slew rate             ;
; top_ssram_clk                  ; Missing slew rate             ;
; top_ssram_oe_n                 ; Missing slew rate             ;
; top_mdc_pad_o_from_the_ocm     ; Incomplete set of assignments ;
; top_mtxd_pad_o_from_the_ocm[0] ; Incomplete set of assignments ;
; top_mtxd_pad_o_from_the_ocm[1] ; Incomplete set of assignments ;
; top_mtxd_pad_o_from_the_ocm[2] ; Incomplete set of assignments ;
; top_mtxd_pad_o_from_the_ocm[3] ; Incomplete set of assignments ;
; top_mtxen_pad_o_from_the_ocm   ; Incomplete set of assignments ;
; top_mtxerr_pad_o_from_the_ocm  ; Incomplete set of assignments ;
; top_HC_ETH_RESET_N             ; Incomplete set of assignments ;
; altera_reserved_tdo            ; Incomplete set of assignments ;
; top_flash_ssram_d[0]           ; Incomplete set of assignments ;
; top_flash_ssram_d[1]           ; Incomplete set of assignments ;
; top_flash_ssram_d[2]           ; Incomplete set of assignments ;
; top_flash_ssram_d[3]           ; Incomplete set of assignments ;
; top_flash_ssram_d[4]           ; Incomplete set of assignments ;
; top_flash_ssram_d[5]           ; Incomplete set of assignments ;
; top_flash_ssram_d[6]           ; Incomplete set of assignments ;
; top_flash_ssram_d[7]           ; Incomplete set of assignments ;
; top_flash_ssram_d[8]           ; Incomplete set of assignments ;
; top_flash_ssram_d[9]           ; Incomplete set of assignments ;
; top_flash_ssram_d[10]          ; Incomplete set of assignments ;
; top_flash_ssram_d[11]          ; Incomplete set of assignments ;
; top_flash_ssram_d[12]          ; Incomplete set of assignments ;
; top_flash_ssram_d[13]          ; Incomplete set of assignments ;
; top_flash_ssram_d[14]          ; Incomplete set of assignments ;
; top_flash_ssram_d[15]          ; Incomplete set of assignments ;
; top_flash_ssram_d[16]          ; Incomplete set of assignments ;
; top_flash_ssram_d[17]          ; Incomplete set of assignments ;
; top_flash_ssram_d[18]          ; Incomplete set of assignments ;
; top_flash_ssram_d[19]          ; Incomplete set of assignments ;
; top_flash_ssram_d[20]          ; Incomplete set of assignments ;
; top_flash_ssram_d[21]          ; Incomplete set of assignments ;
; top_flash_ssram_d[22]          ; Incomplete set of assignments ;
; top_flash_ssram_d[23]          ; Incomplete set of assignments ;
; top_flash_ssram_d[24]          ; Incomplete set of assignments ;
; top_flash_ssram_d[25]          ; Incomplete set of assignments ;
; top_flash_ssram_d[26]          ; Incomplete set of assignments ;
; top_flash_ssram_d[27]          ; Incomplete set of assignments ;
; top_flash_ssram_d[28]          ; Incomplete set of assignments ;
; top_flash_ssram_d[29]          ; Incomplete set of assignments ;
; top_flash_ssram_d[30]          ; Incomplete set of assignments ;
; top_flash_ssram_d[31]          ; Incomplete set of assignments ;
; top_mem_clk                    ; Missing slew rate             ;
; top_mem_clk_n                  ; Missing slew rate             ;
; top_mem_dq[0]                  ; Missing slew rate             ;
; top_mem_dq[1]                  ; Missing slew rate             ;
; top_mem_dq[2]                  ; Missing slew rate             ;
; top_mem_dq[3]                  ; Missing slew rate             ;
; top_mem_dq[4]                  ; Missing slew rate             ;
; top_mem_dq[5]                  ; Missing slew rate             ;
; top_mem_dq[6]                  ; Missing slew rate             ;
; top_mem_dq[7]                  ; Missing slew rate             ;
; top_mem_dq[8]                  ; Missing slew rate             ;
; top_mem_dq[9]                  ; Missing slew rate             ;
; top_mem_dq[10]                 ; Missing slew rate             ;
; top_mem_dq[11]                 ; Missing slew rate             ;
; top_mem_dq[12]                 ; Missing slew rate             ;
; top_mem_dq[13]                 ; Missing slew rate             ;
; top_mem_dq[14]                 ; Missing slew rate             ;
; top_mem_dq[15]                 ; Missing slew rate             ;
; top_mem_dqs[0]                 ; Missing slew rate             ;
; top_mem_dqs[1]                 ; Missing slew rate             ;
; top_mdio_pad_io_to_the_ocm     ; Incomplete set of assignments ;
+--------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action           ; Operation          ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[0]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[1]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[0].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[1].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[2].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[3].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[4].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[5].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[6].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[7].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[0].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[1].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[2].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[3].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[4].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[5].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[6].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[7].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|adsc_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_adsc_n~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|adsc_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[0]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[1]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[2]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[3]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bwe_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bwe_n~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bwe_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|chipenable1_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_ce_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|chipenable1_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[31]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[30]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[29]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[28]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[27]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[26]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[25]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[24]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[23]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[22]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[21]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[20]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[19]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[18]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[17]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[16]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[15]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[14]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[13]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[12]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[11]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[10]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[9]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[8]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[7]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[6]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[5]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[4]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[3]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[2]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[1]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[0]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[0]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[1]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[2]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[3]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[4]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[5]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[6]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[7]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[8]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[9]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[10]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[11]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[12]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[13]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[14]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[15]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[16]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[17]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[18]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[19]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[20]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[21]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[22]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[23]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[24]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[25]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[26]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[27]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[28]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[29]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[30]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[31]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[1]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[2]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[3]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[4]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[5]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[6]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[7]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[8]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[9]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[10]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[11]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[12]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[13]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[14]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[15]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[16]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[17]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[18]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[19]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[20]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[21]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[22]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[23]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[0]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[1]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[2]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[3]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[4]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[5]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[6]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[7]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[8]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[9]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[10]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[11]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[12]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[13]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[14]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[15]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[16]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[17]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[18]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[19]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[20]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[21]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[22]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[23]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[24]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[25]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[26]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[27]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[28]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[29]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[30]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[31]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|outputenable_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_oe_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|outputenable_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_oe_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_cs_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_wr_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[0]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[1]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[2]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[3]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[4]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[5]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[6]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[7]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_dout_r[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|q_b[8]                                   ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed_OTERM1350                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit_OTERM1348                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_data_ram_ld_byte1_data[6]~137_OTERM1416                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]_OTERM1292                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]_OTERM1694                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]_OTERM1696                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[1]_OTERM1698                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]_OTERM1294                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]_OTERM1704                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[2]_OTERM1706                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]_OTERM985                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]_OTERM987                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt[3]_OTERM989                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_active_OTERM1408                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_active_OTERM1410                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_active_OTERM1412                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_wr_active_OTERM1414                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1288                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1688                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1690                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1692                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1290                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1700                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1702                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1029                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1031                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1033                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1035                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[3]~204                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[3]~204_RTM01037                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[0]_OTERM423                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[1]_OTERM1322                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[2]_OTERM1318                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[3]_OTERM1314                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[4]_OTERM1310                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[5]_OTERM1306                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[6]_OTERM1302                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[7]_OTERM1298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[8]_OTERM441                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[8]_OTERM1344                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[9]_OTERM1320                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10]_OTERM447                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10]_OTERM1316                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[11]_OTERM1312                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[12]_OTERM453                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[12]_OTERM1308                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[13]_OTERM1304                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[14]_OTERM1300                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[15]_OTERM461                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[15]_OTERM1296                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[16]_OTERM1986                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[17]_OTERM1984                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[18]_OTERM1982                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[19]_OTERM1980                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[20]_OTERM465                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[20]_OTERM1978                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[21]_OTERM1976                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[22]_OTERM1974                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[23]_OTERM1972                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[24]_OTERM1342                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[25]_OTERM1340                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[26]_OTERM1338                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[27]_OTERM1336                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[28]_OTERM1334                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[29]_OTERM1332                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[30]_OTERM1330                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[31]_OTERM1324                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill_OTERM1328                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill_OTERM1352                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh8_OTERM1346                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh16_OTERM1326                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM319                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM321                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM323                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM325_OTERM1102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM325_OTERM1104                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM325_OTERM1106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[16]_OTERM1150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[17]_OTERM1152                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[18]_OTERM1154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[19]_OTERM1156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[20]_OTERM1158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[21]_OTERM1160                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[22]_OTERM1162                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[23]_OTERM1164                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[24]_OTERM1166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[25]_OTERM1168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[26]_OTERM1170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[27]_OTERM1172                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[28]_OTERM1174                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[29]_OTERM1176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[30]_OTERM1178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[31]_OTERM1180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_a_cmp_D_OTERM467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_b_cmp_D_OTERM471                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[0]_OTERM425                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[1]_OTERM427                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[2]_OTERM429                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[3]_OTERM431                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[4]_OTERM433                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[5]_OTERM435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[6]_OTERM437                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[7]_OTERM439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[8]_OTERM443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[9]_OTERM445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[10]_OTERM449                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[11]_OTERM451                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[12]_OTERM455                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[13]_OTERM457                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[14]_OTERM459                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[15]_OTERM463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~23553_OTERM1015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~23547_OTERM1398                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23540_OTERM1994                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23541_OTERM1396                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[3]~23535_OTERM1394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[4]~23529_OTERM1392                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~23523_OTERM1390                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~23517_OTERM1388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[7]~23511_OTERM1386                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[8]~23505_OTERM1432                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[9]~23500_OTERM1430                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~23495_OTERM1428                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~23490_OTERM1426                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~23485_OTERM1424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~23480_OTERM1422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[14]~23475_OTERM1420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[15]~23470_OTERM1418                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[24]~23435_OTERM1434                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[25]~23431_OTERM1436                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[26]~23427_OTERM1992                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[27]~23423_OTERM1438                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[28]~23419_OTERM1440                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[29]~23415_OTERM1442                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[30]~23411_OTERM1444                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add5~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1079                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1081                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1083                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1085                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_imm[31]~2465                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req_RTM0334                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req_RTM0334                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_rot_left_mask~90                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[0]_OTERM541                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[1]_OTERM545                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[2]_OTERM549                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[3]_OTERM553                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[4]_OTERM557                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[5]_OTERM561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[6]_OTERM565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[7]_OTERM569                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[8]_OTERM573                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[9]_OTERM577                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[10]_OTERM581                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[11]_OTERM585                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[12]_OTERM589                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[13]_OTERM593                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[14]_OTERM597                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[15]_OTERM601                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[16]_OTERM605                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[17]_OTERM609                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[18]_OTERM613                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[19]_OTERM617                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[20]_OTERM621                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[21]_OTERM625                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[22]_OTERM629                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[23]_OTERM633                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[24]_OTERM637                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[25]_OTERM641                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[26]_OTERM645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[27]_OTERM649                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[28]_OTERM653                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[29]_OTERM657                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[30]_OTERM661                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[31]_OTERM665                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0]_OTERM543                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0]~257_Duplicate_555                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]_OTERM547                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[2]_OTERM551                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[3]_OTERM555                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[4]_OTERM559                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[5]_OTERM563                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[6]_OTERM567                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[7]_OTERM571                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[8]_OTERM575                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]_OTERM579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[10]_OTERM583                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]_OTERM587                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]_OTERM591                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]_OTERM595                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]_OTERM599                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]_OTERM603                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[16]_OTERM607                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[17]_OTERM611                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[18]_OTERM615                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[19]_OTERM619                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[20]_OTERM623                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[21]_OTERM627                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[22]_OTERM631                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[23]_OTERM635                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[24]_NEW638_OTERM1990_OTERM2532                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[24]_OTERM639                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[25]_OTERM643                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[26]_NEW646_OTERM2518                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[26]_OTERM647                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[27]_OTERM651                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[28]_OTERM655                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[29]_OTERM659                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[30]_OTERM663                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_NEW666_OTERM2516                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM667                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM1112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_valid~29_RTM0330                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_valid~29_RTM0330                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~3143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[10]_OTERM493                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[11]_OTERM489                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[12]_OTERM507                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[13]_OTERM499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[14]_OTERM485                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[15]_OTERM479                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[16]_OTERM501                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[17]_OTERM505                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[18]_OTERM495                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[19]_OTERM497                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[20]_OTERM487                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[21]_OTERM503                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[22]_OTERM491                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[23]_OTERM483                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[24]_OTERM481                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc_plus_one[0]~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM327                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM329                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM333                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36_RTM0331                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36_RTM0335                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[24]~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_a_cmp_D_OTERM477                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_b_cmp_D_OTERM475                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[1]~68                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0]_OTERM359                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0]~424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1]_OTERM375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1]~432                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[2]_OTERM391                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[2]~416                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[3]_OTERM407                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[3]~440                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[4]_OTERM361                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[4]~431                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[5]_OTERM377                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[5]~439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[6]_OTERM393                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[6]~423                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[7]_OTERM409                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[7]~447                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[8]_OTERM363                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[8]~430                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[9]_OTERM379                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[9]~438                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[10]_OTERM395                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[10]~422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[11]_OTERM411                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[11]~446                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[12]_OTERM365                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[12]~429                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[13]_OTERM381                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[13]~437                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[14]_OTERM397                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[14]~421                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[15]_OTERM413                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[15]~445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[16]_OTERM351                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[16]~428                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[17]_OTERM367                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[17]~436                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[18]_OTERM383                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[18]~420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[19]_OTERM399                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[19]~444                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[20]_OTERM353                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[20]~427                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[21]_OTERM369                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[21]~435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[22]_OTERM385                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[22]~419                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[23]_OTERM401                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[23]~443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[24]_OTERM355                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[24]~426                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[25]_OTERM371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[25]~434                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[26]_OTERM387                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[26]~418                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[27]_OTERM403                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[27]~442                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[28]_OTERM357                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[28]~425                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[29]_OTERM373                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[29]~433                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[30]_OTERM389                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[30]~417                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[31]_OTERM405                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[31]~441                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[0]_OTERM755                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[1]_OTERM759                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[2]_OTERM763                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[3]_OTERM767                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[4]_OTERM771                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[5]_OTERM775                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[6]_OTERM779                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[7]_OTERM783                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[8]_OTERM787                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[9]_OTERM791                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[10]_OTERM795                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[11]_OTERM799                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[12]_OTERM803                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[13]_OTERM807                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[14]_OTERM811                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[15]_OTERM815                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[16]_OTERM753                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[17]_OTERM757                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[18]_OTERM761                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[19]_OTERM765                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[20]_OTERM769                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[21]_OTERM773                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[22]_OTERM777                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[23]_OTERM781                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[24]_OTERM785                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[25]_OTERM789                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[26]_OTERM793                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[27]_OTERM797                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[28]_OTERM801                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[29]_OTERM805                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[30]_OTERM809                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[31]_OTERM813                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_a_cmp_D_OTERM469                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_b_cmp_D_OTERM473                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|av_wr_data_transfer~23_RTM01036                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|av_wr_data_transfer~23_RTM01036                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]_OTERM1190                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]_OTERM1456                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]_OTERM1182                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]_OTERM1446                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]_OTERM1448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]_OTERM1184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]_OTERM1450                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]_OTERM1186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]_OTERM1452                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]_OTERM1188                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]_OTERM1454                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM301                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM303                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM305                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_ocireg~9_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|Add0~109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg~1081                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[0]_OTERM707                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[1]_OTERM705                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[2]_OTERM709                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[3]_OTERM721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[4]_OTERM713                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[5]_OTERM717                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM309                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM311                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM313                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM315                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[1]_OTERM1039                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[1]_OTERM1041                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]_OTERM1051                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]_OTERM1053                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[0]_OTERM715                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[1]_OTERM719                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[2]_OTERM711                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[3]_OTERM751                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[4]_OTERM749                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[5]_OTERM747                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[6]_OTERM745                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[7]_OTERM743                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[8]_OTERM741                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[9]_OTERM739                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[10]_OTERM737                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[11]_OTERM735                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[12]_OTERM733                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[13]_OTERM731                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[14]_OTERM725                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[15]_OTERM729                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[16]_OTERM727                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]_OTERM31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]_OTERM33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]_OTERM35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]_OTERM37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]_OTERM39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]_OTERM41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]_OTERM259                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]_OTERM261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]_OTERM263                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]_OTERM317                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM49_OTERM967                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]_OTERM265                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM55_OTERM965                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]_OTERM267                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM61_OTERM963                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]_OTERM269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]_OTERM271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]_OTERM83                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]_OTERM85                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]_OTERM87_OTERM983                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]_OTERM273                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]_OTERM275                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]_OTERM277                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]_OTERM279                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM79                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM81_OTERM959                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM81_OTERM961                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]_OTERM281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]_OTERM283                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]_OTERM307                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]_OTERM285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]_OTERM287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]_OTERM289                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]_OTERM291                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]_OTERM293                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]_OTERM295                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM297                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]_OTERM299                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]~reg0_OTERM723                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]~reg0_OTERM955                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]~reg0_OTERM957                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]~reg0_OTERM703                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]~reg0_OTERM951                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]~reg0_OTERM953                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]~reg0_OTERM677                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]~reg0_OTERM911                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]~reg0_OTERM913                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]~reg0_OTERM689                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]~reg0_OTERM935                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]~reg0_OTERM937                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]~reg0_OTERM669                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]~reg0_OTERM895                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]~reg0_OTERM897                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]~reg0_OTERM681                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]~reg0_OTERM919                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]~reg0_OTERM921                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]~reg0_OTERM685                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]~reg0_OTERM927                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]~reg0_OTERM929                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]~reg0_OTERM679                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]~reg0_OTERM915                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]~reg0_OTERM917                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]~reg0_OTERM671                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]~reg0_OTERM899                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]~reg0_OTERM901                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]~reg0_OTERM687                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]~reg0_OTERM931                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]~reg0_OTERM933                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]~reg0_OTERM695                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]~reg0_OTERM947                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]~reg0_OTERM949                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]~reg0_OTERM673                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]~reg0_OTERM903                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]~reg0_OTERM905                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]~reg0_OTERM675                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]~reg0_OTERM907                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]~reg0_OTERM909                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]~reg0_OTERM691                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]~reg0_OTERM939                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]~reg0_OTERM941                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]~reg0_OTERM683                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]~reg0_OTERM923                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]~reg0_OTERM925                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]~reg0_OTERM693                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]~reg0_OTERM943                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]~reg0_OTERM945                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]~reg0_OTERM533                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]~reg0_OTERM879                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]~reg0_OTERM881                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]~reg0_OTERM537                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]~reg0_OTERM887                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]~reg0_OTERM889                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]~reg0_OTERM535                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]~reg0_OTERM883                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]~reg0_OTERM885                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]~reg0_OTERM539                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]~reg0_OTERM891                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]~reg0_OTERM893                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]~reg0_OTERM511                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]~reg0_OTERM835                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]~reg0_OTERM837                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]~reg0_OTERM513                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]~reg0_OTERM839                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]~reg0_OTERM841                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]~reg0_OTERM515                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]~reg0_OTERM843                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]~reg0_OTERM845                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]~reg0_OTERM517                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]~reg0_OTERM847                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]~reg0_OTERM849                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]~reg0_OTERM519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]~reg0_OTERM851                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]~reg0_OTERM853                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]~reg0_OTERM521                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]~reg0_OTERM855                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]~reg0_OTERM857                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]~reg0_OTERM523                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]~reg0_OTERM859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]~reg0_OTERM861                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]~reg0_OTERM525                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]~reg0_OTERM863                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]~reg0_OTERM865                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]~reg0_OTERM527                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]~reg0_OTERM867                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]~reg0_OTERM869                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]~reg0_OTERM529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]~reg0_OTERM871                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]~reg0_OTERM873                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]~reg0_OTERM531                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]~reg0_OTERM875                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]~reg0_OTERM877                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]~reg0_OTERM509                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]~reg0_OTERM829                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]~reg0_OTERM831                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]~reg0_OTERM833                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM19_OTERM997                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM19_OTERM999                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM23_OTERM993                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM23_OTERM995                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM971                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM973                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM975                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]_OTERM27_OTERM991                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]_OTERM29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]_OTERM167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]_OTERM169                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]_OTERM171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]_OTERM173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]_OTERM123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]_OTERM125                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]_OTERM127                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]_OTERM129                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM91                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM93                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]_OTERM131                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]_OTERM133                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM99                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM101                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM103                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]_OTERM163                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]_OTERM165                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM111                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]_OTERM159                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]_OTERM161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]_OTERM155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]_OTERM157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]_OTERM117                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]_OTERM119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]_OTERM121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]_OTERM151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]_OTERM153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]_OTERM135                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]_OTERM137                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]_OTERM139                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]_OTERM141                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]_OTERM143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]_OTERM145                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM105                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]_OTERM147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]_OTERM149                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]_OTERM191                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]_OTERM193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]_OTERM183                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]_OTERM185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]_OTERM175                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]_OTERM177                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]_OTERM179                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]_OTERM181                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]_OTERM187                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]_OTERM189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]_OTERM211                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]_OTERM213                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]_OTERM203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]_OTERM205                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]_OTERM195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]_OTERM197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]_OTERM199                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]_OTERM201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]_OTERM207                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]_OTERM209                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]_OTERM1025                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[0]_OTERM1027                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[1]_OTERM1968                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_NEW_REG1016_OTERM1966                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_NEW_REG1018_OTERM1964                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_NEW_REG1020_OTERM1962                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_NEW_REG1022_OTERM1960                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_OTERM1017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_OTERM1019                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_OTERM1021                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_OTERM1023_OTERM2528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[2]_OTERM1023_OTERM2530                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]_OTERM1970                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]_OTERM2510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]_OTERM2512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt[3]_OTERM2514                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt_nxt[1]~132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]_OTERM701                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]_OTERM699                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]_OTERM697                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]_OTERM1071                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]_OTERM1073                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[0]_OTERM817                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[1]_OTERM819                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[2]_OTERM821                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[12]_OTERM827                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[13]_OTERM823                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[14]_OTERM825                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[1]_OTERM1730                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[1]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[2]_OTERM1728                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[2]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[3]_OTERM1726                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[3]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4]_OTERM1724                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[5]_OTERM1722                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[5]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|LessThan0~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[0]_OTERM1368                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[1]_OTERM1366                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[2]_OTERM1370                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|counter_ffa[3]_OTERM1372                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|parity_ff                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp|parity_ff_OTERM1374                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0_OTERM1354                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0_OTERM1362                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0_OTERM1364                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa0~3                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa1_OTERM1356                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa2                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa2_OTERM1358                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa3                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|counter_ffa3_OTERM1360                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux|result_node[0]~124                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|op_1~107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_granted_cpu_ddr_clock_bridge_s1~58_Duplicate_60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_granted_cpu_ddr_clock_bridge_s1~58_Duplicate_62                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM1470                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM1472                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM1474                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM1087                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM1089                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM1091                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM1093                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable~90_OTERM1988_OTERM2520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable~90_OTERM1988_OTERM2522                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable~90_OTERM1988_OTERM2524                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_slavearbiterlockenable~90_OTERM1988_OTERM2526                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_instruction_master_granted_cpu_ddr_clock_bridge_s1~52_Duplicate_54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_instruction_master_granted_cpu_ddr_clock_bridge_s1~52_Duplicate_56                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|Add0~881                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|Add1~127                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_OTERM1043                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_OTERM1045                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_OTERM1047                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[4]_OTERM1958                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_0_OTERM1942                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM1938                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM2474                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM2476                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_2                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM1934                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM2464                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM2466                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_3                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM1930                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM2454                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM2456                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_4                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM1926                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM2444                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM2446                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_5                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM1922                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM2434                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM2436                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_6                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM1918                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM2424                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM2426                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_7                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM1914                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM2414                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM2416                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_8                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM1910                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM2404                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM2406                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_9                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM1906                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM2394                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM2396                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_10                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM1902                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM2384                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM2386                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_11                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM1898                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM2374                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM2376                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_12                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM1894                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM2364                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM2366                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_13                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM1890                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM2354                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM2356                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_14                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM1886                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM2344                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM2346                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_15                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM1882                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM2334                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM2336                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_16                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM1878                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM2324                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM2326                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_17                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM1874                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM2314                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM2316                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_18                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM1870                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM2304                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM2306                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_19                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM1866                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM2294                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM2296                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_20                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM1862                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM2284                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM2286                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_21                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM1858                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM2274                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM2276                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_22                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM1854                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM2264                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM2266                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_23                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM1850                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM2254                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM2256                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_24                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM1846                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM2244                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM2246                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_25                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM1842                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM2234                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM2236                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_26                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM1838                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM2224                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM2226                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_27                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM1834                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM2214                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM2216                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_28                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM1830                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM2204                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM2206                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_29                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM1826                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM2194                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM2196                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_30                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM1822                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM2184                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM2186                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_31                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM1818                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM2174                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM2176                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_32                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM1814                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM2164                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM2166                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_33                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM1810                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM2154                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM2156                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_34                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM1806                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM2144                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM2146                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_35                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM1802                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM2134                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM2136                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_36                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM1798                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM2124                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM2126                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_37                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM1794                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM2114                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM2116                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_38                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM1790                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM2104                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM2106                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_39                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM1786                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM2094                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM2096                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_40                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM1782                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM2084                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM2086                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_41                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM1778                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM2074                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM2076                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_42                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM1774                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM2064                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM2066                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_43                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM1770                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM2054                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM2056                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_44                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM1766                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM2044                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM2046                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_45                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM1762                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM2034                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM2036                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_46                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM1758                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM2024                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM2026                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_47                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM1754                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM2014                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM2016                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~874                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~877                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~878                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~879                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~880                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~881                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~882                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add1~127                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0_OTERM1284                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0_OTERM1678                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0_OTERM1680                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1_OTERM1286                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1_OTERM1662                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1_OTERM1664                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_OTERM1282                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_OTERM1658                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_OTERM1660                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_OTERM1280                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_OTERM1654                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_OTERM1656                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_OTERM1278                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_OTERM1650                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_OTERM1652                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_OTERM1276                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_OTERM1646                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_OTERM1648                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_OTERM1274                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_OTERM1642                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_OTERM1644                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_OTERM1272                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_OTERM1638                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_OTERM1640                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_OTERM1270                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_OTERM1634                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_OTERM1636                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_OTERM1268                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_OTERM1630                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_OTERM1632                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_OTERM1266                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_OTERM1626                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_OTERM1628                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_OTERM1264                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_OTERM1622                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_OTERM1624                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_OTERM1262                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_OTERM1618                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_OTERM1620                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_OTERM1260                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_OTERM1614                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_OTERM1616                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_OTERM1258                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_OTERM1610                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_OTERM1612                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_OTERM1256                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_OTERM1606                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_OTERM1608                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_OTERM1254                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_OTERM1602                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_OTERM1604                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_OTERM1252                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_OTERM1598                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_OTERM1600                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_OTERM1250                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_OTERM1594                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_OTERM1596                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_OTERM1248                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_OTERM1590                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_OTERM1592                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_OTERM1246                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_OTERM1586                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_OTERM1588                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_OTERM1244                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_OTERM1582                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_OTERM1584                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_OTERM1242                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_OTERM1578                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_OTERM1580                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_OTERM1240                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_OTERM1574                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_OTERM1576                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_OTERM1238                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_OTERM1570                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_OTERM1572                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_OTERM1236                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_OTERM1566                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_OTERM1568                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_OTERM1234                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_OTERM1562                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_OTERM1564                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_OTERM1232                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_OTERM1558                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_OTERM1560                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_OTERM1230                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_OTERM1554                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_OTERM1556                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_OTERM1228                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_OTERM1550                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_OTERM1552                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_OTERM1226                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_OTERM1546                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_OTERM1548                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_OTERM1224                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_OTERM1542                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_OTERM1544                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_OTERM1222                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_OTERM1538                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_OTERM1540                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_OTERM1220                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_OTERM1534                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_OTERM1536                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_OTERM1218                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_OTERM1530                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_OTERM1532                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_OTERM1216                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_OTERM1526                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_OTERM1528                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_OTERM1214                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_OTERM1522                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_OTERM1524                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_OTERM1212                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_OTERM1518                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_OTERM1520                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_OTERM1210                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_OTERM1514                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_OTERM1516                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_OTERM1208                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_OTERM1510                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_OTERM1512                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_OTERM1206                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_OTERM1506                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_OTERM1508                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_OTERM1204                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_OTERM1502                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_OTERM1504                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_OTERM1202                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_OTERM1498                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_OTERM1500                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_OTERM1200                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_OTERM1494                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_OTERM1496                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_OTERM1198                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_OTERM1490                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_OTERM1492                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_OTERM1196                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_OTERM1486                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_OTERM1488                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_OTERM1194                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_OTERM1482                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_OTERM1484                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1192                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1458                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1460                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1462                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[0]_OTERM1952                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[1]_OTERM1954                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[2]_OTERM1956                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[3]_OTERM1950                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[4]_OTERM1944                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[5]_OTERM1946                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|how_many_ones[6]_OTERM1948                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_0_OTERM1940                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM1936                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM2468                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM2470                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_1_OTERM2472                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM1932                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM2458                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM2460                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_2_OTERM2462                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM1928                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM2448                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM2450                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_3_OTERM2452                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM1924                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM2438                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM2440                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_4_OTERM2442                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM1920                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM2428                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM2430                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_5_OTERM2432                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM1916                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM2418                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM2420                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_6_OTERM2422                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM1912                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM2408                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM2410                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_7_OTERM2412                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM1908                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM2398                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM2400                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_8_OTERM2402                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM1904                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM2388                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM2390                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_9_OTERM2392                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM1900                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM2378                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM2380                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_10_OTERM2382                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM1896                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM2368                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM2370                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_11_OTERM2372                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM1892                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM2358                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM2360                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_12_OTERM2362                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM1888                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM2348                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM2350                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_13_OTERM2352                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM1884                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM2338                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM2340                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_14_OTERM2342                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM1880                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM2328                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM2330                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_15_OTERM2332                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM1876                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM2318                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM2320                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_16_OTERM2322                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM1872                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM2308                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM2310                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_17_OTERM2312                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM1868                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM2298                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM2300                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_18_OTERM2302                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM1864                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM2288                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM2290                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_19_OTERM2292                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM1860                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM2278                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM2280                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_20_OTERM2282                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM1856                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM2268                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM2270                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_21_OTERM2272                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM1852                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM2258                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM2260                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_22_OTERM2262                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM1848                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM2248                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM2250                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_23_OTERM2252                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM1844                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM2238                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM2240                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_24_OTERM2242                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM1840                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM2228                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM2230                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_25_OTERM2232                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM1836                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM2218                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM2220                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_26_OTERM2222                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM1832                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM2208                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM2210                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_27_OTERM2212                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM1828                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM2198                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM2200                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_28_OTERM2202                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM1824                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM2188                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM2190                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_29_OTERM2192                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM1820                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM2178                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM2180                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_30_OTERM2182                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM1816                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM2168                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM2170                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_31_OTERM2172                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM1812                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM2158                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM2160                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_32_OTERM2162                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM1808                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM2148                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM2150                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_33_OTERM2152                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM1804                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM2138                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM2140                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_34_OTERM2142                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM1800                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM2128                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM2130                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_35_OTERM2132                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM1796                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM2118                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM2120                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_36_OTERM2122                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM1792                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM2108                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM2110                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_37_OTERM2112                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM1788                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM2098                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM2100                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_38_OTERM2102                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM1784                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM2088                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM2090                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_39_OTERM2092                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM1780                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM2078                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM2080                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_40_OTERM2082                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM1776                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM2068                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM2070                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_41_OTERM2072                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM1772                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM2058                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM2060                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_42_OTERM2062                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM1768                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM2048                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM2050                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_43_OTERM2052                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM1764                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM2038                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM2040                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_44_OTERM2042                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM1760                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM2028                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM2030                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_45_OTERM2032                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM1756                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM2018                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM2020                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_46_OTERM2022                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM1752                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM2008                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM2010                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|stage_47_OTERM2012                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~42_Duplicate_44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~42_Duplicate_46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_OTERM233                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_RTM0235                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_RTM0235                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_OTERM247                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_RTM0249                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_RTM0249                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148_RTM0234                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148_RTM0248                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]_OTERM347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]_OTERM349                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]_OTERM337                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]_OTERM339                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]_OTERM341                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]_OTERM343_OTERM1708                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]_OTERM343_OTERM1710                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_comb_bita0                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_comb_bita0_RTM01012                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_comb_bita0_RTM01012                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_comb_bita0_RTM01013                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[0]_OTERM1011                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[1]_OTERM1005                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[2]_OTERM1003                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[3]_OTERM1001                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[3]_OTERM1009                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[4]                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw|counter_reg_bit[4]_OTERM1007                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][28]                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][28]_OTERM251                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][28]_OTERM253                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][28]_OTERM255                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[0][28]_OTERM257                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][28]                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][28]_OTERM225                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][28]_OTERM227                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][28]_OTERM229                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[1][28]_OTERM231                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][28]                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][28]_OTERM217                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][28]_OTERM219                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][28]_OTERM221                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipe[2][28]_OTERM223                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]_OTERM1146                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]_OTERM1476                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]_OTERM1478                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]_OTERM1480                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[2]_OTERM1148                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[2]_OTERM1666                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[2]_OTERM1668                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[0]_OTERM1132                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[1]_OTERM1138                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[2]_OTERM1136                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[3]_OTERM1122                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[4]_OTERM1142                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[5]_OTERM1126                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[6]_OTERM1116                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[6]_OTERM1464                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[6]_OTERM1466                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[6]_OTERM1468                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[7]_OTERM1120                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[8]_OTERM1124                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[9]_OTERM1140                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[10]_OTERM1144                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[11]_OTERM1128                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[12]_OTERM1130                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[13]_OTERM1134                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|last_entry_written[14]_OTERM1118                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Add3~123                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Add3~123_RTM0245                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Mux0~503_OTERM1049                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~246 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~247 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[0]_OTERM421                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[1]_OTERM419                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[4]_OTERM417                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[5]_OTERM415                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]_OTERM1098                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]_OTERM1100                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]_OTERM1075                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]_OTERM1077                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]_OTERM1065                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]_OTERM1067                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]_OTERM1069                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[3]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[3]_OTERM1095                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM237                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM239                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM241                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM243                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|tdcu_latency_value_at_codvw[3]~315                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|tdcu_latency_value_at_codvw[3]~315_RTM01096                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[3]_RTM0244                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[3]_RTM0244                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~232                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_count_internal[1]~277                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]_OTERM1055                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]_OTERM1057                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]_OTERM1059                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]_OTERM1061                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]~85                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]~85_RTM01062                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]~85_RTM01062                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]~87                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_addend[0]~87_RTM01063                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|Add0~905                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|Add0~906_Duplicate_917                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|Add0~910                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n_OTERM63_OTERM969_OTERM1400                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n_OTERM63_OTERM969_OTERM1402                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n_OTERM63_OTERM969_OTERM1404                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|fifo_contains_ones_n_OTERM63_OTERM969_OTERM1406                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[0]_OTERM1682                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[0]_OTERM1684                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[0]_OTERM1686                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[1]_OTERM1670                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[1]_OTERM1672                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[1]_OTERM1674                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|flash_ssram_pipeline_bridge_s1_arb_addend[1]_OTERM1676                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~632                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[0]~11                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~621                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~632_Duplicate_637                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n_OTERM345                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_0_OTERM1748                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1_OTERM1750                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1_OTERM2506                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_1_OTERM2508                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2_OTERM1746                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2_OTERM2502                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_2_OTERM2504                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3_OTERM1744                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3_OTERM2498                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_3_OTERM2500                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4_OTERM1742                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4_OTERM2494                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_4_OTERM2496                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5_OTERM1740                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5_OTERM2490                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_5_OTERM2492                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6_OTERM1738                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6_OTERM2486                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_6_OTERM2488                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7_OTERM1736                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7_OTERM2482                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_7_OTERM2484                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8_OTERM1734                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8_OTERM2478                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_8_OTERM2480                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9_OTERM1732                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9_OTERM2002                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9_OTERM2004                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|full_9_OTERM2006                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[4]_OTERM1380                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[4]_OTERM1382                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[4]_OTERM1384                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[0]~11                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|Add0~183                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|Add0~184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|Add2~92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Add4~765                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Add4~766                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_read~17_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_read~20_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_t57:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_t57:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_t57:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_fic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_fic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_j47:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_j47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_j47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|Selector20~272                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|Selector30~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_graycounter_h47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_graycounter_h47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|next_rd_cnt[0]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|next_wr_cnt[0]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|wr_cnt~252                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|Add2~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt~371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen|Add0~104_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen|Add0~105                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|MTxD[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|MTxD_d~513                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~331_OTERM977                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~332_OTERM65                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_OTERM71                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_RTM073                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_RTM073                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~893_OTERM13                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~895                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~896                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~898                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w74w[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w74w[1]_RTM0980                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w634w[2]~60_OTERM75                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[0]~1082_OTERM67                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[2]~1085_OTERM69                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[4]~1089_OTERM43                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1081_OTERM15                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1083_OTERM215                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_OTERM979                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM072                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM0981                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM0981                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_iic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_iic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|Add0~2648                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|Add1~149                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|one_count_plus_one[0]~17                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_iic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_iic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add0~1809                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Add0~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter~464                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/tore/zylin/ecosboard/ecosboard/fw/nios_standard/cycloneIII_3c25_niosII_standard.pin.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 13,238 / 24,624 ( 54 % )                                                                                                                                                                                                                                                                                                            ;
;     -- Combinational with no register       ; 5610                                                                                                                                                                                                                                                                                                                                ;
;     -- Register only                        ; 2097                                                                                                                                                                                                                                                                                                                                ;
;     -- Combinational with a register        ; 5531                                                                                                                                                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                                                                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                                                                                                                                                                     ;
;     -- 4 input functions                    ; 5500                                                                                                                                                                                                                                                                                                                                ;
;     -- 3 input functions                    ; 3664                                                                                                                                                                                                                                                                                                                                ;
;     -- <=2 input functions                  ; 1977                                                                                                                                                                                                                                                                                                                                ;
;     -- Register only                        ; 2097                                                                                                                                                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                                                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                                                                                                                                                                                                                                     ;
;     -- normal mode                          ; 9902                                                                                                                                                                                                                                                                                                                                ;
;     -- arithmetic mode                      ; 1239                                                                                                                                                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                                                                                                                                                     ;
; Total registers*                            ; 7,862 / 25,865 ( 30 % )                                                                                                                                                                                                                                                                                                             ;
;     -- Dedicated logic registers            ; 7,628 / 24,860 ( 31 % )                                                                                                                                                                                                                                                                                                             ;
;     -- I/O registers                        ; 234 / 1,005 ( 23 % )                                                                                                                                                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                                                                                                                                                                     ;
; Total LABs:  partially or completely used   ; 1,002 / 1,539 ( 65 % )                                                                                                                                                                                                                                                                                                              ;
; User inserted logic elements                ; 0                                                                                                                                                                                                                                                                                                                                   ;
; Virtual pins                                ; 1                                                                                                                                                                                                                                                                                                                                   ;
; I/O pins                                    ; 141 / 216 ( 65 % )                                                                                                                                                                                                                                                                                                                  ;
;     -- Clock pins                           ; 6 / 8 ( 75 % )                                                                                                                                                                                                                                                                                                                      ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                                                                                                                                                                                                                                                      ;
; Global signals                              ; 20                                                                                                                                                                                                                                                                                                                                  ;
; M9Ks                                        ; 37 / 66 ( 56 % )                                                                                                                                                                                                                                                                                                                    ;
; Total memory bits                           ; 122,936 / 608,256 ( 20 % )                                                                                                                                                                                                                                                                                                          ;
; Total RAM block bits                        ; 340,992 / 608,256 ( 56 % )                                                                                                                                                                                                                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )                                                                                                                                                                                                                                                                                                                     ;
; PLLs                                        ; 2 / 4 ( 50 % )                                                                                                                                                                                                                                                                                                                      ;
; Global clocks                               ; 20 / 20 ( 100 % )                                                                                                                                                                                                                                                                                                                   ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                                                                                                                                                                                                                                     ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                                                                                                                                                                                                                       ;
; Average interconnect usage (total/H/V)      ; 16% / 15% / 17%                                                                                                                                                                                                                                                                                                                     ;
; Peak interconnect usage (total/H/V)         ; 38% / 37% / 40%                                                                                                                                                                                                                                                                                                                     ;
; Maximum fan-out node                        ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]~clkctrl                                                                                                                                                  ;
; Maximum fan-out                             ; 2873                                                                                                                                                                                                                                                                                                                                ;
; Highest non-global fan-out signal           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n ;
; Highest non-global fan-out                  ; 879                                                                                                                                                                                                                                                                                                                                 ;
; Total fan-out                               ; 66375                                                                                                                                                                                                                                                                                                                               ;
; Average fan-out                             ; 3.18                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; top_button[0]                ; F1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[1]                ; F2    ; 1        ; 0            ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[2]                ; A10   ; 7        ; 25           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[3]                ; B10   ; 7        ; 25           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_clkin_50                 ; V9    ; 3        ; 27           ; 0            ; 14           ; 76                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mcoll_pad_i_to_the_ocm   ; G17   ; 6        ; 53           ; 20           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mcrs_pad_i_to_the_ocm    ; L3    ; 2        ; 0            ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrx_clk_pad_i_to_the_ocm ; F17   ; 6        ; 53           ; 17           ; 0            ; 356                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxd_pad_i_to_the_ocm[0] ; P2    ; 2        ; 0            ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxd_pad_i_to_the_ocm[1] ; P1    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxd_pad_i_to_the_ocm[2] ; T3    ; 2        ; 0            ; 6            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxd_pad_i_to_the_ocm[3] ; R3    ; 2        ; 0            ; 5            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxdv_pad_i_to_the_ocm   ; G18   ; 6        ; 53           ; 20           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mrxerr_pad_i_to_the_ocm  ; L4    ; 2        ; 0            ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_mtx_clk_pad_i_to_the_ocm ; N18   ; 5        ; 53           ; 17           ; 21           ; 222                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_reset_n                  ; N2    ; 2        ; 0            ; 16           ; 14           ; 5                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; top_HC_ETH_RESET_N             ; H18   ; 6        ; 53           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_cs_n                 ; E2    ; 1        ; 0            ; 25           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_oe_n                 ; D17   ; 6        ; 53           ; 23           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_reset_n              ; C3    ; 1        ; 0            ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[10]          ; A12   ; 7        ; 31           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[11]          ; B12   ; 7        ; 29           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[12]          ; A11   ; 7        ; 29           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[13]          ; B11   ; 7        ; 29           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[14]          ; C10   ; 7        ; 27           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[15]          ; D10   ; 7        ; 27           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[16]          ; E10   ; 8        ; 23           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[17]          ; C9    ; 8        ; 23           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[18]          ; D9    ; 8        ; 23           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[19]          ; A7    ; 8        ; 20           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[1]           ; E12   ; 7        ; 40           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[20]          ; A6    ; 8        ; 18           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[21]          ; B18   ; 6        ; 53           ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[22]          ; C17   ; 6        ; 53           ; 28           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[23]          ; C18   ; 6        ; 53           ; 26           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[2]           ; A16   ; 7        ; 38           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[3]           ; B16   ; 7        ; 38           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[4]           ; A15   ; 7        ; 36           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[5]           ; B15   ; 7        ; 34           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[6]           ; A14   ; 7        ; 34           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[7]           ; B14   ; 7        ; 34           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[8]           ; A13   ; 7        ; 31           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[9]           ; B13   ; 7        ; 31           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_wr_n                 ; D18   ; 6        ; 53           ; 23           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_led[0]                     ; P13   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_led[1]                     ; T1    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mdc_pad_o_from_the_ocm     ; P18   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[0]                ; U1    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[10]               ; U17   ; 4        ; 43           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[11]               ; V17   ; 4        ; 43           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[12]               ; U16   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[1]                ; U5    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[2]                ; U7    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[3]                ; U8    ; 3        ; 23           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[4]                ; P8    ; 3        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[5]                ; P7    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[6]                ; P6    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[7]                ; T14   ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[8]                ; T13   ; 4        ; 43           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[9]                ; V13   ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ba[0]                  ; V11   ; 4        ; 29           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ba[1]                  ; V12   ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cas_n                  ; T4    ; 3        ; 3            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cke                    ; R13   ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cs_n                   ; V1    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_dm[0]                  ; V3    ; 3        ; 11           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_dm[1]                  ; V8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ras_n                  ; V16   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_we_n                   ; U15   ; 4        ; 36           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxd_pad_o_from_the_ocm[0] ; M18   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxd_pad_o_from_the_ocm[1] ; L14   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxd_pad_o_from_the_ocm[2] ; L15   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxd_pad_o_from_the_ocm[3] ; P17   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxen_pad_o_from_the_ocm   ; L17   ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mtxerr_pad_o_from_the_ocm  ; R16   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ;
; top_ssram_adsc_n               ; F7    ; 8        ; 7            ; 34           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[0]              ; F10   ; 7        ; 36           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[1]              ; F11   ; 7        ; 36           ; 34           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[2]              ; F12   ; 7        ; 43           ; 34           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[3]              ; F13   ; 7        ; 51           ; 34           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bwe_n                ; G13   ; 7        ; 51           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_ce_n                 ; F9    ; 8        ; 14           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_clk                  ; A2    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_oe_n                 ; E9    ; 8        ; 23           ; 34           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; Name                       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; top_flash_ssram_d[0]       ; H3    ; 1        ; 0            ; 22           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[10]      ; A3    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[11]      ; B3    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[12]      ; D5    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[13]      ; B5    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[14]      ; A5    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[15]      ; B6    ; 8        ; 18           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[16]      ; C16   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[17]      ; D12   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[18]      ; E11   ; 7        ; 29           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[19]      ; D2    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[1]       ; D1    ; 1        ; 0            ; 27           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[20]      ; E13   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[21]      ; E14   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[22]      ; A17   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[23]      ; D16   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[24]      ; C12   ; 7        ; 36           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[25]      ; A18   ; 7        ; 49           ; 34           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[26]      ; F8    ; 8        ; 9            ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[27]      ; D7    ; 8        ; 16           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[28]      ; F6    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[29]      ; E6    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[2]       ; A8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[30]      ; G6    ; 8        ; 1            ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[31]      ; C7    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[3]       ; B8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[4]       ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[5]       ; C5    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[6]       ; E8    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[7]       ; A4    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[8]       ; B4    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[9]       ; E7    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mdio_pad_io_to_the_ocm ; N7    ; 3        ; 5            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_mem_clk                ; U2    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_clk_n              ; V2    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[0]              ; U4    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[10]             ; U11   ; 4        ; 29           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[11]             ; V15   ; 4        ; 38           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[12]             ; U14   ; 4        ; 36           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[13]             ; R11   ; 4        ; 38           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[14]             ; P10   ; 4        ; 34           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[15]             ; V14   ; 4        ; 36           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[1]              ; V4    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[2]              ; R8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[3]              ; V5    ; 3        ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[4]              ; P9    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[5]              ; U6    ; 3        ; 18           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[6]              ; V6    ; 3        ; 20           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[7]              ; V7    ; 3        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[8]              ; U13   ; 4        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[9]              ; U12   ; 4        ; 29           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dqs[0]             ; U3    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dqs[1]             ; T8    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
+----------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 20 ( 40 % )  ; 2.5V          ; --           ;
; 2        ; 8 / 25 ( 32 % )  ; 2.5V          ; --           ;
; 3        ; 25 / 31 ( 81 % ) ; 2.5V          ; 1.25V        ;
; 4        ; 20 / 32 ( 63 % ) ; 2.5V          ; 1.25V        ;
; 5        ; 8 / 23 ( 35 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 20 ( 45 % )  ; 2.5V          ; --           ;
; 7        ; 31 / 33 ( 94 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 32 ( 91 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard   ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; A1       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 246        ; 8        ; top_ssram_clk                   ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 236        ; 8        ; top_flash_ssram_d[10]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A4       ; 232        ; 8        ; top_flash_ssram_d[7]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A5       ; 225        ; 8        ; top_flash_ssram_d[14]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A6       ; 222        ; 8        ; top_flash_ssram_a[20]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A7       ; 220        ; 8        ; top_flash_ssram_a[19]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A8       ; 218        ; 8        ; top_flash_ssram_d[2]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A9       ; 211        ; 8        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 209        ; 7        ; top_button[2]                   ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 204        ; 7        ; top_flash_ssram_a[12]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A12      ; 202        ; 7        ; top_flash_ssram_a[10]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A13      ; 200        ; 7        ; top_flash_ssram_a[8]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A14      ; 198        ; 7        ; top_flash_ssram_a[6]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A15      ; 196        ; 7        ; top_flash_ssram_a[4]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A16      ; 191        ; 7        ; top_flash_ssram_a[2]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A17      ; 180        ; 7        ; top_flash_ssram_d[22]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 179        ; 7        ; top_flash_ssram_d[25]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B1       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 237        ; 8        ; top_flash_ssram_d[11]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B4       ; 233        ; 8        ; top_flash_ssram_d[8]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B5       ; 226        ; 8        ; top_flash_ssram_d[13]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B6       ; 223        ; 8        ; top_flash_ssram_d[15]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B7       ; 221        ; 8        ; top_flash_ssram_d[4]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B8       ; 219        ; 8        ; top_flash_ssram_d[3]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B9       ; 212        ; 8        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 210        ; 7        ; top_button[3]                   ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 205        ; 7        ; top_flash_ssram_a[13]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B12      ; 203        ; 7        ; top_flash_ssram_a[11]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B13      ; 201        ; 7        ; top_flash_ssram_a[9]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B14      ; 199        ; 7        ; top_flash_ssram_a[7]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B15      ; 197        ; 7        ; top_flash_ssram_a[5]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B16      ; 192        ; 7        ; top_flash_ssram_a[3]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B17      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B18      ; 173        ; 6        ; top_flash_ssram_a[21]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 4          ; 1        ; top_flash_reset_n               ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C4       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C5       ; 227        ; 8        ; top_flash_ssram_d[5]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C7       ; 224        ; 8        ; top_flash_ssram_d[31]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C9       ; 214        ; 8        ; top_flash_ssram_a[17]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C10      ; 207        ; 7        ; top_flash_ssram_a[14]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; top_flash_ssram_d[24]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C16      ; 177        ; 7        ; top_flash_ssram_d[16]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 172        ; 6        ; top_flash_ssram_a[22]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C18      ; 171        ; 6        ; top_flash_ssram_a[23]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D1       ; 7          ; 1        ; top_flash_ssram_d[1]            ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D2       ; 6          ; 1        ; top_flash_ssram_d[19]           ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 242        ; 8        ; top_flash_ssram_d[12]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D6       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D7       ; 228        ; 8        ; top_flash_ssram_d[27]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D9       ; 215        ; 8        ; top_flash_ssram_a[18]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D10      ; 208        ; 7        ; top_flash_ssram_a[15]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D11      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ; 190        ; 7        ; top_flash_ssram_d[17]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D16      ; 178        ; 7        ; top_flash_ssram_d[23]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ; 166        ; 6        ; top_flash_oe_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D18      ; 165        ; 6        ; top_flash_wr_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; E1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 9          ; 1        ; top_flash_cs_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ; --       ; VCCA3                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E6       ; 238        ; 8        ; top_flash_ssram_d[29]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 234        ; 8        ; top_flash_ssram_d[9]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E8       ; 231        ; 8        ; top_flash_ssram_d[6]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E9       ; 216        ; 8        ; top_ssram_oe_n                  ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 213        ; 8        ; top_flash_ssram_a[16]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E11      ; 206        ; 7        ; top_flash_ssram_d[18]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 189        ; 7        ; top_flash_ssram_a[1]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E13      ; 184        ; 7        ; top_flash_ssram_d[20]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 183        ; 7        ; top_flash_ssram_d[21]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ;            ;          ; VCCD_PLL2                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; E16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E17      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; top_button[0]                   ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 25         ; 1        ; top_button[1]                   ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCD_PLL3                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ; 241        ; 8        ; top_flash_ssram_d[28]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 239        ; 8        ; top_ssram_adsc_n                ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 235        ; 8        ; top_flash_ssram_d[26]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 230        ; 8        ; top_ssram_ce_n                  ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 194        ; 7        ; top_ssram_bw_n[0]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 193        ; 7        ; top_ssram_bw_n[1]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 187        ; 7        ; top_ssram_bw_n[2]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 175        ; 7        ; top_ssram_bw_n[3]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ;            ; --       ; VCCA2                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F17      ; 151        ; 6        ; top_mrx_clk_pad_i_to_the_ocm    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ; 150        ; 6        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 11         ; 1        ; ^nSTATUS                        ;        ;                ;         ; --         ;                 ; --       ; --           ;
; G6       ; 247        ; 8        ; top_flash_ssram_d[30]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; G7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 176        ; 7        ; top_ssram_bwe_n                 ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G15      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G17      ; 160        ; 6        ; top_mcoll_pad_i_to_the_ocm      ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ; 159        ; 6        ; top_mrxdv_pad_i_to_the_ocm      ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 18         ; 1        ; top_flash_ssram_d[0]            ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; H4       ; 17         ; 1        ; ~ALTERA_DCLK~                   ; output ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;                ;         ; --         ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H14      ; 168        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H15      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 157        ; 6        ; top_HC_ETH_RESET_N              ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J2       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J5       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 156        ; 6        ; ^MSEL3                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J17      ; 155        ; 6        ; ^MSEL2                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J18      ; 154        ; 6        ; ^MSEL1                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 24         ; 1        ; ^nCE                            ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ; 153        ; 6        ; ^MSEL0                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K17      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 37         ; 2        ; top_mcrs_pad_i_to_the_ocm       ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 36         ; 2        ; top_mrxerr_pad_i_to_the_ocm     ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L6       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 138        ; 5        ; top_mtxd_pad_o_from_the_ocm[1]  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 137        ; 5        ; top_mtxd_pad_o_from_the_ocm[2]  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 143        ; 5        ; top_mtxen_pad_o_from_the_ocm    ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L18      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M5       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M14      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M17      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 142        ; 5        ; top_mtxd_pad_o_from_the_ocm[0]  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 28         ; 2        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 27         ; 2        ; top_reset_n                     ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCA1                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 63         ; 3        ; top_mdio_pad_io_to_the_ocm      ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N14      ;            ; --       ; VCCA4                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 125        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 149        ; 5        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N18      ; 148        ; 5        ; top_mtx_clk_pad_i_to_the_ocm    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 42         ; 2        ; top_mrxd_pad_i_to_the_ocm[1]    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 41         ; 2        ; top_mrxd_pad_i_to_the_ocm[0]    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P4       ;            ;          ; VCCD_PLL1                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P6       ; 59         ; 3        ; top_mem_addr[6]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ; 66         ; 3        ; top_mem_addr[5]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3        ; top_mem_addr[4]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 79         ; 3        ; top_mem_dq[4]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 98         ; 4        ; top_mem_dq[14]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 117        ; 4        ; top_led[0]                      ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCD_PLL4                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P17      ; 133        ; 5        ; top_mtxd_pad_o_from_the_ocm[3]  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P18      ; 132        ; 5        ; top_mdc_pad_o_from_the_ocm      ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 48         ; 2        ; top_mrxd_pad_i_to_the_ocm[3]    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R8       ; 76         ; 3        ; top_mem_dq[2]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R11      ; 104        ; 4        ; top_mem_dq[13]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R13      ; 116        ; 4        ; top_mem_cke                     ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R16      ; 127        ; 5        ; top_mtxerr_pad_o_from_the_ocm   ; output ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 131        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 130        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 46         ; 2        ; top_led[1]                      ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 47         ; 2        ; top_mrxd_pad_i_to_the_ocm[2]    ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 56         ; 3        ; top_mem_cas_n                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T6       ; 67         ; 3        ; VREFB3N0                        ;        ;                ; 1.25V   ; Column I/O ;                 ; no       ; On           ;
; T7       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T8       ; 77         ; 3        ; top_mem_dqs[1]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T11      ; 106        ; 4        ; VREFB4N0                        ;        ;                ; 1.25V   ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T13      ; 111        ; 4        ; top_mem_addr[8]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 112        ; 4        ; top_mem_addr[7]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T16      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T17      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 52         ; 3        ; top_mem_addr[0]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U2       ; 60         ; 3        ; top_mem_clk                     ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U3       ; 68         ; 3        ; top_mem_dqs[0]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U4       ; 71         ; 3        ; top_mem_dq[0]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U5       ; 73         ; 3        ; top_mem_addr[1]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U6       ; 80         ; 3        ; top_mem_dq[5]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U7       ; 82         ; 3        ; top_mem_addr[2]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 84         ; 3        ; top_mem_addr[3]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 86         ; 3        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U10      ; 88         ; 4        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U11      ; 90         ; 4        ; top_mem_dq[10]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 92         ; 4        ; top_mem_dq[9]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 96         ; 4        ; top_mem_dq[8]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 100        ; 4        ; top_mem_dq[12]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 102        ; 4        ; top_mem_we_n                    ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 107        ; 4        ; top_mem_addr[12]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 113        ; 4        ; top_mem_addr[10]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ; 53         ; 3        ; top_mem_cs_n                    ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V2       ; 61         ; 3        ; top_mem_clk_n                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V3       ; 69         ; 3        ; top_mem_dm[0]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V4       ; 72         ; 3        ; top_mem_dq[1]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 74         ; 3        ; top_mem_dq[3]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 81         ; 3        ; top_mem_dq[6]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 83         ; 3        ; top_mem_dq[7]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 85         ; 3        ; top_mem_dm[1]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 87         ; 3        ; top_clkin_50                    ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 89         ; 4        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; V11      ; 91         ; 4        ; top_mem_ba[0]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 93         ; 4        ; top_mem_ba[1]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 97         ; 4        ; top_mem_addr[9]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 101        ; 4        ; top_mem_dq[15]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 103        ; 4        ; top_mem_dq[11]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 108        ; 4        ; top_mem_ras_n                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 114        ; 4        ; top_mem_addr[11]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL mode                 ; No compensation                                                                                                                                                          ; Normal                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Compensate clock         ; --                                                                                                                                                                       ; clock1                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Switchover type          ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Input frequency 0        ; 50.0 MHz                                                                                                                                                                 ; 50.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Input frequency 1        ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Nominal PFD frequency    ; 50.0 MHz                                                                                                                                                                 ; 7.1 MHz                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Nominal VCO frequency    ; 599.9 MHz                                                                                                                                                                ; 1063.8 MHz                                                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO post scale           ; 2                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; VCO frequency control    ; Auto                                                                                                                                                                     ; Manual Phase                                                                                                                                                                                                                                                                                                                                                                                                    ;
; VCO phase shift step     ; 208 ps                                                                                                                                                                   ; 117 ps                                                                                                                                                                                                                                                                                                                                                                                                          ;
; VCO multiply             ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; VCO divide               ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Freq min lock            ; 25.0 MHz                                                                                                                                                                 ; 37.8 MHz                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Freq max lock            ; 54.18 MHz                                                                                                                                                                ; 61.09 MHz                                                                                                                                                                                                                                                                                                                                                                                                       ;
; M VCO Tap                ; 2                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                               ;
; M Initial                ; 2                                                                                                                                                                        ; 3                                                                                                                                                                                                                                                                                                                                                                                                               ;
; M value                  ; 12                                                                                                                                                                       ; 149                                                                                                                                                                                                                                                                                                                                                                                                             ;
; N value                  ; 1                                                                                                                                                                        ; 7                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Charge pump current      ; setting 1                                                                                                                                                                ; setting 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Loop filter resistance   ; setting 27                                                                                                                                                               ; setting 16                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Loop filter capacitance  ; setting 0                                                                                                                                                                ; setting 0                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Bandwidth                ; 680 kHz to 980 kHz                                                                                                                                                       ; 340 kHz to 540 kHz                                                                                                                                                                                                                                                                                                                                                                                              ;
; Real time reconfigurable ; Off                                                                                                                                                                      ; On                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Scan chain MIF file      ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Preserve counter order   ; Off                                                                                                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PLL location             ; PLL_1                                                                                                                                                                    ; PLL_4                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Inclk0 signal            ; top_clkin_50                                                                                                                                                             ; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Inclk1 signal            ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Inclk0 signal type       ; Dedicated Pin                                                                                                                                                            ; Dedicated Pin                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Inclk1 signal type       ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                        ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1]                                                                                                                                                                                                                                        ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                        ; clock2       ; 6    ; 5   ; 60.0 MHz         ; 0 (0 ps)       ; 4.50 (208 ps)    ; 50/50      ; C4      ; 10            ; 5/5 Even   ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                        ; clock3       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)       ; 3.00 (208 ps)    ; 50/50      ; C2      ; 15            ; 8/7 Odd    ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] ; clock0       ; 149  ; 112 ; 66.52 MHz        ; 0 (0 ps)       ; 2.81 (117 ps)    ; 50/50      ; C1      ; 16            ; 8/8 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] ; clock1       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.63 (117 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] ; clock2       ; 149  ; 56  ; 133.04 MHz       ; -90 (-1879 ps) ; 5.63 (117 ps)    ; 50/50      ; C4      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] ; clock3       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.63 (117 ps)    ; 50/50      ; C3      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] ; clock4       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.63 (117 ps)    ; 50/50      ; C2      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard   ; Current Strength ; Output Termination ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 27         ; 0          ; 29         ;               ;          ;          ; 133.0 MHz           ;                   ;                ;                  ;                    ;                                    ;                     ;
;      top_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; DQS   ; Bidir     ; U3           ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Output    ; V3           ; 11         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; P9           ; 18         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U4           ; 14         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U6           ; 18         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V4           ; 14         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V6           ; 20         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; R8           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V7           ; 23         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V5           ; 14         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      top_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; DQS   ; Bidir     ; T8           ; 18         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Output    ; V8           ; 25         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; U14          ; 36         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U13          ; 34         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; R11          ; 38         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U12          ; 29         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; P10          ; 34         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; U11          ; 29         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; V14          ; 36         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; V15          ; 38         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cycloneIII_3c25_niosII_standard                                                                                                                                           ; 13238 (1)   ; 7628 (0)                  ; 234 (234)     ; 122936      ; 37   ; 4            ; 0       ; 2         ; 141  ; 1            ; 5610 (1)     ; 2097 (0)          ; 5531 (0)         ; |cycloneIII_3c25_niosII_standard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|                                                                                    ; 12989 (0)   ; 7482 (0)                  ; 0 (0)         ; 122936      ; 37   ; 4            ; 0       ; 2         ; 0    ; 0            ; 5507 (0)     ; 2078 (0)          ; 5404 (1)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |button_pio:the_button_pio|                                                                                                                                          ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 12 (12)           ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                         ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cpu:the_cpu|                                                                                                                                                        ; 3058 (2668) ; 1756 (1569)               ; 0 (0)         ; 64320       ; 14   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1300 (1133)  ; 369 (326)         ; 1389 (1210)      ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_2of1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_bcf1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_2df1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_i2d1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                                  ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_3id1:auto_generated|                                                                                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_b4g1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_dfr2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_ffr2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                                 ; 311 (33)    ; 186 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (1)       ; 43 (0)            ; 176 (32)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                              ; 144 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 41 (0)            ; 53 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                             ; 53 (53)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (38)           ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                                   ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 3 (3)             ; 42 (42)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|                                                                                                       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                                ; 16 (16)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                                  ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                                  ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                        ; 81 (81)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 51 (51)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altsyncram_6472:auto_generated|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_26f1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_36f1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:Add8|                                                                                                                                                ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 0 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_2ng:auto_generated|                                                                                                                                   ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8|add_sub_2ng:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                     ; 149 (139)   ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 5 (0)             ; 55 (50)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |ocm_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:ocm_control_port_irq_from_sa_clock_crossing_cpu_data_master|                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|ocm_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:ocm_control_port_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|                                                                                                                      ; 178 (7)     ; 139 (5)                   ; 0 (0)         ; 2536        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (2)       ; 58 (0)            ; 81 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|                                                                                                        ; 62 (0)      ; 45 (0)                    ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 22 (0)            ; 23 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 62 (0)      ; 45 (0)                    ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 22 (0)            ; 23 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_tsf1:auto_generated|                                                                                                                                ; 62 (19)     ; 45 (12)                   ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (5)       ; 22 (7)            ; 23 (3)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_aic:wrptr_gp|                                                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_bic:wrptr_g1p|                                                                                                                            ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_f47:rdptr_g1p|                                                                                                                            ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_ic8:rs_dgwp|                                                                                                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_cd9:dffpipe6|                                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_jc8:ws_dgrp|                                                                                                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_dd9:dffpipe9|                                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_ji31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|                                                                                                            ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 36 (0)            ; 54 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 36 (0)            ; 54 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 110 (34)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (8)       ; 36 (15)           ; 54 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|                                                                                                     ; 164 (36)    ; 65 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (34)      ; 1 (1)             ; 65 (1)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|                                        ; 128 (128)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 0 (0)             ; 64 (64)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|                                                                                                     ; 505 (85)    ; 373 (21)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (61)     ; 1 (1)             ; 373 (23)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|                                          ; 236 (236)   ; 105 (105)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 201 (201)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|                            ; 282 (282)   ; 247 (247)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 247 (247)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                       ; 84 (84)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 42 (42)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                         ; 40 (40)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 4 (4)             ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|                                                                      ; 97 (76)     ; 92 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 43 (42)           ; 49 (33)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|                                                                                              ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|                                                                                                ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in|                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|                                                                      ; 168 (149)   ; 163 (148)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 117 (116)         ; 46 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|                                                                                              ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|                                                                                                ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in|                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out|                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch| ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |ddr_sdram:the_ddr_sdram|                                                                                                                                            ; 2696 (0)    ; 1391 (0)                  ; 0 (0)         ; 2816        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1305 (0)     ; 550 (0)           ; 841 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|                                                                                                          ; 2696 (0)    ; 1391 (0)                  ; 0 (0)         ; 2816        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1305 (0)     ; 550 (0)           ; 841 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|                                                                                                     ; 685 (0)     ; 401 (0)                   ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 284 (0)      ; 107 (0)           ; 294 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |auk_ddr_hp_controller:auk_ddr_hp_controller_inst|                                                                                                          ; 685 (350)   ; 401 (151)                 ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 284 (199)    ; 107 (61)          ; 294 (89)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|                                                                                                          ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 18 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |scfifo:wfifo|                                                                                                                                        ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 18 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |scfifo_l2f1:auto_generated|                                                                                                                       ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 18 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |a_dpfifo_ij71:dpfifo|                                                                                                                          ; 27 (0)      ; 18 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 18 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |a_fefifo_66e:fifo_state|                                                                                                                    ; 17 (11)     ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                                                                                                                                                                                                     ; work         ;
;                                  |cntr_3n7:count_usedw|                                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw                                                                                                                                                                                                                                                                                                ; work         ;
;                               |cntr_nmb:rd_ptr_count|                                                                                                                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count                                                                                                                                                                                                                                                                                                                       ; work         ;
;                               |cntr_nmb:wr_ptr|                                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:wr_ptr                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |dpram_2561:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram                                                                                                                                                                                                                                                                                                                          ; work         ;
;                                  |altsyncram_24m1:altsyncram1|                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1                                                                                                                                                                                                                                                                                              ; work         ;
;                   |auk_ddr_hp_bank_details:bank_man|                                                                                                                       ; 84 (84)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 20 (20)           ; 39 (39)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |auk_ddr_hp_init:\g_ddr_init:init_block|                                                                                                                 ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 25 (25)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |auk_ddr_hp_input_buf:in_buf|                                                                                                                            ; 175 (49)    ; 137 (17)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (28)      ; 23 (1)            ; 114 (21)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |auk_ddr_hp_custom_fifo:my_fifo|                                                                                                                      ; 130 (130)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 22 (22)           ; 98 (98)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:0:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:1:bank_timer|                                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:2:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:3:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |ddr_sdram_phy:alt_mem_phy_inst|                                                                                                                               ; 2022 (0)    ; 990 (0)                   ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1021 (0)     ; 443 (0)           ; 558 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|                                                                                        ; 2022 (0)    ; 990 (0)                   ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1021 (0)     ; 443 (0)           ; 558 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|                                                                                                            ; 125 (4)     ; 124 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 76 (2)            ; 48 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|                                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|                                                                                               ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|                                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|                                                                                                           ; 53 (34)     ; 45 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (3)        ; 21 (12)           ; 24 (19)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_gve:auto_generated|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                                                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_cmg:auto_generated|                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|                                                                                                              ; 6 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                         |altpll:altpll_component|                                                                                                                          ; 6 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |altpll_hpf2:auto_generated|                                                                                                                    ; 6 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;                               |altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_aii:altpll_dyn_phase_le4|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_bii:altpll_dyn_phase_le5|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le5                                                                                                                                                                                                                                                                            ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|                                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|                                                                                                              ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (64)          ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[0].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[1].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[2].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[3].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[4].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[5].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[6].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[7].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[0].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[1].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[2].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[3].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[4].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[5].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[6].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[7].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mimic:mmc|                                                                                                                    ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 7 (7)             ; 17 (17)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mux:mux|                                                                                                                      ; 134 (134)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (123)    ; 0 (0)             ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|                                                                                                         ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram:half_rate_ram_gen.altsyncram_component|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |altsyncram_7ch1:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|                                                                                                        ; 1337 (0)    ; 458 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 875 (0)      ; 56 (0)            ; 406 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|                                                                                                    ; 1337 (13)   ; 458 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 875 (5)      ; 56 (0)            ; 406 (8)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1|                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                          ; work         ;
;                         |alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                                   ; work         ;
;                         |alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|                                                                                                        ; 36 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 15 (0)            ; 16 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1|                                                                                     ; 36 (36)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 15 (15)           ; 16 (16)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                           ; work         ;
;                         |alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|             ; 33 (16)     ; 17 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 2 (2)             ; 15 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1                                                                                                                                                                                                                          ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 7 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 10 (7)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                         |alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|  ; 870 (810)   ; 210 (184)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 660 (625)    ; 21 (16)           ; 189 (168)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1                                                                                                                                                                                                               ; work         ;
;                            |alt_mem_phy_centre_of_data_valid_window:codvw|                                                                                                 ; 62 (26)     ; 26 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (6)       ; 5 (3)             ; 22 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw                                                                                                                                                                 ; work         ;
;                               |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                            ; 41 (7)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (7)       ; 2 (0)             ; 10 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                 ; work         ;
;                                  |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                       ; 34 (20)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (8)       ; 2 (2)             ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                               ; work         ;
;                                     |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                        ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ; work         ;
;                         |alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|           ; 110 (59)    ; 50 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (46)      ; 5 (5)             ; 45 (8)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 7 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                  ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2|                                                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|                                               ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|           ; 14 (9)      ; 8 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (4)        ; 0 (0)             ; 8 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 5 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|                                                                                                      ; 23 (12)     ; 14 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (4)        ; 0 (0)             ; 14 (8)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|                                                    ; 5 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|                                                    ; 6 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                         |alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|                                                                                       ; 232 (26)    ; 116 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (15)     ; 7 (3)             ; 111 (7)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|                                     ; 90 (64)     ; 47 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (26)      ; 4 (4)             ; 46 (34)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1                                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                        ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                        ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 12 (9)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 49 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (1)       ; 0 (0)             ; 25 (15)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance3|                                                                                             ; 10 (7)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|                                                           ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1                                                                                                                                                                                                                ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                               ; 13 (7)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                      ; work         ;
;                            |alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|                                                             ; 26 (26)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 13 (13)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1                                                                                                                                                                                                                  ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|                                                                                      ; 222 (222)   ; 220 (220)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 171 (171)         ; 49 (49)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|                                                                                                                           ; 265 (54)    ; 130 (16)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (38)     ; 3 (1)             ; 127 (15)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|                                                ; 138 (138)   ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 1 (1)             ; 70 (70)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1|                                              ; 105 (105)   ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 1 (1)             ; 74 (74)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_slow_ddr_clock_bridge_m1_to_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|                                                                                                        ; 160 (0)     ; 159 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 89 (0)            ; 70 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter|                                                               ; 73 (73)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 62 (62)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter|                                                                   ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|                                                             ; 104 (104)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 47 (47)           ; 56 (56)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|                                                                                       ; 133 (22)    ; 62 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (8)       ; 0 (0)             ; 67 (14)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|                            ; 61 (61)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 27 (27)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 38 (38)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|                                                                   ; 78 (78)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 3 (3)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |high_res_timer:the_high_res_timer|                                                                                                                                  ; 152 (152)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 34 (34)           ; 87 (87)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                                                 ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                            ; 284 (25)    ; 234 (13)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (11)      ; 45 (4)            ; 190 (14)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                                   ; 75 (75)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 17 (17)           ; 38 (38)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                       ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 8 (0)             ; 75 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:rfifo|                                                                                                                                                 ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 8 (0)             ; 75 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 92 (19)     ; 83 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (0)             ; 75 (72)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                       ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 16 (0)            ; 67 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:wfifo|                                                                                                                                                 ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 16 (0)            ; 67 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 92 (19)     ; 83 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 16 (8)            ; 67 (64)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |led_pio:the_led_pio|                                                                                                                                                ; 8 (8)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |ocm:the_ocm|                                                                                                                                                        ; 2644 (0)    ; 1445 (0)                  ; 0 (0)         ; 47360       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1197 (0)     ; 454 (0)           ; 993 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |eth_ocm:the_eth_ocm|                                                                                                                                             ; 2644 (67)   ; 1445 (53)                 ; 0 (0)         ; 47360       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1197 (14)    ; 454 (13)          ; 993 (41)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |eth_avalon:eth_avalon_inst|                                                                                                                                   ; 1043 (58)   ; 667 (18)                  ; 0 (0)         ; 47360       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 371 (35)     ; 249 (9)           ; 423 (34)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_avalon_bd_ram:desc_ram|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |altsyncram_6372:auto_generated|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component|altsyncram_6372:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |eth_avalon_bd_ram:ptr_ram|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |altsyncram_6372:auto_generated|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component|altsyncram_6372:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |eth_avalon_rxdma:eth_rxdma_inst|                                                                                                                           ; 526 (295)   ; 377 (188)                 ; 0 (0)         ; 38016       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (107)    ; 180 (87)          ; 197 (102)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |eth_avalon_dma_fifo:eth_rxdma_datafifo|                                                                                                                 ; 128 (0)     ; 106 (0)                   ; 0 (0)         ; 36864       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 52 (0)            ; 54 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |dcfifo:dcfifo_component|                                                                                                                             ; 128 (0)     ; 106 (0)                   ; 0 (0)         ; 36864       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 52 (0)            ; 54 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                         |dcfifo_fmk1:auto_generated|                                                                                                                       ; 128 (27)    ; 106 (26)                  ; 0 (0)         ; 36864       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (2)       ; 52 (14)           ; 54 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                            |a_graycounter_ojc:wrptr_gp|                                                                                                                    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_ojc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |a_graycounter_pjc:wrptr_g1p|                                                                                                                   ; 14 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                            |a_graycounter_t57:rdptr_g1p|                                                                                                                   ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                            |alt_synch_pipe_0e8:rs_dgwp|                                                                                                                    ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                               |dffpipe_qe9:dffpipe7|                                                                                                                       ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe7                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                            |alt_synch_pipe_1e8:ws_dgrp|                                                                                                                    ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (0)            ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                               |dffpipe_re9:dffpipe10|                                                                                                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_re9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                            |altsyncram_0e11:fifo_ram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|altsyncram_0e11:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                            |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |eth_avalon_dma_fifo:eth_rxdma_errfifo|                                                                                                                  ; 98 (0)      ; 79 (0)                    ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 39 (0)            ; 40 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |dcfifo:dcfifo_component|                                                                                                                             ; 98 (0)      ; 79 (0)                    ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 39 (0)            ; 40 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |dcfifo_ffk1:auto_generated|                                                                                                                       ; 98 (25)     ; 79 (20)                   ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (5)       ; 39 (11)           ; 40 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                            |a_graycounter_fic:wrptr_g1p|                                                                                                                   ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_fic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |a_graycounter_gic:wrptr_gp|                                                                                                                    ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_gic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |a_graycounter_j47:rdptr_g1p|                                                                                                                   ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|a_graycounter_j47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |alt_synch_pipe_nc8:rs_dgwp|                                                                                                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                               |dffpipe_id9:dffpipe7|                                                                                                                       ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe7                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                            |alt_synch_pipe_oc8:ws_dgrp|                                                                                                                    ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                               |dffpipe_jd9:dffpipe10|                                                                                                                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_jd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                            |altsyncram_c811:fifo_ram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |eth_dc_reg:tx_start_dc_reg|                                                                                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |eth_avalon_txdma:eth_txdma_inst|                                                                                                                           ; 459 (368)   ; 272 (192)                 ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (176)    ; 60 (21)           ; 212 (173)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |eth_avalon_dma_fifo:data_fifo|                                                                                                                          ; 77 (0)      ; 68 (0)                    ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 34 (0)            ; 34 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                      |dcfifo:dcfifo_component|                                                                                                                             ; 77 (0)      ; 68 (0)                    ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 34 (0)            ; 34 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |dcfifo_lgk1:auto_generated|                                                                                                                       ; 77 (24)     ; 68 (20)                   ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (4)        ; 34 (16)           ; 34 (5)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |a_gray2bin_ifb:wrptr_g_gray2bin|                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_gray2bin_ifb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |a_gray2bin_ifb:ws_dgrp_gray2bin|                                                                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_gray2bin_ifb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |a_graycounter_cic:wrptr_gp|                                                                                                                    ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_graycounter_cic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                            |a_graycounter_h47:rdptr_g1p|                                                                                                                   ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|a_graycounter_h47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                            |alt_synch_pipe_kc8:rs_dgwp|                                                                                                                    ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 6 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|alt_synch_pipe_kc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                               |dffpipe_ld9:dffpipe7|                                                                                                                       ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_ld9:dffpipe7                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |alt_synch_pipe_pc8:ws_dgrp|                                                                                                                    ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|alt_synch_pipe_pc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                               |dffpipe_md9:dffpipe10|                                                                                                                      ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|alt_synch_pipe_pc8:ws_dgrp|dffpipe_md9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |altsyncram_8b11:fifo_ram|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|altsyncram_8b11:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                            |dffpipe_kd9:ws_brp|                                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|dffpipe_kd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |dffpipe_kd9:ws_bwp|                                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|dffpipe_kd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                            |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |eth_dc_reg:stat_ack_dc_reg|                                                                                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |eth_dc_reg:stat_ready_dc_reg|                                                                                                                           ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |eth_dc_reg:tx_start_dc_reg|                                                                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |eth_maccontrol:maccontrol1|                                                                                                                                   ; 272 (19)    ; 103 (5)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (14)     ; 18 (0)            ; 103 (5)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_receivecontrol:receivecontrol1|                                                                                                                        ; 159 (159)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 17 (17)           ; 66 (66)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_transmitcontrol:transmitcontrol1|                                                                                                                      ; 94 (94)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 32 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |eth_macstatus:macstatus1|                                                                                                                                     ; 65 (65)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 6 (6)             ; 14 (14)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |eth_miim:miim1|                                                                                                                                               ; 128 (50)    ; 76 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (14)      ; 30 (11)           ; 55 (23)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_clockgen:clkgen|                                                                                                                                       ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |eth_outputcontrol:outctrl|                                                                                                                                 ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_outputcontrol:outctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |eth_shiftreg:shftrg|                                                                                                                                       ; 46 (46)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 16 (16)           ; 20 (20)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |eth_registers:ethreg1|                                                                                                                                        ; 514 (232)   ; 302 (21)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (209)    ; 118 (8)           ; 186 (105)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |eth_register:COLLCONF_0|                                                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:COLLCONF_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:COLLCONF_2|                                                                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:COLLCONF_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:CTRLMODER_0|                                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:CTRLMODER_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:INT_MASK_0|                                                                                                                                   ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:INT_MASK_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:IPGR1_0|                                                                                                                                      ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:IPGR1_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_register:IPGR2_0|                                                                                                                                      ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:IPGR2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_register:IPGT_0|                                                                                                                                       ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:IPGT_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |eth_register:MAC_ADDR0_0|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MAC_ADDR0_1|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MAC_ADDR0_2|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR0_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MAC_ADDR0_3|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR0_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MAC_ADDR1_0|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR1_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MAC_ADDR1_1|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MAC_ADDR1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MIIADDRESS_0|                                                                                                                                 ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIIADDRESS_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |eth_register:MIIADDRESS_1|                                                                                                                                 ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIIADDRESS_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |eth_register:MIICOMMAND0|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIICOMMAND0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MIICOMMAND1|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIICOMMAND1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MIICOMMAND2|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIICOMMAND2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:MIIMODER_0|                                                                                                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIIMODER_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:MIIMODER_1|                                                                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIIMODER_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:MIIRX_DATA|                                                                                                                                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIIRX_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |eth_register:MIITX_DATA_0|                                                                                                                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIITX_DATA_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |eth_register:MIITX_DATA_1|                                                                                                                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MIITX_DATA_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |eth_register:MODER_0|                                                                                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MODER_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_register:MODER_1|                                                                                                                                      ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MODER_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_register:MODER_2|                                                                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:MODER_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |eth_register:PACKETLEN_0|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:PACKETLEN_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:PACKETLEN_1|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:PACKETLEN_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:PACKETLEN_2|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:PACKETLEN_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:PACKETLEN_3|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:PACKETLEN_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |eth_register:RXHASH0_0|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH0_1|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH0_2|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH0_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH0_3|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH0_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH1_0|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH1_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH1_1|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH1_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH1_2|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH1_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:RXHASH1_3|                                                                                                                                    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:RXHASH1_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |eth_register:TXCTRL_0|                                                                                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:TXCTRL_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |eth_register:TXCTRL_1|                                                                                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:TXCTRL_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |eth_register:TXCTRL_2|                                                                                                                                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:TXCTRL_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |eth_register:TX_BD_NUM_0|                                                                                                                                  ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|eth_register:TX_BD_NUM_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |eth_rxethmac:rxethmac1|                                                                                                                                       ; 278 (51)    ; 107 (40)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (11)     ; 5 (5)             ; 125 (33)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |eth_crc:crcrx|                                                                                                                                             ; 54 (54)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 32 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_crc:crcrx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |eth_rxaddrcheck:rxaddrcheck1|                                                                                                                              ; 71 (71)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 28 (28)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |eth_rxcounters:rxcounters1|                                                                                                                                ; 84 (84)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 26 (26)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |eth_rxstatem:rxstatem1|                                                                                                                                    ; 20 (20)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |eth_txethmac:txethmac1|                                                                                                                                       ; 338 (70)    ; 119 (20)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 215 (48)     ; 15 (3)            ; 108 (19)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |eth_crc:txcrc|                                                                                                                                             ; 44 (44)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 32 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_crc:txcrc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |eth_random:random1|                                                                                                                                        ; 33 (33)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 10 (10)           ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_random:random1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |eth_txcounters:txcounters1|                                                                                                                                ; 123 (123)   ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 0 (0)             ; 35 (35)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_txcounters:txcounters1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |eth_txstatem:txstatem1|                                                                                                                                    ; 69 (69)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 2 (2)             ; 12 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_txstatem:txstatem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ocm_rx_master_arbitrator:the_ocm_rx_master|                                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm_rx_master_arbitrator:the_ocm_rx_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |ocm_tx_master_arbitrator:the_ocm_tx_master|                                                                                                                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm_tx_master_arbitrator:the_ocm_tx_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |performance_counter:the_performance_counter|                                                                                                                        ; 331 (331)   ; 226 (226)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 226 (226)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |performance_counter_control_slave_arbitrator:the_performance_counter_control_slave|                                                                                 ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|                                                                                  ; 159 (0)     ; 159 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 56 (0)            ; 103 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|                                         ; 62 (62)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 62 (62)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 32 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|                                       ; 126 (126)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 55 (55)           ; 71 (71)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|                                                                 ; 70 (70)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 16 (16)           ; 39 (39)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|                                                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pll:the_pll|                                                                                                                                                        ; 41 (41)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 14 (14)           ; 26 (26)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altpllpll:the_pll|                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altpll:altpll_component|                                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altpll_mjm1:auto_generated|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |remote_update:the_remote_update|                                                                                                                                    ; 212 (0)     ; 147 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 38 (0)            ; 110 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|                                                                               ; 212 (74)    ; 147 (65)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (8)       ; 38 (32)           ; 110 (34)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|                                                                                                ; 138 (125)   ; 82 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (54)      ; 6 (6)             ; 76 (65)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_counter:cntr5|                                                                                                                                         ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_eri:auto_generated|                                                                                                                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_counter:cntr6|                                                                                                                                         ; 6 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_dri:auto_generated|                                                                                                                                ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |remote_update_s1_arbitrator:the_remote_update_s1|                                                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update_s1_arbitrator:the_remote_update_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|                                                                                                                    ; 194 (7)     ; 146 (5)                   ; 0 (0)         ; 3024        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (2)       ; 70 (0)            ; 76 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|                                                                                                       ; 68 (0)      ; 52 (0)                    ; 0 (0)         ; 976         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 23 (0)            ; 30 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 68 (0)      ; 52 (0)                    ; 0 (0)         ; 976         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 23 (0)            ; 30 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |dcfifo_euf1:auto_generated|                                                                                                                                ; 68 (21)     ; 52 (14)                   ; 0 (0)         ; 976         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (6)       ; 23 (9)            ; 30 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                                                            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_iic:wrptr_g1p|                                                                                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_iic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |a_graycounter_jic:wrptr_gp|                                                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|a_graycounter_jic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |alt_synch_pipe_qc8:rs_dgwp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|alt_synch_pipe_qc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |dffpipe_nd9:dffpipe6|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|alt_synch_pipe_qc8:rs_dgwp|dffpipe_nd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |alt_synch_pipe_rc8:ws_dgrp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|alt_synch_pipe_rc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |dffpipe_od9:dffpipe9|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|alt_synch_pipe_rc8:ws_dgrp|dffpipe_od9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_li31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 976         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|altsyncram_li31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|                                                                                                           ; 120 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 47 (0)            ; 42 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 120 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 47 (0)            ; 42 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 120 (36)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (10)      ; 47 (20)           ; 42 (3)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 2 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |slow_ddr_clock_bridge_m1_arbitrator:the_slow_ddr_clock_bridge_m1|                                                                                                   ; 165 (38)    ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (37)     ; 0 (0)             ; 65 (1)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_m1_arbitrator:the_slow_ddr_clock_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|                                      ; 127 (127)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 64 (64)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_m1_arbitrator:the_slow_ddr_clock_bridge_m1|selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|                                                                                                   ; 360 (54)    ; 146 (9)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (17)     ; 1 (1)             ; 173 (36)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|                                            ; 306 (306)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 169 (169)    ; 0 (0)             ; 137 (137)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |slow_peripheral_bridge:the_slow_peripheral_bridge|                                                                                                                  ; 195 (7)     ; 146 (5)                   ; 0 (0)         ; 2880        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (2)       ; 64 (1)            ; 82 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|                                                                                                      ; 70 (0)      ; 52 (0)                    ; 0 (0)         ; 832         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 23 (0)            ; 29 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 70 (0)      ; 52 (0)                    ; 0 (0)         ; 832         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 23 (0)            ; 29 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |dcfifo_6uf1:auto_generated|                                                                                                                                ; 70 (21)     ; 52 (14)                   ; 0 (0)         ; 832         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (7)       ; 23 (9)            ; 29 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                                                            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |a_graycounter_iic:wrptr_g1p|                                                                                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_iic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |a_graycounter_jic:wrptr_gp|                                                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|a_graycounter_jic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |alt_synch_pipe_sc8:rs_dgwp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|alt_synch_pipe_sc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_pd9:dffpipe6|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|alt_synch_pipe_sc8:rs_dgwp|dffpipe_pd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_tc8:ws_dgrp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|alt_synch_pipe_tc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_qd9:dffpipe9|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|alt_synch_pipe_tc8:ws_dgrp|dffpipe_qd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_ei31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 832         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|                                                                                                          ; 118 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 40 (0)            ; 49 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 118 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 40 (0)            ; 49 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 118 (36)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (9)       ; 40 (16)           ; 49 (3)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1|                                                                                                 ; 201 (201)   ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 57 (57)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|                                                                                                 ; 195 (11)    ; 76 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (11)     ; 0 (0)             ; 76 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|                                      ; 184 (184)   ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 76 (76)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                                                    ; 165 (165)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 24 (24)           ; 97 (97)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                                         ; 122 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 4 (0)             ; 68 (0)           ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                       ; 122 (11)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (2)       ; 4 (2)             ; 68 (7)           ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |CJQJ5354:TWMW7206|                                                                                                                                               ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|                                                                                                   ; 54 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (15)      ; 0 (0)             ; 28 (8)           ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |CJQJ5354:AJQA6937|                                                                                                                                            ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |PZMU7345:HHRH5434|                                                                                                                                               ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |VELJ8121:JDCF0099|                                                                                                                                               ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                                                  ; 126 (32)    ; 74 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (25)      ; 15 (0)            ; 59 (15)          ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_decode:instruction_decoder|                                                                                                                                     ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |decode_jri:auto_generated|                                                                                                                                       ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                                                                                      ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:BROADCAST|                                                                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRSR|                                                                                                                                                     ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_dffex:RESET|                                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_IRF:3:IRF|                                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:3:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:3:S_IRF|                                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:3:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                                                                          ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                                                                            ; 29 (29)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                            ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; top_reset_n                    ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_clkin_50                   ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_mtx_clk_pad_i_to_the_ocm   ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_mcoll_pad_i_to_the_ocm     ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_mcrs_pad_i_to_the_ocm      ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_mrx_clk_pad_i_to_the_ocm   ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_mrxdv_pad_i_to_the_ocm     ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_mrxd_pad_i_to_the_ocm[0]   ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_mrxd_pad_i_to_the_ocm[2]   ; Input    ; 0             ; 6             ; --                    ; --  ; --   ;
; top_mrxd_pad_i_to_the_ocm[3]   ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_mrxd_pad_i_to_the_ocm[1]   ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_button[3]                  ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[2]                  ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[1]                  ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[0]                  ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_mrxerr_pad_i_to_the_ocm    ; Input    ; 6             ; 6             ; --                    ; --  ; --   ;
; top_flash_cs_n                 ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_oe_n                 ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_reset_n              ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_flash_ssram_a[1]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[2]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[3]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[4]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[5]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[6]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[7]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[8]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[9]           ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[10]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[11]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[12]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[13]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[14]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[15]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[16]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[17]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[18]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[19]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[20]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[21]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[22]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[23]          ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_wr_n                 ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_led[0]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_led[1]                     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mem_addr[0]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[1]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[2]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[3]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[4]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[5]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[6]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[7]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[8]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[9]                ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[10]               ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[11]               ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[12]               ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_ba[0]                  ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_ba[1]                  ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cas_n                  ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cke                    ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cs_n                   ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_dm[0]                  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_dm[1]                  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_ras_n                  ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_we_n                   ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_ssram_adsc_n               ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[0]              ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[1]              ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[2]              ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[3]              ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bwe_n                ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_ce_n                 ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_clk                  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_ssram_oe_n                 ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_mdc_pad_o_from_the_ocm     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxd_pad_o_from_the_ocm[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxd_pad_o_from_the_ocm[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxd_pad_o_from_the_ocm[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxd_pad_o_from_the_ocm[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxen_pad_o_from_the_ocm   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mtxerr_pad_o_from_the_ocm  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_HC_ETH_RESET_N             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_flash_ssram_d[0]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[1]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[2]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[3]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[4]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[5]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[6]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[7]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[8]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[9]           ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[10]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[11]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[12]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[13]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[14]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[15]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[16]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[17]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[18]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[19]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[20]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[21]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[22]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[23]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[24]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[25]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[26]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[27]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[28]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[29]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[30]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[31]          ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_mem_clk                    ; Bidir    ; 0             ; 0             ; --                    ; 0   ; --   ;
; top_mem_clk_n                  ; Bidir    ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_dq[0]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[1]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[2]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[3]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[4]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[5]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[6]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[7]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[8]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[9]                  ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[10]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[11]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[12]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[13]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[14]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[15]                 ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dqs[0]                 ; Bidir    ; --            ; --            ; --                    ; 0   ; 0    ;
; top_mem_dqs[1]                 ; Bidir    ; --            ; --            ; --                    ; 0   ; 0    ;
; top_mdio_pad_io_to_the_ocm     ; Bidir    ; 6             ; 6             ; --                    ; --  ; --   ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; top_mtx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; top_mcoll_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|always14~30                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|RxLateCollision~33                                                                                                                                                                                                                                                   ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|RxColWindow~51                                                                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|Collision_Tx1~feeder                                                                                                                                                                                                                                                                          ; 0                 ; 6       ;
; top_mcrs_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|CarrierSense_Tx1                                                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; top_mrx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; top_mrxdv_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IncrementByteCounter~94                                                                                                                                                                                                                     ; 1                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|RxEnSync~12                                                                                                                                                                                                                                                                                   ; 0                 ; 6       ;
; top_mrxd_pad_i_to_the_ocm[0]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|MRxD_Lb[0]~36                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_crc:crcrx|CrcNext~802                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; top_mrxd_pad_i_to_the_ocm[2]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|MRxD_Lb[2]~37                                                                                                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_crc:crcrx|CrcNext~804                                                                                                                                                                                                                                              ; 1                 ; 6       ;
; top_mrxd_pad_i_to_the_ocm[3]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ResetIFGCounter~42                                                                                                                                                                                                                          ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|MRxD_Lb[3]~39                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_crc:crcrx|CrcNext~805                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; top_mrxd_pad_i_to_the_ocm[1]                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|MRxD_Lb[1]~38                                                                                                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_crc:crcrx|CrcNext~803                                                                                                                                                                                                                                              ; 0                 ; 6       ;
; top_button[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[2]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[1]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_mrxerr_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|SetInvalidSymbol~86                                                                                                                                                                                                                                                  ; 0                 ; 6       ;
; top_flash_ssram_d[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[6]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[7]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[8]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[9]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[10]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[11]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[12]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[13]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[14]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[15]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[16]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[17]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[18]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[19]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[20]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[21]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[22]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[23]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[24]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[25]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[26]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[27]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[28]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[29]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[30]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[31]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_mem_clk                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; top_mem_clk_n                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; top_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; top_mdio_pad_io_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg~2355                                                                                                                                                                                                                                              ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[8]~feeder                                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[0]~feeder                                                                                                                                                                                                                                             ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location               ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X1_Y17_N0         ; 23      ; Clock                                  ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; JTAG_X1_Y17_N0         ; 18      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0         ; 155     ; Clock                                  ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0         ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0         ; 5       ; Async. clear, Clock                    ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio|always1~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y19_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[2]~373                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y20_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[3]~372                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y19_N0      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y19_N2      ; 4       ; Clock enable, Read enable              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X20_Y20_N11         ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X18_Y26_N29         ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[20]~121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y26_N8      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X12_Y32_N3          ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result_en~132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y21_N8      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_stall~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y26_N14     ; 748     ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y33_N9          ; 4       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y23_N30     ; 31      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X15_Y26_N17         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y27_N6      ; 26      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X24_Y27_N31         ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y26_N23         ; 33      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Equal309~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y26_N20     ; 4       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y26_N4      ; 170     ; Clock enable, Read enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y26_N24     ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[0]~106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X24_Y28_N8      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|always103~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y26_N22     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ram_block1a0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y28_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X37_Y27_N13         ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|prejxdr                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X36_Y27_N3          ; 39      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y29_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y27_N12     ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~2884                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y28_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_sdr~16                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y28_N4      ; 36      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_uir~19                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y19_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~2120                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y27_N24     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X35_Y27_N27         ; 3       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y26_N12     ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y20_N22     ; 2       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y20_N16     ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y33_N8      ; 1585    ; Async. clear                           ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X18_Y19_N13         ; 7       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_dp_offset_en~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y23_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y23_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y23_N24     ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|reset_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X24_Y23_N29         ; 9       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y15_N2      ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|valid_wrreq~21                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y21_N22     ; 6       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y17_N20     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~44                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y17_N8      ; 8       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|always1~3                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y16_N0      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_counter_enable~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y21_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_winner~84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y21_N6      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always97~0                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y21_N12     ; 18      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|always8~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y3_N10      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|always8~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X30_Y16_N26     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X26_Y2_N1           ; 65      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X26_Y11_N9          ; 447     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X26_Y33_N21         ; 809     ; Async. clear, Async. load              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X47_Y9_N9           ; 1753    ; Async. clear                           ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y23_N9          ; 185     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|accepted                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X43_Y24_N19         ; 41      ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|accepted_r                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X38_Y24_N1          ; 31      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|am_writing                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X44_Y24_N1          ; 30      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|_~28                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y21_N20     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|valid_rreq                                                                                                                                                                                                                                               ; LCCOMB_X30_Y21_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|valid_wreq~12                                                                                                                                                                                                                                            ; LCCOMB_X30_Y21_N4      ; 8       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1449                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y27_N16     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1450                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y27_N2      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1451                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y25_N4      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1452                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y25_N14     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_done                                                                                                                                                                                                                                                                                                                                            ; FF_X41_Y26_N5          ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|two_hundred_counter[7]~225                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y25_N2      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]_OTERM1146                                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y24_N6      ; 30      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process0~9                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y24_N14     ; 29      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y24_N30     ; 29      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y23_N0      ; 29      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~2                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y23_N6      ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_act                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X44_Y24_N27         ; 43      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|read_req_last~49                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y24_N8      ; 18      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rfsh_done                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X44_Y26_N3          ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|row_mux_sel_last[1]~50                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X40_Y24_N6      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|always3~0                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y7_N22      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                                                                                                                  ; FF_X52_Y17_N25         ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0]                                                                                                                                                                                                                                                       ; PLL_4                  ; 1513    ; Clock                                  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1]                                                                                                                                                                                                                                                       ; PLL_4                  ; 16      ; Clock                                  ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2]                                                                                                                                                                                                                                                       ; PLL_4                  ; 196     ; Clock                                  ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3]                                                                                                                                                                                                                                                       ; PLL_4                  ; 120     ; Clock                                  ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4]                                                                                                                                                                                                                                                       ; PLL_4                  ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1~LOCKED                                                                                                                                                                                                                                                  ; PLL_4                  ; 3       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                      ; FF_X11_Y5_N17          ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]                                                                                                                                                                                                                                                                                          ; FF_X17_Y2_N7           ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                       ; FF_X16_Y1_N29          ; 52      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                        ; FF_X17_Y2_N17          ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]                                                                                                                                                                                                                                                                                        ; FF_X17_Y2_N25          ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|global_pre_clear                                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y4_N25          ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y19_N22     ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y19_N28     ; 5       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X48_Y5_N16      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                                                                                             ; FF_X49_Y5_N9           ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                                                                                                     ; FF_X16_Y4_N5           ; 879     ; Async. clear, Clock enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk                                                                                                                                                                                                                                                                                                                                               ; FF_X52_Y17_N29         ; 16      ; Clock                                  ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X29_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X38_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X36_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X38_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X36_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X16_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X20_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X23_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X29_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X11_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X18_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|Selector0~185                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y5_N4       ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out~139                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y5_N26      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|data_index_counter_synchronous_reset                                                                                                                          ; LCCOMB_X16_Y7_N0       ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|phase_index_counter_synchronous_reset                                                                                                                         ; LCCOMB_X16_Y7_N10      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector143~29                                                                                                                                     ; LCCOMB_X9_Y7_N2        ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector154~81                                                                                                                                     ; LCCOMB_X10_Y8_N14      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector8~120                                                                                                                                      ; LCCOMB_X8_Y9_N6        ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_counter_synchronous_reset~115 ; LCCOMB_X8_Y12_N30      ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|process1~2                                                                                                                                         ; LCCOMB_X9_Y12_N0       ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req                                                                                                                             ; FF_X10_Y8_N29          ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result0[4]~86                                                                                                                            ; LCCOMB_X7_Y8_N6        ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~127                                                                                                                           ; LCCOMB_X9_Y8_N2        ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|shifted_data_internal~175                                   ; LCCOMB_X15_Y8_N6       ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|internal_ram_write_request_formation~2                                                                                                                      ; LCCOMB_X15_Y8_N12      ; 9       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|delay_counter[4]~132                                                                                                                                                                                                                                   ; LCCOMB_X25_Y7_N20      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_data_valid_window_counter_synchronous_reset                                                                         ; LCCOMB_X11_Y11_N4      ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_largest_data_valid_window_formation~29                                                                              ; LCCOMB_X11_Y12_N0      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_counter_synchronous_reset                                                                                                ; LCCOMB_X10_Y11_N0      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_minus~70                                                                                                               ; LCCOMB_X12_Y11_N22     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_plus~149                                                                                                               ; LCCOMB_X12_Y11_N4      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|mimic_path_sample_request_internal~188                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N14     ; 36      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|relative_adjusted_clock_position_modulo_counter_synchronous_reset                                                                                                                                                                       ; LCCOMB_X12_Y11_N0      ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected                                                                                                                                                                                                                                                                   ; FF_X11_Y7_N1           ; 230     ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y2_N4       ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1]                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y2_N14      ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y14_N12     ; 120     ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_counter_enable~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y14_N18     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|ddr_sdram_s1_arb_winner~175                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y14_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y15_N18     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always10~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y15_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always12~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y15_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always14~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always16~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always18~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N8      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always1~3                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y12_N0      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always20~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y13_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always22~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y14_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always24~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y12_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always26~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y12_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always28~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y12_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always2~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y15_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always30~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y12_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always32~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y12_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always34~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y12_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always36~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y12_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always38~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y12_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always40~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y12_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always42~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y14_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always44~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y14_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always46~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y14_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always48~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y13_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always4~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y15_N28     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always50~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y13_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always52~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always54~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y13_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always56~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y13_N20     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always58~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y13_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always60~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y13_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always62~3                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y13_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always65~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y11_N2      ; 18      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always6~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y15_N6      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1|always8~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y15_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y28_N24     ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|use_registered                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X29_Y28_N31         ; 63      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|r_1~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y28_N16     ; 63      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always0~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y20_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always10~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y19_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always12~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y18_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always14~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N28     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always16~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y18_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always18~3                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y22_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always21~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y20_N10     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always2~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y19_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always4~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y19_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always6~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y19_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always8~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y19_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X18_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y34_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X45_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X45_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y27_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X29_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X38_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X51_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X3_Y34_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X7_Y34_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X7_Y34_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X9_Y34_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X9_Y34_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X11_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X20_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X20_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X5_Y34_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y27_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y22_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X16_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X9_Y34_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X49_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X36_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X51_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X49_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y20_N10     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X41_Y20_N0      ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|control_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y20_N18     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|period_h_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X40_Y17_N18     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|period_l_wr_strobe~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y19_N0      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|snap_strobe~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X41_Y19_N14     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X46_Y20_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~2982                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X44_Y21_N12     ; 21      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]~149                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y22_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]~150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y22_N2      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|fifo_rd~130                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y22_N16     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|ien_AE~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y17_N26     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y22_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y22_N20     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y22_N10     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y22_N28     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X43_Y22_N30     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y22_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X40_Y22_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X43_Y22_N28     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X43_Y22_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y20_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y20_N4      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y20_N16     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y20_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y20_N8      ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y20_N26     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y20_N8      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y20_N12     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y20_N24     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X46_Y20_N22     ; 22      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio|always0~109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X36_Y17_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|RegCs~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X37_Y14_N10     ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|bd_write~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X35_Y9_N22      ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|comb~502                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y14_N18     ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|comb~503                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y14_N28     ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|comb~504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X39_Y7_N10      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Decoder0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y13_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Decoder0~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y13_N2      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Decoder0~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y13_N4      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|Selector0~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y7_N22      ; 1       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y12_N2      ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X38_Y10_N6      ; 9       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|comb~110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y13_N8      ; 9       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|dff_read~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y12_N22     ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eff_read~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y12_N24     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg|q1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X39_Y13_N3          ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg|q1_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X39_Y13_N12     ; 1       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|len~296                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y10_N0      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|ptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X31_Y11_N9          ; 40      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|rx_wr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y13_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X35_Y9_N19          ; 50      ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|valid_rx_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y12_N10     ; 33      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|Selector30~148                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y8_N16      ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|Selector30~149                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y4_N24      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|comb~136                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y5_N16      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|desc[11]~266                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X36_Y4_N2       ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_clear                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y4_N26      ; 69      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y5_N6       ; 3       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X38_Y4_N1           ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q1_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y4_N22      ; 1       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X36_Y5_N5           ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X36_Y5_N22      ; 1       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X37_Y5_N15          ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q1_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y5_N4       ; 1       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X37_Y4_N13          ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X37_Y5_N1           ; 35      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|rx_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X38_Y9_N11          ; 217     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|tx_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X37_Y5_N21          ; 26      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue~226                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y10_N2      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|AssembledTimerValue~234                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y10_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|LatchedTimerValue~343                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X49_Y7_N24      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X49_Y11_N26     ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X43_Y9_N3           ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ResetByteCnt~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X39_Y6_N10      ; 9       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|always9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X43_Y9_N18      ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|LoadRxStatus                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X49_Y7_N31          ; 15      ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_macstatus:macstatus1|ShortFrame~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X46_Y7_N8       ; 1       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|InProgress                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X51_Y13_N19         ; 20      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|UpdateMIIRX_DATAReg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X51_Y13_N31         ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen|Equal0~67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X51_Y12_N26     ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen|MdcEn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X51_Y12_N2      ; 21      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_clockgen:clkgen|MdcEn_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X51_Y12_N0      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X49_Y14_N27         ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[0]~324                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X51_Y13_N2      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[8]~325                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X51_Y13_N24     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|COLLCONF_Wr[2]~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X40_Y11_N22     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|CTRLMODER_Wr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y11_N4      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|HASH0_Wr[0]~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y14_N22     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|HASH1_Wr[0]~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y14_N16     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|INT_MASK_Wr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y11_N0      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|IPGR1_Wr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y11_N16     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|IPGR2_Wr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y11_N30     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|IPGT_Wr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X41_Y11_N30     ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MAC_ADDR0_Wr[3]~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y14_N2      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MAC_ADDR1_Wr[1]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y14_N28     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MIIADDRESS_Wr[0]~28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X41_Y14_N0      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MIIMODER_Wr[0]~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y14_N24     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MIITX_DATA_Wr[0]~31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X41_Y14_N6      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|MODER_Wr[1]~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X41_Y14_N4      ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|PACKETLEN_Wr[1]~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y11_N4      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|TXCTRL_Wr[1]~40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y14_N30     ; 17      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_registers:ethreg1|TX_BD_NUM_Wr[0]~279                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y13_N30     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X47_Y9_N10      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|RxData_d~621                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X50_Y9_N16      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|RxEndFrm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X46_Y9_N3           ; 15      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|RxValid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X50_Y9_N1           ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ResetByteCounter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y7_N8       ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ResetIFGCounter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X47_Y6_N4       ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X49_Y6_N17          ; 28      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|PacketFinished_d~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X44_Y6_N26      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|always7~187                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X43_Y5_N22      ; 4       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_random:random1|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y5_N4       ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetByteCnt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X44_Y5_N14      ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y5_N10      ; 16      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StateData[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X43_Y6_N31          ; 14      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm_rx_master_arbitrator:the_ocm_rx_master|r_1~156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y12_N8      ; 60      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm_tx_master_arbitrator:the_ocm_tx_master|r_1~142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y12_N8      ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X45_Y19_N12     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X45_Y19_N24     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always3~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y19_N14     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always4~60                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y19_N10     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|global_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X45_Y19_N20     ; 197     ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                                                               ; FF_X29_Y28_N23         ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y30_N28     ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y28_N28     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_readdatavalid~14                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y28_N24     ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|r_0~493                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y32_N16     ; 63      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 2873    ; Clock                                  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 1998    ; Clock                                  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 235     ; Clock                                  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|control_reg_en~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y4_N24      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|count_done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y1_N25          ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|not_areset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y1_N3           ; 7       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y17_N4      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|readdata~3133                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y17_N6      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated|_~22                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y17_N2      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated|_~32                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y17_N26     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|rublock_clock                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y16_N6      ; 1       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w889w                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y16_N20     ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_counter_clear                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y16_N14     ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe1a_ena[0]                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y16_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_clrn~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y16_N4      ; 29      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_ena[0]                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y16_N20     ; 29      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|reset_n_sources~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y23_N8      ; 10      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y11_N20     ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|valid_wrreq~69                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y14_N24     ; 11      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y6_N2       ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~30                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y11_N18     ; 10      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_m1_arbitrator:the_slow_ddr_clock_bridge_m1|selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_slow_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|always1~3                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y13_N30     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|always129~0                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X48_Y24_N4      ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|always1~3                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X47_Y23_N30     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|slow_ddr_clock_bridge_s1_arb_winner~250                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y12_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                                                                                                       ; M9K_X33_Y18_N0         ; 47      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X37_Y18_N30     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|valid_wrreq~67                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y20_N28     ; 7       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y19_N24     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~17                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y18_N12     ; 6       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|always1~3                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X7_Y23_N30      ; 34      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|always69~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y24_N4      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X44_Y19_N6      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X44_Y19_N12     ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|control_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X45_Y19_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y17_N6      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X41_Y17_N8      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|snap_strobe~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X41_Y17_N24     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X18_Y17_N17         ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|LAFY5161[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y33_N15         ; 19      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X8_Y4_N17           ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y4_N3            ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y4_N1            ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y5_N1            ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y13_N25          ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y16_N1           ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y23_N27          ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y27_N13          ; 20      ; Clock                                  ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y33_N4      ; 17      ; Clock                                  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y4_N16       ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y16_N16     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y18_N30     ; 9       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y17_N7          ; 15      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y17_N3          ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y17_N0      ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X26_Y19_N7          ; 62      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y19_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y19_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENABLE[1]~181                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y19_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENABLE[3]~179                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y19_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y19_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|comb~94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y19_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y20_N17         ; 17      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y19_N16     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]~738                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y19_N20     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y19_N15         ; 15      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y19_N25         ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y19_N1          ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y18_N23         ; 48      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X26_Y18_N1          ; 14      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~651                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y18_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter~463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y18_N10     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_V9                 ; 76      ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; top_mrx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_F17                ; 355     ; Clock                                  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; top_mrx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_F17                ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; top_mtx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_N18                ; 2       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; top_mtx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_N18                ; 221     ; Clock                                  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_N2                 ; 2       ; Async. clear                           ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~CLKDRUSER                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X1_Y17_N0    ; 23      ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y17_N0    ; 155     ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~UPDATEUSER                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X1_Y17_N0    ; 5       ; Global Clock         ; GCLK6            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y33_N8 ; 1585    ; Global Clock         ; GCLK12           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out                                                                                                                                                                          ; FF_X47_Y9_N9      ; 1753    ; Global Clock         ; GCLK7            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] ; PLL_4             ; 1513    ; Global Clock         ; GCLK19           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] ; PLL_4             ; 16      ; Global Clock         ; GCLK18           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] ; PLL_4             ; 196     ; Global Clock         ; GCLK17           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] ; PLL_4             ; 120     ; Global Clock         ; GCLK16           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] ; PLL_4             ; 27      ; Global Clock         ; GCLK15           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk                                                                                         ; FF_X52_Y17_N29    ; 16      ; Global Clock         ; GCLK5            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                        ; PLL_1             ; 2873    ; Global Clock         ; GCLK3            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1]                                                                                                                                                                                                                                        ; PLL_1             ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                        ; PLL_1             ; 1998    ; Global Clock         ; GCLK2            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                        ; PLL_1             ; 235     ; Global Clock         ; GCLK0            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7                                                                                                                                                                                                                                                                                               ; FF_X9_Y27_N13     ; 20      ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0                                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y33_N4 ; 17      ; Global Clock         ; GCLK10           ; --                        ;
; top_mrx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_F17           ; 355     ; Global Clock         ; GCLK9            ; --                        ;
; top_mtx_clk_pad_i_to_the_ocm                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_N18           ; 221     ; Global Clock         ; GCLK8            ; --                        ;
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_N2            ; 2       ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n                                                                                                                                                                                                           ; 879     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                      ; 809     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_stall~26                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 748     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                                                ; 447     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw    ; 234     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected                                                                                                                                         ; 230     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|rx_reset                                                                                                                                                                                                                                                                                                                                                                                        ; 217     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|global_reset                                                                                                                                                                                                                                                                                                                                                                                                   ; 197     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector105~943          ; 192     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                      ; 185     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 171     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|q_b[18]                                                                                                                                                                                                                                                            ; 157     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|ocm_tx_master_granted_slow_ddr_clock_bridge_s1~133                                                                                                                                                                                                                                                                                                                                        ; 151     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[6]     ; 143     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~126 ; 134     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slave_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                        ; 133     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|slave_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                          ; 133     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Equal1~307               ; 130     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state~1010               ; 129     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1~29                                                                                                                                                                                                                                                                                                                                                                   ; 120     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|q_b[19]                                                                                                                                                                                                                                                            ; 113     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slave_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                      ; 106     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|comb~34                                                                                                                                                                                                                                                                                                                                                                                     ; 98      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_granted_cpu_ddr_clock_bridge_s1~58_Duplicate_60                                                                                                                                                                                                                                                                                                                             ; 81      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 80      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|q_b[20]                                                                                                                                                                                                                                                            ; 79      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                                                                                                                                               ; 78      ;
; top_clkin_50~input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 76      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 74      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|q_b[22]                                                                                                                                                                                                                                                            ; 74      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|ac_h_r~2                                                                                                                                                                ; 73      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                                                                                                     ; 72      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                     ; 72      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|comb~205                                                                                                                                                                                                                                                                                                                                                                                ; 70      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|master_read~148                                                                                                                                                                                                                                                                                                                                                                                          ; 70      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_clear                                                                                                                                                                                                                                                                                                                                                       ; 69      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|updated_one_count~805                                                                                                                                                                                                                                                ; 68      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                              ; 68      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|slow_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                             ; 66      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[5]     ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux|local_rdata_valid~240                                                                                                                                                                                                                   ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                                                                                    ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always3~96                                                                                                                                                                                                                                                                                                                                                                                                     ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always0~1                                                                                                                                                                                                                                                                                                                                                                                                      ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|comb~32                                                                                                                                                                                                                                                                                                                                                                                                           ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge_s1_arbitrator:the_slow_ddr_clock_bridge_s1|rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1_module:rdv_fifo_for_ocm_tx_master_to_slow_ddr_clock_bridge_s1|always1~3                                                                                                                                                                                                                                                            ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                               ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|r_1~4                                                                                                                                                                                                                                                                                                                                                                         ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|use_registered                                                                                                                                                                                                                                                                             ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|r_0~493                                                                                                                                                                                                                                                                                                                                                 ; 63      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_bht_ram.mif                 ; M9K_X22_Y33_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                            ; M9K_X22_Y25_N0, M9K_X22_Y24_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; cpu_dc_tag_ram.mif              ; M9K_X22_Y22_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                            ; M9K_X22_Y23_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                            ; M9K_X22_Y29_N0, M9K_X22_Y28_N0, M9K_X22_Y27_N0, M9K_X22_Y30_N0 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944  ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; cpu_ic_tag_ram.mif              ; M9K_X22_Y26_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_ociram_default_contents.mif ; M9K_X33_Y25_N0, M9K_X33_Y26_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_a.mif                ; M9K_X22_Y32_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_b.mif                ; M9K_X22_Y31_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 84           ; 8            ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 672   ; 8                           ; 61                          ; 8                           ; 61                          ; 488                 ; 2    ; None                            ; M9K_X22_Y18_N0, M9K_X33_Y22_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X22_Y17_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 72           ; 32           ; 72           ; yes                    ; no                      ; yes                    ; no                      ; 2304  ; 32                          ; 72                          ; 32                          ; 72                          ; 2304                ; 2    ; None                            ; M9K_X22_Y11_N0, M9K_X22_Y10_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 8            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 8                           ; 64                          ; 512                 ; 2    ; None                            ; M9K_X22_Y4_N0, M9K_X22_Y5_N0                                   ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component|altsyncram_6372:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2    ; None                            ; M9K_X33_Y10_N0, M9K_X33_Y8_N0                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component|altsyncram_6372:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2    ; None                            ; M9K_X33_Y11_N0, M9K_X33_Y9_N0                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fmk1:auto_generated|altsyncram_0e11:fifo_ram|ALTSYNCRAM                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 4    ; None                            ; M9K_X33_Y13_N0, M9K_X33_Y12_N0, M9K_X33_Y15_N0, M9K_X33_Y14_N0 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_ffk1:auto_generated|altsyncram_c811:fifo_ram|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 1152  ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1    ; None                            ; M9K_X33_Y7_N0                                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lgk1:auto_generated|altsyncram_8b11:fifo_ram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 36           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 32                          ; 36                          ; 32                          ; 36                          ; 1152                ; 1    ; None                            ; M9K_X33_Y6_N0                                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_euf1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 84           ; 16           ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 1344  ; 16                          ; 61                          ; 16                          ; 61                          ; 976                 ; 2    ; None                            ; M9K_X22_Y12_N0, M9K_X33_Y16_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_ddr_clock_bridge:the_slow_ddr_clock_bridge|slow_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X22_Y6_N0                                                  ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_6uf1:auto_generated|altsyncram_ei31:fifo_ram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 62           ; 16           ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 992   ; 16                          ; 52                          ; 16                          ; 52                          ; 832                 ; 2    ; None                            ; M9K_X33_Y18_N0, M9K_X33_Y17_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X33_Y19_N0                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X13_Y30_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X13_Y31_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 17,788 / 71,559 ( 25 % ) ;
; C16 interconnects          ; 174 / 2,597 ( 7 % )      ;
; C4 interconnects           ; 8,186 / 46,848 ( 17 % )  ;
; Direct links               ; 3,633 / 71,559 ( 5 % )   ;
; Global clocks              ; 20 / 20 ( 100 % )        ;
; Local interconnects        ; 7,638 / 24,624 ( 31 % )  ;
; R24 interconnects          ; 272 / 2,496 ( 11 % )     ;
; R4 interconnects           ; 9,320 / 62,424 ( 15 % )  ;
+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.21) ; Number of LABs  (Total = 1002) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 25                             ;
; 2                                           ; 28                             ;
; 3                                           ; 12                             ;
; 4                                           ; 20                             ;
; 5                                           ; 23                             ;
; 6                                           ; 31                             ;
; 7                                           ; 25                             ;
; 8                                           ; 17                             ;
; 9                                           ; 17                             ;
; 10                                          ; 17                             ;
; 11                                          ; 23                             ;
; 12                                          ; 25                             ;
; 13                                          ; 28                             ;
; 14                                          ; 51                             ;
; 15                                          ; 83                             ;
; 16                                          ; 577                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 1002) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 767                            ;
; 1 Clock                            ; 878                            ;
; 1 Clock enable                     ; 336                            ;
; 1 Sync. clear                      ; 50                             ;
; 1 Sync. load                       ; 57                             ;
; 2 Async. clears                    ; 23                             ;
; 2 Clock enables                    ; 130                            ;
; 2 Clocks                           ; 73                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 20.10) ; Number of LABs  (Total = 1002) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 1                              ;
; 1                                            ; 10                             ;
; 2                                            ; 24                             ;
; 3                                            ; 8                              ;
; 4                                            ; 16                             ;
; 5                                            ; 11                             ;
; 6                                            ; 7                              ;
; 7                                            ; 17                             ;
; 8                                            ; 20                             ;
; 9                                            ; 14                             ;
; 10                                           ; 16                             ;
; 11                                           ; 11                             ;
; 12                                           ; 22                             ;
; 13                                           ; 12                             ;
; 14                                           ; 22                             ;
; 15                                           ; 19                             ;
; 16                                           ; 39                             ;
; 17                                           ; 19                             ;
; 18                                           ; 45                             ;
; 19                                           ; 68                             ;
; 20                                           ; 54                             ;
; 21                                           ; 49                             ;
; 22                                           ; 73                             ;
; 23                                           ; 51                             ;
; 24                                           ; 66                             ;
; 25                                           ; 47                             ;
; 26                                           ; 51                             ;
; 27                                           ; 44                             ;
; 28                                           ; 40                             ;
; 29                                           ; 33                             ;
; 30                                           ; 24                             ;
; 31                                           ; 18                             ;
; 32                                           ; 51                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 8.23) ; Number of LABs  (Total = 1002) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 1                              ;
; 1                                               ; 48                             ;
; 2                                               ; 65                             ;
; 3                                               ; 56                             ;
; 4                                               ; 74                             ;
; 5                                               ; 64                             ;
; 6                                               ; 77                             ;
; 7                                               ; 68                             ;
; 8                                               ; 86                             ;
; 9                                               ; 89                             ;
; 10                                              ; 71                             ;
; 11                                              ; 63                             ;
; 12                                              ; 58                             ;
; 13                                              ; 45                             ;
; 14                                              ; 38                             ;
; 15                                              ; 20                             ;
; 16                                              ; 60                             ;
; 17                                              ; 6                              ;
; 18                                              ; 5                              ;
; 19                                              ; 3                              ;
; 20                                              ; 0                              ;
; 21                                              ; 0                              ;
; 22                                              ; 1                              ;
; 23                                              ; 1                              ;
; 24                                              ; 0                              ;
; 25                                              ; 0                              ;
; 26                                              ; 0                              ;
; 27                                              ; 2                              ;
; 28                                              ; 0                              ;
; 29                                              ; 0                              ;
; 30                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 16.11) ; Number of LABs  (Total = 1002) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 7                              ;
; 2                                            ; 17                             ;
; 3                                            ; 18                             ;
; 4                                            ; 40                             ;
; 5                                            ; 35                             ;
; 6                                            ; 29                             ;
; 7                                            ; 28                             ;
; 8                                            ; 22                             ;
; 9                                            ; 33                             ;
; 10                                           ; 42                             ;
; 11                                           ; 44                             ;
; 12                                           ; 53                             ;
; 13                                           ; 56                             ;
; 14                                           ; 47                             ;
; 15                                           ; 42                             ;
; 16                                           ; 38                             ;
; 17                                           ; 52                             ;
; 18                                           ; 36                             ;
; 19                                           ; 35                             ;
; 20                                           ; 33                             ;
; 21                                           ; 40                             ;
; 22                                           ; 25                             ;
; 23                                           ; 25                             ;
; 24                                           ; 19                             ;
; 25                                           ; 18                             ;
; 26                                           ; 18                             ;
; 27                                           ; 11                             ;
; 28                                           ; 21                             ;
; 29                                           ; 23                             ;
; 30                                           ; 24                             ;
; 31                                           ; 17                             ;
; 32                                           ; 19                             ;
; 33                                           ; 19                             ;
; 34                                           ; 13                             ;
; 35                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Parallel          ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; Unreserved               ;
; Data[0]                                      ; Unreserved               ;
; Data[1]/ASDO                                 ; Unreserved               ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; Unreserved               ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                           ;
+------------------------------------------------------------------+------------------------------+
; Name                                                             ; Value                        ;
+------------------------------------------------------------------+------------------------------+
; Mid Wire Use - Fit Attempt 1                                     ; 27                           ;
; Mid Slack - Fit Attempt 1                                        ; 357                          ;
; Internal Atom Count - Fit Attempt 1                              ; 18744                        ;
; LE/ALM Count - Fit Attempt 1                                     ; 12800                        ;
; LAB Count - Fit Attempt 1                                        ; 1059                         ;
; Outputs per Lab - Fit Attempt 1                                  ; 7.076                        ;
; Inputs per LAB - Fit Attempt 1                                   ; 13.563                       ;
; Global Inputs per LAB - Fit Attempt 1                            ; 1.462                        ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:960;1:96;2:3               ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:231;1:463;2:275;3:84;4:6   ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:132;1:296;2:441;3:180;4:10 ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:1058;1:1                   ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:75;1:449;2:505;3:30        ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:273;1:580;2:199;3:7        ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:411;1:575;2:72;3:1         ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:62;1:484;2:513             ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:62;1:891;2:106             ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:633;1:426                  ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:1006;1:53                  ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:1028;1:31                  ;
; LEs in Chains - Fit Attempt 1                                    ; 1370                         ;
; LEs in Long Chains - Fit Attempt 1                               ; 436                          ;
; LABs with Chains - Fit Attempt 1                                 ; 144                          ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 5                            ;
; Time - Fit Attempt 1                                             ; 62                           ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 3.751                        ;
+------------------------------------------------------------------+------------------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+--------------------------------------+--------+
; Name                                 ; Value  ;
+--------------------------------------+--------+
; Early Wire Use - Fit Attempt 1       ; 10     ;
; Early Slack - Fit Attempt 1          ; 67     ;
; Mid Wire Use - Fit Attempt 1         ; 16     ;
; Mid Slack - Fit Attempt 1            ; 1218   ;
; Late Wire Use - Fit Attempt 1        ; 17     ;
; Late Slack - Fit Attempt 1           ; 373    ;
; Peak Regional Wire - Fit Attempt 1   ; 48.703 ;
; Time - Fit Attempt 1                 ; 189    ;
; Time in fit_fsyn.dll - Fit Attempt 1 ; 8.734  ;
; Time in tsm_tan.dll - Fit Attempt 1  ; 29.544 ;
+--------------------------------------+--------+


+----------------------------------------------+
; Advanced Data - Routing                      ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Slack - Fit Attempt 1         ; 193    ;
; Early Wire Use - Fit Attempt 1      ; 16     ;
; Peak Regional Wire - Fit Attempt 1  ; 35     ;
; Mid Slack - Fit Attempt 1           ; -75    ;
; Late Slack - Fit Attempt 1          ; -75    ;
; Late Wire Use - Fit Attempt 1       ; 18     ;
; Time - Fit Attempt 1                ; 73     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 48.517 ;
+-------------------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 26 22:09:10 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c25_niosII_standard -c cycloneIII_3c25_niosII_standard
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C25F324C8 for design "cycloneIII_3c25_niosII_standard"
Info: Core supply voltage is 1.2V
Info: The high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: The low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning: Implemented PLL "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1" as Cyclone III PLL type, but with warnings
    Warning: Can't achieve requested value -72.0 degrees for clock output cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] of parameter phase shift -- achieved value of -75.0 degrees
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3] port
Info: Implemented PLL "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 149, clock division of 112, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of -90 degrees (-1879 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F324C8 is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~ALTERA_DCLK~ is reserved at location H4
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 1 pins of 137 total pins
    Info: Pin top_mtxerr_pad_o_from_the_ocm not assigned to an exact location on the device
Warning: The input ports of the PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and the PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have mismatch preventing the PLLs to be merged
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port ARESET
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASEUPDOWN
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASESTEP
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port SCANCLK
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
Info: Fitter is using the TimeQuest Timing Analyzer
Info: Reading SDC File: 'ddr_sdram_phy_ddr_timing.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 112 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -phase -90.00 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call.
Info: Reading SDC File: 'cycloneIII_3c25_niosII_standard.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: ssram_bw_n* could not be matched with a port.
    Warning: ssram_ce_n could not be matched with a port.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram* could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|* could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2 could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft* could not be matched with a register.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|* could not be matched with a keeper.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft* could not be matched with a register.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg* could not be matched with a register.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: 'pll.sdc'
Info: Reading SDC File: '../../../../../../../altera/80/ip/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|unxmaster*donex*|*data* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_registers *] -to [get_pins -nocase -compatibility_mode {*the*clock*|unxmaster*donex*|*data*}]
    Warning: Argument -to with value [get_pins -nocase -compatibility_mode {*the*clock*|unxmaster*donex*|*data*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|unxslave*requestx*|*data* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_registers *] -to [get_pins -nocase -compatibility_mode {*the*clock*|unxslave*requestx*|*data*}]
    Warning: Argument -to with value [get_pins -nocase -compatibility_mode {*the*clock*|unxslave*requestx*|*data*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|slave_address*|* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_address*|*}] -to [get_registers *]
    Warning: Argument -from with value [get_pins -nocase -compatibility_mode {*the*clock*|slave_address*|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|slave_byteenable*|* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_byteenable*|*}] -to [get_registers *]
    Warning: Argument -from with value [get_pins -nocase -compatibility_mode {*the*clock*|slave_byteenable*|*}] contains zero elements
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_6uf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_euf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_ffk1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe7|dffe8a* 
    Info: Entity dcfifo_fmk1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe7|dffe8a* 
    Info: Entity dcfifo_lgk1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe7|dffe8a* 
    Info: Entity dcfifo_tsf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_dd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_cd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_u1g1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a* 
Warning: Found combinational loop of 28 nodes
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|LJMV0916_0|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|LJMV0916_0|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:1:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:1:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:2:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:2:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:3:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:3:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:4:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:4:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:5:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:5:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:6:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:6:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:7:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:7:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:8:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:8:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:9:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:9:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:10:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:10:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:11:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:11:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:12:LJMV0916_1|dataa"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:12:LJMV0916_1|combout"
    Warning: Node "nabboc|pzdyqx_impl_inst|\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|\IAZL1155:13:LJMV0916_1|dataa"
Warning: Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937|CLIA8751[18] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_6 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_5 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_4 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_3 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_2 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_1 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_0 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg|q1 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q1 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q1 was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info: Cell: cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Warning: Clock uncertainty characteristics of the Cyclone III device family are preliminary
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 56 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:   15.033 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info:   30.066 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|scan_clk|q_clock
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_rise
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_rise
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_mimic
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_1
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_2
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_3
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_4
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_5
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_6
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_7
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_8
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_9
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_10
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_11
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_12
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_13
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_14
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_15
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_16
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_17
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_18
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_19
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_20
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_21
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_22
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_23
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_24
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_25
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_26
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_27
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_28
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_29
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_30
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_31
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_32
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_top_mem_clk_mimic_launch_clock
    Info:   10.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]
    Info:   10.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]
    Info:   16.666 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]
    Info:   25.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]
    Info:   20.000 top_clkin_50
    Info:   40.000 top_rx_clk_to_the_tse_mac
    Info:   40.000 top_tx_clk_to_the_tse_mac
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] (placed in counter C1 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] (placed in counter C0 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] (placed in counter C4 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] (placed in counter C3 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] (placed in counter C2 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0] (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] (placed in counter C3 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2] (placed in counter C4 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3] (placed in counter C2 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node top_mrx_clk_pad_i_to_the_ocm~input (placed in PIN F17 (CLK4, DIFFCLK_2p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg|q1
Info: Automatically promoted node top_mtx_clk_pad_i_to_the_ocm~input (placed in PIN N18 (CLK7, DIFFCLK_3n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node altera_internal_jtag~CLKDRUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~2
Info: Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk~25
Info: Automatically promoted node altera_internal_jtag~UPDATEUSER 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502
Info: Automatically promoted node top_reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node top_flash_reset_n~output
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ResetByteCnt~12
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|tx_reset~0
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|rx_reset~0
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~152
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~153
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~155
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~156
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~157
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~158
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_rxethmac:rxethmac1|CrcHash~159
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info: Node "top_mem_clk~input" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_clk" is constrained to location PIN U2 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[12]" is constrained to location PIN U14 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[4]" is constrained to location PIN P9 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[0]" is constrained to location PIN U4 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[8]" is constrained to location PIN U13 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[13]" is constrained to location PIN R11 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[5]" is constrained to location PIN U6 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[1]" is constrained to location PIN V4 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[9]" is constrained to location PIN U12 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[14]" is constrained to location PIN P10 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X20_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[6]" is constrained to location PIN V6 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[2]" is constrained to location PIN R8 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[10]" is constrained to location PIN U11 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[15]" is constrained to location PIN V14 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X23_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[7]" is constrained to location PIN V7 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[3]" is constrained to location PIN V5 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[11]" is constrained to location PIN V15 to improve DDIO timing
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 11 registers into blocks of type EC
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 114 registers into blocks of type I/O Output Buffer
    Extra Info: Created 63 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available
        Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  17 pins available
        Info: I/O bank number 3 uses 1.25V VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  6 pins available
        Info: I/O bank number 4 uses 1.25V VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  12 pins available
        Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  16 pins available
        Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  11 pins available
        Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  2 pins available
        Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  3 pins available
Info: altmemphy pin placement was successful
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out
        Info: Signal is critical
        Info: Signal fans out to non asynchronous inputs at node |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0. No action will be taken
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|CLR_SIGNAL
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_clrn~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|reset_n_sources~5
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|global_pre_clear
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|dff_clear
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|tx_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|not_areset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|top_reset_n~inputclkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl
        Info: Signal is critical
        Info: No synchronization register generates this signal. No action will be taken.
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|jtag_debug_mode_usr1
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|rx_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg|q1_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg|q1_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg|q1_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:tx_start_dc_reg|q1_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|IIEL2272_2
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process0~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|altera_internal_jtag~UPDATEUSERclkctrl
        Info: Signal not critical. No action is required
    Info: Found 35 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 2918 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:04:06
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "rxd_to_the_uart1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_BUSY" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DIN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_PENIRQ_N" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_DEN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_GREST" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_HD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ID_I2CDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ID_I2CSCL" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_NCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SCEN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SDA" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_DAT3" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_27MHZ" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_HS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_RESET" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_VS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_VS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_n1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_n2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_p1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_p2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_n1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_n2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_p1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_p2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D17" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D18" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D19" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D3" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p9" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk_to_offchip_video" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk_to_ssram" is assigned to location or region, but does not exist in design
    Warning: Node "top_cpu_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_flash_ssram_a[24]" is assigned to location or region, but does not exist in design
    Warning: Node "top_flash_ssram_a[25]" is assigned to location or region, but does not exist in design
    Warning: Node "top_hsmc_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_led[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_led[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_osc_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_pll_c0_out" is assigned to location or region, but does not exist in design
    Warning: Node "top_pll_c1_out" is assigned to location or region, but does not exist in design
    Warning: Node "top_reconfig_request_pio" is assigned to location or region, but does not exist in design
    Warning: Node "txd_from_the_uart1" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:05:40
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:01:02
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:08
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:03:09
Info: Fitter routing operations beginning
Info: Average interconnect usage is 14% of the available device resources
    Info: Peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info: Fitter routing operations ending: elapsed time is 00:01:13
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 16 pins must use external clamping diodes.
    Info: Pin top_flash_ssram_d[0] uses I/O standard 2.5 V at H3
    Info: Pin top_flash_ssram_d[1] uses I/O standard 2.5 V at D1
    Info: Pin top_flash_ssram_d[2] uses I/O standard 2.5 V at A8
    Info: Pin top_flash_ssram_d[3] uses I/O standard 2.5 V at B8
    Info: Pin top_flash_ssram_d[4] uses I/O standard 2.5 V at B7
    Info: Pin top_flash_ssram_d[5] uses I/O standard 2.5 V at C5
    Info: Pin top_flash_ssram_d[6] uses I/O standard 2.5 V at E8
    Info: Pin top_flash_ssram_d[7] uses I/O standard 2.5 V at A4
    Info: Pin top_flash_ssram_d[8] uses I/O standard 2.5 V at B4
    Info: Pin top_flash_ssram_d[9] uses I/O standard 2.5 V at E7
    Info: Pin top_flash_ssram_d[10] uses I/O standard 2.5 V at A3
    Info: Pin top_flash_ssram_d[11] uses I/O standard 2.5 V at B3
    Info: Pin top_flash_ssram_d[12] uses I/O standard 2.5 V at D5
    Info: Pin top_flash_ssram_d[13] uses I/O standard 2.5 V at B5
    Info: Pin top_flash_ssram_d[14] uses I/O standard 2.5 V at A5
    Info: Pin top_flash_ssram_d[15] uses I/O standard 2.5 V at B6
Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin top_mem_clk has a permanently enabled output enable
    Info: Pin top_mem_clk_n has a permanently enabled output enable
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin top_HC_ETH_RESET_N has VCC driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: group 1244174944
        Info: Type output pin top_mem_dm[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[8] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[15] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[6] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[13] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[4] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[11] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[2] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[10] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dqs[1] uses the SSTL-2 Class I I/O standard
        Info: Type output pin top_mem_dm[1] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[1] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[9] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dqs[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[7] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[14] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[5] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[12] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[3] uses the SSTL-2 Class I I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21
        Info: Type bidirectional pin top_flash_ssram_d[10] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5
        Info: Type bidirectional pin top_flash_ssram_d[26] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24
        Info: Type bidirectional pin top_flash_ssram_d[7] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8
        Info: Type bidirectional pin top_flash_ssram_d[23] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27
        Info: Type bidirectional pin top_flash_ssram_d[4] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11
        Info: Type bidirectional pin top_flash_ssram_d[20] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30
        Info: Type bidirectional pin top_flash_ssram_d[1] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14
        Info: Type bidirectional pin top_flash_ssram_d[17] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17
        Info: Type bidirectional pin top_flash_ssram_d[14] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1
        Info: Type bidirectional pin top_flash_ssram_d[30] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ocm:the_ocm|eth_ocm:the_eth_ocm|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn (inverted)
        Info: Type bidirectional pin top_mdio_pad_io_to_the_ocm uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20
        Info: Type bidirectional pin top_flash_ssram_d[11] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4
        Info: Type bidirectional pin top_flash_ssram_d[27] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: group 1191024410
        Info: Type output pin top_led[1] uses the 2.5 V I/O standard
        Info: Type output pin top_led[0] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31
        Info: Type bidirectional pin top_flash_ssram_d[0] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23
        Info: Type bidirectional pin top_flash_ssram_d[8] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15
        Info: Type bidirectional pin top_flash_ssram_d[16] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7
        Info: Type bidirectional pin top_flash_ssram_d[24] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26
        Info: Type bidirectional pin top_flash_ssram_d[5] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18
        Info: Type bidirectional pin top_flash_ssram_d[13] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10
        Info: Type bidirectional pin top_flash_ssram_d[21] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2
        Info: Type bidirectional pin top_flash_ssram_d[29] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29
        Info: Type bidirectional pin top_flash_ssram_d[2] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13
        Info: Type bidirectional pin top_flash_ssram_d[18] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16
        Info: Type bidirectional pin top_flash_ssram_d[15] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle
        Info: Type bidirectional pin top_flash_ssram_d[31] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19
        Info: Type bidirectional pin top_flash_ssram_d[12] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3
        Info: Type bidirectional pin top_flash_ssram_d[28] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22
        Info: Type bidirectional pin top_flash_ssram_d[9] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6
        Info: Type bidirectional pin top_flash_ssram_d[25] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25
        Info: Type bidirectional pin top_flash_ssram_d[6] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9
        Info: Type bidirectional pin top_flash_ssram_d[22] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28
        Info: Type bidirectional pin top_flash_ssram_d[3] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12
        Info: Type bidirectional pin top_flash_ssram_d[19] uses the 2.5 V I/O standard
Info: Generated suppressed messages file C:/Users/tore/zylin/ecosboard/ecosboard/fw/nios_standard/cycloneIII_3c25_niosII_standard.fit.smsg
Info: Parallel compilation was enabled and used an average of 1.3 processors and a maximum of 2 processors out of 2 processors allowed
    Info: 25% of process time was spent using 2 processors
    Info: 75% of process time was spent using 1 processor
Info: Quartus II Fitter was successful. 0 errors, 287 warnings
    Info: Peak virtual memory: 391 megabytes
    Info: Processing ended: Wed Nov 26 22:21:59 2008
    Info: Elapsed time: 00:12:49
    Info: Total CPU time (on all processors): 00:13:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/tore/zylin/ecosboard/ecosboard/fw/nios_standard/cycloneIII_3c25_niosII_standard.fit.smsg.


