{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426607642004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426607642004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 11:54:01 2015 " "Processing started: Tue Mar 17 11:54:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426607642004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426607642004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426607642004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426607642238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4-Lab4_B " "Found design unit 1: Lab4-Lab4_B" {  } { { "Lab4.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_rega.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_rega.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_RegA-Lab4_RegA_B " "Found design unit 1: Lab4_RegA-Lab4_RegA_B" {  } { { "Lab4_RegA.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegA.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RegA " "Found entity 1: Lab4_RegA" {  } { { "Lab4_RegA.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegA.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_regb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_regb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_RegB-Lab4_RegB_B " "Found design unit 1: Lab4_RegB-Lab4_RegB_B" {  } { { "Lab4_RegB.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegB.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RegB " "Found entity 1: Lab4_RegB" {  } { { "Lab4_RegB.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegB.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_regc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_regc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_RegC-Lab4_RegC_B " "Found design unit 1: Lab4_RegC-Lab4_RegC_B" {  } { { "Lab4_RegC.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegC.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RegC " "Found entity 1: Lab4_RegC" {  } { { "Lab4_RegC.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegC.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_regd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_regd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_RegD-Lab4_RegD_B " "Found design unit 1: Lab4_RegD-Lab4_RegD_B" {  } { { "Lab4_RegD.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegD.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RegD " "Found entity 1: Lab4_RegD" {  } { { "Lab4_RegD.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegD.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_Ctrl-Lab4_Ctrl_B " "Found design unit 1: Lab4_Ctrl-Lab4_Ctrl_B" {  } { { "Lab4_Ctrl.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Ctrl.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Ctrl " "Found entity 1: Lab4_Ctrl" {  } { { "Lab4_Ctrl.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Ctrl.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adder.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file lab4_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 One_Bit_Full_Adder-One_Bit_Full_Adder_B " "Found design unit 1: One_Bit_Full_Adder-One_Bit_Full_Adder_B" {  } { { "Lab4_Adder.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab4_Adder-Lab4_Adder_B " "Found design unit 2: Lab4_Adder-Lab4_Adder_B" {  } { { "Lab4_Adder.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Adder " "Found entity 1: One_Bit_Full_Adder" {  } { { "Lab4_Adder.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_Adder " "Found entity 2: Lab4_Adder" {  } { { "Lab4_Adder.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder.vhdl" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_rega_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_rega_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_RegA_Mux-Lab4_RegA_Mux_B " "Found design unit 1: Lab4_RegA_Mux-Lab4_RegA_Mux_B" {  } { { "Lab4_RegA_Mux.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegA_Mux.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_RegA_Mux " "Found entity 1: Lab4_RegA_Mux" {  } { { "Lab4_RegA_Mux.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegA_Mux.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adder_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_adder_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_Adder_Mux-Lab4_Adder_Mux_B " "Found design unit 1: Lab4_Adder_Mux-Lab4_Adder_Mux_B" {  } { { "Lab4_Adder_Mux.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder_Mux.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Adder_Mux " "Found entity 1: Lab4_Adder_Mux" {  } { { "Lab4_Adder_Mux.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Adder_Mux.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_ctrl_tst.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_ctrl_tst.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_Ctrl_tst-Lab4_Ctrl_tst_B " "Found design unit 1: Lab4_Ctrl_tst-Lab4_Ctrl_tst_B" {  } { { "../Lab4_Ctrl_tst.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Ctrl_tst.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Ctrl_tst " "Found entity 1: Lab4_Ctrl_tst" {  } { { "../Lab4_Ctrl_tst.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Ctrl_tst.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_shift_tst.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab4_shift_tst.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4_Shift_tst-Lab4_Shift_tst_B " "Found design unit 1: Lab4_Shift_tst-Lab4_Shift_tst_B" {  } { { "Lab4_Shift_tst.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Shift_tst.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4_Shift_tst " "Found entity 1: Lab4_Shift_tst" {  } { { "Lab4_Shift_tst.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_Shift_tst.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426607651989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426607652005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_Ctrl Lab4_Ctrl:Ctrl " "Elaborating entity \"Lab4_Ctrl\" for hierarchy \"Lab4_Ctrl:Ctrl\"" {  } { { "Lab4.vhdl" "Ctrl" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RegA Lab4_RegA:RegA " "Elaborating entity \"Lab4_RegA\" for hierarchy \"Lab4_RegA:RegA\"" {  } { { "Lab4.vhdl" "RegA" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RegB Lab4_RegB:RegB " "Elaborating entity \"Lab4_RegB\" for hierarchy \"Lab4_RegB:RegB\"" {  } { { "Lab4.vhdl" "RegB" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RegC Lab4_RegC:RegC " "Elaborating entity \"Lab4_RegC\" for hierarchy \"Lab4_RegC:RegC\"" {  } { { "Lab4.vhdl" "RegC" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RegD Lab4_RegD:RegD " "Elaborating entity \"Lab4_RegD\" for hierarchy \"Lab4_RegD:RegD\"" {  } { { "Lab4.vhdl" "RegD" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Lab4_RegD.vhdl(52) " "VHDL Process Statement warning at Lab4_RegD.vhdl(52): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_RegD.vhdl" "" { Text "F:/altera/14.1/Lab4/Lab4_RegD.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426607652021 "|Lab4_RegD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_RegA_Mux Lab4_RegA_Mux:RegA_Mux " "Elaborating entity \"Lab4_RegA_Mux\" for hierarchy \"Lab4_RegA_Mux:RegA_Mux\"" {  } { { "Lab4.vhdl" "RegA_Mux" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_Adder_Mux Lab4_Adder_Mux:Adder_Mux " "Elaborating entity \"Lab4_Adder_Mux\" for hierarchy \"Lab4_Adder_Mux:Adder_Mux\"" {  } { { "Lab4.vhdl" "Adder_Mux" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_Adder Lab4_Adder:Adder " "Elaborating entity \"Lab4_Adder\" for hierarchy \"Lab4_Adder:Adder\"" {  } { { "Lab4.vhdl" "Adder" { Text "F:/altera/14.1/Lab4/Lab4.vhdl" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Adder Lab4_Adder:Adder\|One_Bit_Full_Adder:\\Gen_Adder:0:AdderX " "Elaborating entity \"One_Bit_Full_Adder\" for hierarchy \"Lab4_Adder:Adder\|One_Bit_Full_Adder:\\Gen_Adder:0:AdderX\"" {  } { { "Lab4_Adder.vhdl" "\\Gen_Adder:0:AdderX" { Text "F:/altera/14.1/Lab4/Lab4_Adder.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426607652021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426607652677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426607653224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426607653224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426607653255 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426607653255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426607653255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426607653255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426607653271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 11:54:13 2015 " "Processing ended: Tue Mar 17 11:54:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426607653271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426607653271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426607653271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426607653271 ""}
