// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_41_25_s_HH_
#define _exp_41_25_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_mul_67ns_62nsocq.h"
#include "dut_mul_72ns_68nspcA.h"
#include "exp_41_25_s_f_x_mlbW.h"
#include "exp_41_25_s_f_x_mmb6.h"
#include "exp_41_25_s_exp_xncg.h"

namespace ap_rtl {

struct exp_41_25_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<41> > x_V;
    sc_out< sc_lv<41> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_41_25_s(sc_module_name name);
    SC_HAS_PROCESS(exp_41_25_s);

    ~exp_41_25_s();

    sc_trace_file* mVcdFile;

    exp_41_25_s_f_x_mlbW* f_x_msb_3_table_V_U;
    exp_41_25_s_f_x_mmb6* f_x_msb_2_table_V_U;
    exp_41_25_s_exp_xncg* exp_x_msb_1_table_V_U;
    dut_mul_67ns_62nsocq<1,5,67,62,129>* dut_mul_67ns_62nsocq_U44;
    dut_mul_72ns_68nspcA<1,5,72,68,140>* dut_mul_72ns_68nspcA_U45;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > f_x_msb_3_table_V_address0;
    sc_signal< sc_logic > f_x_msb_3_table_V_ce0;
    sc_signal< sc_lv<51> > f_x_msb_3_table_V_q0;
    sc_signal< sc_lv<8> > f_x_msb_2_table_V_address0;
    sc_signal< sc_logic > f_x_msb_2_table_V_ce0;
    sc_signal< sc_lv<64> > f_x_msb_2_table_V_q0;
    sc_signal< sc_lv<8> > exp_x_msb_1_table_V_address0;
    sc_signal< sc_logic > exp_x_msb_1_table_V_ce0;
    sc_signal< sc_lv<68> > exp_x_msb_1_table_V_q0;
    sc_signal< sc_lv<6> > trunc_ln103_fu_195_p1;
    sc_signal< sc_lv<6> > trunc_ln103_reg_955;
    sc_signal< sc_lv<6> > trunc_ln103_reg_955_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_s_fu_359_p3;
    sc_signal< sc_lv<1> > p_Result_s_reg_960;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_960_pp0_iter12_reg;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966_pp0_iter1_reg;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966_pp0_iter2_reg;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966_pp0_iter3_reg;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966_pp0_iter4_reg;
    sc_signal< sc_lv<7> > p_Result_s_102_reg_966_pp0_iter5_reg;
    sc_signal< sc_lv<8> > tmp_V_fu_539_p4;
    sc_signal< sc_lv<8> > tmp_V_reg_971;
    sc_signal< sc_lv<1> > or_ln489_21_fu_711_p2;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_ln489_21_reg_986_pp0_iter12_reg;
    sc_signal< sc_lv<51> > f_x_msb_3_V_reg_991;
    sc_signal< sc_lv<9> > ret_V_fu_734_p2;
    sc_signal< sc_lv<9> > ret_V_reg_996;
    sc_signal< sc_lv<9> > ret_V_reg_996_pp0_iter2_reg;
    sc_signal< sc_lv<9> > ret_V_reg_996_pp0_iter3_reg;
    sc_signal< sc_lv<9> > ret_V_reg_996_pp0_iter4_reg;
    sc_signal< sc_lv<9> > ret_V_reg_996_pp0_iter5_reg;
    sc_signal< sc_lv<9> > ret_V_reg_996_pp0_iter6_reg;
    sc_signal< sc_lv<58> > trunc_ln612_fu_740_p1;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002_pp0_iter2_reg;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002_pp0_iter3_reg;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002_pp0_iter4_reg;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002_pp0_iter5_reg;
    sc_signal< sc_lv<58> > trunc_ln612_reg_1002_pp0_iter6_reg;
    sc_signal< sc_lv<62> > p_Result_8_fu_744_p4;
    sc_signal< sc_lv<62> > p_Result_8_reg_1008;
    sc_signal< sc_lv<62> > p_Result_8_reg_1008_pp0_iter3_reg;
    sc_signal< sc_lv<62> > p_Result_8_reg_1008_pp0_iter4_reg;
    sc_signal< sc_lv<62> > p_Result_8_reg_1008_pp0_iter5_reg;
    sc_signal< sc_lv<62> > p_Result_8_reg_1008_pp0_iter6_reg;
    sc_signal< sc_lv<61> > tmp_s_reg_1023;
    sc_signal< sc_lv<72> > exp_x_msb_2_3_4_lsb_s_fu_821_p2;
    sc_signal< sc_lv<72> > exp_x_msb_2_3_4_lsb_s_reg_1033;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038_pp0_iter8_reg;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038_pp0_iter9_reg;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038_pp0_iter10_reg;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038_pp0_iter11_reg;
    sc_signal< sc_lv<68> > exp_x_msb_1_V_reg_1038_pp0_iter12_reg;
    sc_signal< sc_lv<68> > y_lo_s_V_reg_1054;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln544_fu_557_p1;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_562_p1;
    sc_signal< sc_lv<64> > zext_ln544_2_fu_788_p1;
    sc_signal< sc_lv<16> > trunc_ln339_fu_377_p1;
    sc_signal< sc_lv<1> > p_Result_99_s_fu_199_p3;
    sc_signal< sc_lv<1> > p_Result_99_1_fu_207_p3;
    sc_signal< sc_lv<1> > p_Result_99_2_fu_215_p3;
    sc_signal< sc_lv<1> > p_Result_99_3_fu_223_p3;
    sc_signal< sc_lv<1> > p_Result_99_4_fu_231_p3;
    sc_signal< sc_lv<1> > p_Result_99_5_fu_239_p3;
    sc_signal< sc_lv<1> > p_Result_99_6_fu_247_p3;
    sc_signal< sc_lv<1> > p_Result_99_7_fu_255_p3;
    sc_signal< sc_lv<1> > p_Result_99_8_fu_263_p3;
    sc_signal< sc_lv<1> > p_Result_99_9_fu_271_p3;
    sc_signal< sc_lv<1> > p_Result_99_10_fu_279_p3;
    sc_signal< sc_lv<1> > p_Result_99_11_fu_287_p3;
    sc_signal< sc_lv<1> > p_Result_99_12_fu_295_p3;
    sc_signal< sc_lv<1> > p_Result_99_13_fu_303_p3;
    sc_signal< sc_lv<1> > p_Result_99_14_fu_311_p3;
    sc_signal< sc_lv<1> > p_Result_99_15_fu_319_p3;
    sc_signal< sc_lv<1> > p_Result_99_16_fu_327_p3;
    sc_signal< sc_lv<1> > p_Result_99_17_fu_335_p3;
    sc_signal< sc_lv<1> > p_Result_99_18_fu_343_p3;
    sc_signal< sc_lv<1> > p_Result_99_19_fu_351_p3;
    sc_signal< sc_lv<1> > tmp_fu_509_p3;
    sc_signal< sc_lv<6> > p_Result_5_fu_367_p4;
    sc_signal< sc_lv<8> > tmp_V_1_fu_549_p3;
    sc_signal< sc_lv<32> > p_Result_6_fu_381_p3;
    sc_signal< sc_lv<1> > icmp_ln489_1_fu_573_p2;
    sc_signal< sc_lv<1> > icmp_ln489_fu_567_p2;
    sc_signal< sc_lv<1> > xor_ln486_fu_389_p2;
    sc_signal< sc_lv<1> > xor_ln486_1_fu_395_p2;
    sc_signal< sc_lv<1> > xor_ln486_3_fu_407_p2;
    sc_signal< sc_lv<1> > xor_ln486_4_fu_413_p2;
    sc_signal< sc_lv<1> > or_ln489_1_fu_591_p2;
    sc_signal< sc_lv<1> > xor_ln486_2_fu_401_p2;
    sc_signal< sc_lv<1> > or_ln489_2_fu_597_p2;
    sc_signal< sc_lv<1> > or_ln489_fu_585_p2;
    sc_signal< sc_lv<1> > xor_ln486_6_fu_425_p2;
    sc_signal< sc_lv<1> > xor_ln486_7_fu_431_p2;
    sc_signal< sc_lv<1> > or_ln489_4_fu_609_p2;
    sc_signal< sc_lv<1> > xor_ln486_5_fu_419_p2;
    sc_signal< sc_lv<1> > xor_ln486_9_fu_443_p2;
    sc_signal< sc_lv<1> > xor_ln486_10_fu_449_p2;
    sc_signal< sc_lv<1> > or_ln489_6_fu_621_p2;
    sc_signal< sc_lv<1> > xor_ln486_8_fu_437_p2;
    sc_signal< sc_lv<1> > or_ln489_7_fu_627_p2;
    sc_signal< sc_lv<1> > or_ln489_5_fu_615_p2;
    sc_signal< sc_lv<1> > or_ln489_8_fu_633_p2;
    sc_signal< sc_lv<1> > or_ln489_3_fu_603_p2;
    sc_signal< sc_lv<1> > xor_ln486_12_fu_461_p2;
    sc_signal< sc_lv<1> > xor_ln486_13_fu_467_p2;
    sc_signal< sc_lv<1> > or_ln489_10_fu_645_p2;
    sc_signal< sc_lv<1> > xor_ln486_11_fu_455_p2;
    sc_signal< sc_lv<1> > xor_ln486_15_fu_479_p2;
    sc_signal< sc_lv<1> > xor_ln486_16_fu_485_p2;
    sc_signal< sc_lv<1> > or_ln489_12_fu_657_p2;
    sc_signal< sc_lv<1> > xor_ln486_14_fu_473_p2;
    sc_signal< sc_lv<1> > or_ln489_13_fu_663_p2;
    sc_signal< sc_lv<1> > or_ln489_11_fu_651_p2;
    sc_signal< sc_lv<1> > xor_ln486_18_fu_497_p2;
    sc_signal< sc_lv<1> > xor_ln486_19_fu_503_p2;
    sc_signal< sc_lv<1> > or_ln489_15_fu_675_p2;
    sc_signal< sc_lv<1> > xor_ln486_17_fu_491_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_523_p2;
    sc_signal< sc_lv<1> > and_ln489_fu_579_p2;
    sc_signal< sc_lv<1> > or_ln489_17_fu_687_p2;
    sc_signal< sc_lv<1> > xor_ln486_20_fu_517_p2;
    sc_signal< sc_lv<1> > or_ln489_18_fu_693_p2;
    sc_signal< sc_lv<1> > or_ln489_16_fu_681_p2;
    sc_signal< sc_lv<1> > or_ln489_19_fu_699_p2;
    sc_signal< sc_lv<1> > or_ln489_14_fu_669_p2;
    sc_signal< sc_lv<1> > or_ln489_20_fu_705_p2;
    sc_signal< sc_lv<1> > or_ln489_9_fu_639_p2;
    sc_signal< sc_lv<6> > p_Result_9_fu_717_p4;
    sc_signal< sc_lv<9> > rhs_V_fu_731_p1;
    sc_signal< sc_lv<9> > lhs_V_fu_727_p1;
    sc_signal< sc_lv<67> > p_Result_10_fu_752_p3;
    sc_signal< sc_lv<67> > grp_fu_766_p0;
    sc_signal< sc_lv<62> > grp_fu_766_p1;
    sc_signal< sc_lv<129> > grp_fu_766_p2;
    sc_signal< sc_lv<8> > p_Result_7_fu_772_p3;
    sc_signal< sc_lv<71> > rhs_V_1_fu_796_p4;
    sc_signal< sc_lv<63> > zext_ln703_3_fu_808_p1;
    sc_signal< sc_lv<63> > zext_ln703_fu_793_p1;
    sc_signal< sc_lv<63> > add_ln703_fu_811_p2;
    sc_signal< sc_lv<72> > zext_ln703_4_fu_817_p1;
    sc_signal< sc_lv<72> > zext_ln728_fu_804_p1;
    sc_signal< sc_lv<72> > grp_fu_833_p0;
    sc_signal< sc_lv<68> > grp_fu_833_p1;
    sc_signal< sc_lv<140> > grp_fu_833_p2;
    sc_signal< sc_lv<68> > y_l_V_fu_849_p2;
    sc_signal< sc_lv<1> > xor_ln490_fu_863_p2;
    sc_signal< sc_lv<64> > select_ln490_fu_868_p3;
    sc_signal< sc_lv<64> > y_V_fu_853_p4;
    sc_signal< sc_lv<64> > p_Val2_20_fu_876_p3;
    sc_signal< sc_lv<2> > tmp_80_fu_893_p4;
    sc_signal< sc_lv<2> > tmp_79_fu_883_p4;
    sc_signal< sc_lv<2> > or_ln852_fu_903_p2;
    sc_signal< sc_lv<4> > tmp_81_fu_915_p4;
    sc_signal< sc_lv<1> > icmp_ln852_1_fu_925_p2;
    sc_signal< sc_lv<1> > icmp_ln852_fu_909_p2;
    sc_signal< sc_lv<1> > or_ln852_1_fu_931_p2;
    sc_signal< sc_lv<41> > tmp_59_fu_937_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to12;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<129> > grp_fu_766_p00;
    sc_signal< sc_lv<129> > grp_fu_766_p10;
    sc_signal< sc_lv<140> > grp_fu_833_p00;
    sc_signal< sc_lv<140> > grp_fu_833_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2E42FEF9;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_8B;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<41> ap_const_lv41_FFFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_fu_811_p2();
    void thread_and_ln489_fu_579_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to12();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_exp_x_msb_1_table_V_address0();
    void thread_exp_x_msb_1_table_V_ce0();
    void thread_exp_x_msb_2_3_4_lsb_s_fu_821_p2();
    void thread_f_x_msb_2_table_V_address0();
    void thread_f_x_msb_2_table_V_ce0();
    void thread_f_x_msb_3_table_V_address0();
    void thread_f_x_msb_3_table_V_ce0();
    void thread_grp_fu_766_p0();
    void thread_grp_fu_766_p00();
    void thread_grp_fu_766_p1();
    void thread_grp_fu_766_p10();
    void thread_grp_fu_833_p0();
    void thread_grp_fu_833_p00();
    void thread_grp_fu_833_p1();
    void thread_grp_fu_833_p10();
    void thread_icmp_ln1494_fu_523_p2();
    void thread_icmp_ln489_1_fu_573_p2();
    void thread_icmp_ln489_fu_567_p2();
    void thread_icmp_ln852_1_fu_925_p2();
    void thread_icmp_ln852_fu_909_p2();
    void thread_lhs_V_fu_727_p1();
    void thread_or_ln489_10_fu_645_p2();
    void thread_or_ln489_11_fu_651_p2();
    void thread_or_ln489_12_fu_657_p2();
    void thread_or_ln489_13_fu_663_p2();
    void thread_or_ln489_14_fu_669_p2();
    void thread_or_ln489_15_fu_675_p2();
    void thread_or_ln489_16_fu_681_p2();
    void thread_or_ln489_17_fu_687_p2();
    void thread_or_ln489_18_fu_693_p2();
    void thread_or_ln489_19_fu_699_p2();
    void thread_or_ln489_1_fu_591_p2();
    void thread_or_ln489_20_fu_705_p2();
    void thread_or_ln489_21_fu_711_p2();
    void thread_or_ln489_2_fu_597_p2();
    void thread_or_ln489_3_fu_603_p2();
    void thread_or_ln489_4_fu_609_p2();
    void thread_or_ln489_5_fu_615_p2();
    void thread_or_ln489_6_fu_621_p2();
    void thread_or_ln489_7_fu_627_p2();
    void thread_or_ln489_8_fu_633_p2();
    void thread_or_ln489_9_fu_639_p2();
    void thread_or_ln489_fu_585_p2();
    void thread_or_ln852_1_fu_931_p2();
    void thread_or_ln852_fu_903_p2();
    void thread_p_Result_10_fu_752_p3();
    void thread_p_Result_5_fu_367_p4();
    void thread_p_Result_6_fu_381_p3();
    void thread_p_Result_7_fu_772_p3();
    void thread_p_Result_8_fu_744_p4();
    void thread_p_Result_99_10_fu_279_p3();
    void thread_p_Result_99_11_fu_287_p3();
    void thread_p_Result_99_12_fu_295_p3();
    void thread_p_Result_99_13_fu_303_p3();
    void thread_p_Result_99_14_fu_311_p3();
    void thread_p_Result_99_15_fu_319_p3();
    void thread_p_Result_99_16_fu_327_p3();
    void thread_p_Result_99_17_fu_335_p3();
    void thread_p_Result_99_18_fu_343_p3();
    void thread_p_Result_99_19_fu_351_p3();
    void thread_p_Result_99_1_fu_207_p3();
    void thread_p_Result_99_2_fu_215_p3();
    void thread_p_Result_99_3_fu_223_p3();
    void thread_p_Result_99_4_fu_231_p3();
    void thread_p_Result_99_5_fu_239_p3();
    void thread_p_Result_99_6_fu_247_p3();
    void thread_p_Result_99_7_fu_255_p3();
    void thread_p_Result_99_8_fu_263_p3();
    void thread_p_Result_99_9_fu_271_p3();
    void thread_p_Result_99_s_fu_199_p3();
    void thread_p_Result_9_fu_717_p4();
    void thread_p_Result_s_fu_359_p3();
    void thread_p_Val2_20_fu_876_p3();
    void thread_ret_V_fu_734_p2();
    void thread_rhs_V_1_fu_796_p4();
    void thread_rhs_V_fu_731_p1();
    void thread_select_ln490_fu_868_p3();
    void thread_tmp_59_fu_937_p4();
    void thread_tmp_79_fu_883_p4();
    void thread_tmp_80_fu_893_p4();
    void thread_tmp_81_fu_915_p4();
    void thread_tmp_V_1_fu_549_p3();
    void thread_tmp_V_fu_539_p4();
    void thread_tmp_fu_509_p3();
    void thread_trunc_ln103_fu_195_p1();
    void thread_trunc_ln339_fu_377_p1();
    void thread_trunc_ln612_fu_740_p1();
    void thread_xor_ln486_10_fu_449_p2();
    void thread_xor_ln486_11_fu_455_p2();
    void thread_xor_ln486_12_fu_461_p2();
    void thread_xor_ln486_13_fu_467_p2();
    void thread_xor_ln486_14_fu_473_p2();
    void thread_xor_ln486_15_fu_479_p2();
    void thread_xor_ln486_16_fu_485_p2();
    void thread_xor_ln486_17_fu_491_p2();
    void thread_xor_ln486_18_fu_497_p2();
    void thread_xor_ln486_19_fu_503_p2();
    void thread_xor_ln486_1_fu_395_p2();
    void thread_xor_ln486_20_fu_517_p2();
    void thread_xor_ln486_2_fu_401_p2();
    void thread_xor_ln486_3_fu_407_p2();
    void thread_xor_ln486_4_fu_413_p2();
    void thread_xor_ln486_5_fu_419_p2();
    void thread_xor_ln486_6_fu_425_p2();
    void thread_xor_ln486_7_fu_431_p2();
    void thread_xor_ln486_8_fu_437_p2();
    void thread_xor_ln486_9_fu_443_p2();
    void thread_xor_ln486_fu_389_p2();
    void thread_xor_ln490_fu_863_p2();
    void thread_y_V_fu_853_p4();
    void thread_y_l_V_fu_849_p2();
    void thread_zext_ln544_1_fu_562_p1();
    void thread_zext_ln544_2_fu_788_p1();
    void thread_zext_ln544_fu_557_p1();
    void thread_zext_ln703_3_fu_808_p1();
    void thread_zext_ln703_4_fu_817_p1();
    void thread_zext_ln703_fu_793_p1();
    void thread_zext_ln728_fu_804_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
