// Seed: 646135427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  bit
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  assign module_1.id_4 = 0;
  always @(id_7) begin : LABEL_0
    id_17 <= id_3;
    wait (id_10);
  end
  wire id_23;
  always @* release id_22;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7
);
  struct packed {logic id_9;} id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
endmodule
