Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 725D34ED0D3
	for <lists+qemu-devel@lfdr.de>; Thu, 31 Mar 2022 02:26:06 +0200 (CEST)
Received: from localhost ([::1]:46480 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1nZidZ-0003YE-Bs
	for lists+qemu-devel@lfdr.de; Wed, 30 Mar 2022 20:26:05 -0400
Received: from eggs.gnu.org ([209.51.188.92]:36236)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1nZiQN-0001Qz-Gy; Wed, 30 Mar 2022 20:12:27 -0400
Received: from [2607:f8b0:4864:20::d36] (port=43642
 helo=mail-io1-xd36.google.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1nZiQL-0007Cj-S7; Wed, 30 Mar 2022 20:12:27 -0400
Received: by mail-io1-xd36.google.com with SMTP id 125so26794761iov.10;
 Wed, 30 Mar 2022 17:12:25 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=JN1dXsM4+Z830jWO9bYcia6poDHQjJldQJbzXlWjlv0=;
 b=F4pTZWMG0+XW5nK6+ftuTyRqEg/M6SI3xXwc8iLfYVtATUVV7ZKHSP7Y0MKBgDzmmO
 dwNRSbSGHl0e81gXVWhm6f9C7lGiRBF2//hhvIfJ3gtGWPVAiGYMkf0AcTcDB5OdFB9q
 pe3vnVnKGuKvBukcDxuKLZzslKg5GmxFwvbeUBcU+Dkc852k4m5EUZqfVTR0Ylkl4CTB
 ynDy/H8V6AUfHSoSoQ21i4tUonkMhGLfZmn3uLGDfaRxLUn4HAPfT5upeHKKQr5ed9AZ
 3AWJrrnM4WHG8hYxiQbq5vPy+qqEriovrcGJq/gXxjYTeF7p4OuU04x0YOZZxhfVuR+6
 QjVA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=JN1dXsM4+Z830jWO9bYcia6poDHQjJldQJbzXlWjlv0=;
 b=PrrjZDWeu1gIkFyRu3LSigoSZzjH/ikmFbVkDGLw3dYiaZerRIwkBaP1NuMAV5+d3r
 BfHsZ4cmab3bHyGKA+5X/fTKoCYzl4nG1TsQ9kGE6SvJPlnxiGjyRQrqaza0QSRZUZtP
 o66IY4qVpEGNDA84veTx37D24j7i+do8XsmmsEI65N3t9hce1torqMV3z2ubsjCo//Pz
 ruYyM8wFi5yrcT/sQiX0ID4W1DiNyLf7HldyUvj36tLayniW8tVRFklIGX5IkYe1eJm8
 bZuq5I1EfQGnL/Rgqf0GGoR3py1fXbgMPrXo+qKlyTXZJDVrSRBw61SiQcLvrtaae9p9
 BOuA==
X-Gm-Message-State: AOAM5332Mt5CiciKYdDbrGXRmD3yIQXnKl2j0tf9ZFlfUiTV7x3M/TIu
 CakLw4R66Lf6MwXgM/HXbiQLbgyC2JaW5ua4fsc=
X-Google-Smtp-Source: ABdhPJxIgc4/FpU2tHna+ZzAYMB3TfAwmHxkh80cVK0Pj6Mbqe8pdITYjUuFh/HfSG96Y0J2mBwuLl2Veu/lT99ZFYI=
X-Received: by 2002:a05:6638:24c1:b0:323:61fc:a5c0 with SMTP id
 y1-20020a05663824c100b0032361fca5c0mr1461559jat.267.1648685544485; Wed, 30
 Mar 2022 17:12:24 -0700 (PDT)
MIME-Version: 1.0
References: <164863587444.17401.9965527486691250478-0@git.sr.ht>
 <937de10f-be69-247b-562f-be34c17ca945@iscas.ac.cn>
In-Reply-To: <937de10f-be69-247b-562f-be34c17ca945@iscas.ac.cn>
From: Alistair Francis <alistair23@gmail.com>
Date: Thu, 31 Mar 2022 10:11:58 +1000
Message-ID: <CAKmqyKPtyKub=MChc_C7JpoXP7+bBwTSX_c4WhuRXaoWwWjehg@mail.gmail.com>
Subject: Re: [PATCH qemu v7 00/14] Add tail agnostic behavior for rvv
 instructions
To: Weiwei Li <liweiwei@iscas.ac.cn>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-Host-Lookup-Failed: Reverse DNS lookup failed for 2607:f8b0:4864:20::d36
 (failed)
Received-SPF: pass client-ip=2607:f8b0:4864:20::d36;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd36.google.com
X-Spam_score_int: -3
X-Spam_score: -0.4
X-Spam_bar: /
X-Spam_report: (-0.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, PDS_HP_HELO_NORDNS=0.659,
 RCVD_IN_DNSWL_NONE=-0.0001, RDNS_NONE=0.793, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=no autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Frank Chang <frank.chang@sifive.com>, eop Chen <eop.chen@sifive.com>,
 Bin Meng <bin.meng@windriver.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 ~eopxd <yueh.ting.chen@gmail.com>, Alistair Francis <alistair.francis@wdc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Wed, Mar 30, 2022 at 10:52 PM Weiwei Li <liweiwei@iscas.ac.cn> wrote:
>
>
> =E5=9C=A8 2022/3/30 =E4=B8=8B=E5=8D=886:24, ~eopxd =E5=86=99=E9=81=93:
> > According to v-spec, tail agnostic behavior can be either kept as
> > undisturbed or set elements' bits to all 1s. To distinguish the
> > difference of tail policies, QEMU should be able to simulate the tail
> > agnostic behavior as "set tail elements' bits to all 1s". An option
> > 'rvv_ta_all_1s' is added to enable the behavior, it is default as
> > disabled.
> >
> > There are multiple possibility for agnostic elements according to
> > v-spec. The main intent of this patch-set tries to add option that
> > can distinguish between tail policies. Setting agnostic elements to
> > all 1s makes things simple and allow QEMU to express this.
> >
> > We may explore other possibility of agnostic behavior by adding
> > other options in the future. Please understand that this patch-set
> > is limited.
> >
> > v2 updates:
> > - Addressed comments from Weiwei Li
> > - Added commit tail agnostic on load / store instructions (which
> >     I forgot to include into the patch-set)
> >
> > v3 updates:
> > - Missed the very 1st commit, adding it back
> >
> > v4 updates:
> > - Renamed vlmax to total_elems
> > - Deal with tail element when vl_eq_vlmax =3D=3D true
> >
> > v5 updates:
> > - Let `vext_get_total_elems` take `desc` and `esz`
> > - Utilize `simd_maxsz(desc)` to get `vlenb`
> > - Fix alignments to code
> >
> > v6 updates:
> > - Fix `vext_get_total_elems`
> >
> > v7 updates:
> > - Reuse `max_elems` for vector load / store helper functions. The
> >     translation sets desc's `lmul` to `min(1, lmul)`, making
> > `vext_max_elems`
> >     equivalent to `vext_get_total_elems`.
> >
> > eopXD (14):
> >    target/riscv: rvv: Prune redundant ESZ, DSZ parameter passed
> >    target/riscv: rvv: Rename ambiguous esz
> >    target/riscv: rvv: Early exit when vstart >=3D vl
> >    target/riscv: rvv: Add tail agnostic for vv instructions
> >    target/riscv: rvv: Add tail agnostic for vector load / store
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
> >    target/riscv: rvv: Add tail agnostic for vector integer shift
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vector integer comparison
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vector integer merge and mo=
ve
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vector floating-point
> >      instructions
> >    target/riscv: rvv: Add tail agnostic for vector reduction instructio=
ns
> >    target/riscv: rvv: Add tail agnostic for vector mask instructions
> >    target/riscv: rvv: Add tail agnostic for vector permutation
> >      instructions
> >
> >   target/riscv/cpu.c                      |    1 +
> >   target/riscv/cpu.h                      |    2 +
> >   target/riscv/cpu_helper.c               |    2 +
> >   target/riscv/insn_trans/trans_rvv.c.inc |  164 +++
> >   target/riscv/internals.h                |    5 +-
> >   target/riscv/translate.c                |    2 +
> >   target/riscv/vector_helper.c            | 1562 ++++++++++++++--------=
-
> >   7 files changed, 1121 insertions(+), 617 deletions(-)
> >
> The patchset looks good to me.

Do you want to add a reviewed-by or acked-by tag?

Alistair

>
> Regards,
>
> Weiwei Li
>
>

