{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 21:36:24 2010 " "Info: Processing started: Mon May 03 21:36:24 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_tple -c top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usb_tple -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/adress_counter.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/adress_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adress_counter-RTL " "Info: Found design unit 1: adress_counter-RTL" {  } { { "../src/VHDL/adress_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/adress_counter.vhdl" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adress_counter " "Info: Found entity 1: adress_counter" {  } { { "../src/VHDL/adress_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/adress_counter.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/mega_connector.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/mega_connector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mega_connector-RTL " "Info: Found design unit 1: mega_connector-RTL" {  } { { "../src/VHDL/mega_connector.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/mega_connector.vhdl" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mega_connector " "Info: Found entity 1: mega_connector" {  } { { "../src/VHDL/mega_connector.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/mega_connector.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/time_counter.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/time_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_counter-RTL " "Info: Found design unit 1: time_counter-RTL" {  } { { "../src/VHDL/time_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/time_counter.vhdl" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Info: Found entity 1: time_counter" {  } { { "../src/VHDL/time_counter.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/time_counter.vhdl" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"begin\", or a declaration statement top.vhdl(57) " "Error (10500): VHDL syntax error at top.vhdl(57) near text \"end\";  expecting \"begin\", or a declaration statement" {  } { { "../src/VHDL/top.vhdl" "" { Text "C:/Users/andz/Desktop/sta_SVN/PLD_Firmware/src/VHDL/top.vhdl" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andz/desktop/sta_svn/pld_firmware/src/vhdl/top.vhdl 0 0 " "Info: Found 0 design units, including 0 entities, in source file /users/andz/desktop/sta_svn/pld_firmware/src/vhdl/top.vhdl" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Error: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 03 21:36:35 2010 " "Error: Processing ended: Mon May 03 21:36:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Error: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
