FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * timer.h:  Definitions for the timer chips on the Sparc.
 *
 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
 */


#ifndef _SPARC_TIMER_H
#define _SPARC_TIMER_H

#include <linux/clocksource.h>
#include <linux/irqreturn.h>

#include <asm-generic/percpu.h>

#include <asm/cpu_type.h>  /* For SUN4M_NCPUS */

#define SBUS_CLOCK_RATE   2000000 /* 2MHz */
/* bench 3952.2.0 8bd7a0480ae0 */
/* bench 3952.2.1 2c0d47071392 */
/* bench 3952.2.2 585b6d77b9fe */
/* bench 3952.2.3 e3400c21e82c */
#define TIMER_LIMIT_BIT   (1 << 31)  /* Bit 31 in Counter-Timer register */

/* The counter timer register has the value offset by 9 bits.
 * From sun4m manual:
 * When a counter reaches the value in the corresponding limit register,
 * the Limit bit is set and the counter is set to 500 nS (i.e. 0x00000200).
 *
 * To compensate for this add one to the value.
 */
static inline unsigned int timer_value(unsigned int value)
{
	return (value + 1) << TIMER_VALUE_SHIFT;
}
/* bench 22955.3.0 771cd10a56f4 */
/* bench 22955.3.1 ad969285b2ab */
/* bench 22955.3.2 3bb6aeec1375 */
/* bench 22955.3.3 1b4cc18d3cb7 */
/* bench 22955.3.4 fd4214e3b6b0 */
/* bench 22955.3.5 2defde1ee647 */
/* bench 22955.3.6 a258a5821e60 */
/* bench 22955.3.7 1d57484e0970 */
/* bench 22955.3.8 fe5affb81ab0 */
/* bench 22955.3.9 247f598f4652 */
/* bench 22955.3.10 8e221af27060 */
/* bench 22955.3.11 65044e3af11e */
/* bench 22955.3.12 ac296371df99 */
/* bench 22955.3.13 afaa087325e4 */
/* bench 22955.3.14 bd249a981631 */
/* bench 22955.3.15 a931c253681a */
/* bench 22955.3.16 a3306a38cbe5 */
/* bench 22955.3.17 3f594f1d52c5 */

extern volatile u32 __iomem *master_l10_counter;

irqreturn_t notrace timer_interrupt(int dummy, void *dev_id);
/* bench 14813.2.0 1a55d156b698 */
/* bench 14813.2.1 694abacb2c61 */
/* bench 14813.2.2 d96ecb33e550 */
/* bench 14813.2.3 24fceaf11edd */
/* bench 14813.2.4 cd2f54e42871 */
/* bench 14813.2.5 d67268b677dd */
/* bench 14813.2.6 4a694dc779b8 */
/* bench 14813.2.7 86cf4e9060c2 */
/* bench 14813.2.8 2f8f817b4e86 */
void register_percpu_ce(int cpu);
#endif

#endif /* !(_SPARC_TIMER_H) */
