
infineon_xmc4500_power2display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008758  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .eh_frame     00000000  08008758  0c008758  00010758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  10000000  10000000  00020000  2**0
                  ALLOC
  3 .data         00000168  20000000  0c008758  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000238  20000168  0c0088c0  00018168  2**2
                  ALLOC
  5 .no_init      00000014  2000ffc0  2000ffc0  0001ffc0  2**2
                  ALLOC
  6 .debug_aranges 00000da0  00000000  00000000  00018168  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001678c  00000000  00000000  00018f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000296e  00000000  00000000  0002f694  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005f00  00000000  00000000  00032002  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004408  00000000  00000000  00037f04  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00008b43  00000000  00000000  0003c30c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00007829  00000000  00000000  00044e4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c18  00000000  00000000  0004c678  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000c06  00000000  00000000  0004d290  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	3d 36 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     =6..............
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 11 36 00 08 b1 02 00 08 b1 02 00 08     .....6..........
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 81 2f 00 08     ............./..
 80001ac:	71 2f 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     q/..............
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    Entry   GPDMA1_0_IRQHandler         /* Handler name for SR GPDMA1_0  */
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
/* ================== START OF VECTOR ROUTINES ============================= */

	.align	1
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
    .thumb
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c008758 	.word	0x0c008758
 800024c:	20000000 	.word	0x20000000
 8000250:	00000168 	.word	0x00000168
 8000254:	0c0088c0 	.word	0x0c0088c0
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c008758 	.word	0x0c008758
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c008758 	.word	0x0c008758
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000168 	.word	0x20000168
 800027c:	00000238 	.word	0x00000238
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
    Entry   GPDMA1_0_IRQHandler         /* Handler name for SR GPDMA1_0  */
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

 8000290:	10000800 	.word	0x10000800
/* ================== START OF VECTOR ROUTINES ============================= */

	.align	1
 8000294:	080002b5 	.word	0x080002b5
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 80002a8:	08004249 	.word	0x08004249
    blx  r0
#endif

    ldr  r0, =main
 80002ac:	08003789 	.word	0x08003789

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80002b4:	b598      	push	{r3, r4, r7, lr}
 80002b6:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <SystemInit+0x1c>)
 80002ba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002be:	4614      	mov	r4, r2
 80002c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002c6:	f002 fef5 	bl	80030b4 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80002ca:	f002 ff5d 	bl	8003188 <SystemCoreClockSetup>
}
 80002ce:	bd98      	pop	{r3, r4, r7, pc}
 80002d0:	2000ffc4 	.word	0x2000ffc4

080002d4 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002da:	4b2f      	ldr	r3, [pc, #188]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 80002dc:	68db      	ldr	r3, [r3, #12]
 80002de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d03e      	beq.n	8000364 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002e6:	4b2d      	ldr	r3, [pc, #180]	; (800039c <SystemCoreClockUpdate+0xc8>)
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d002      	beq.n	80002f8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002f2:	4b2b      	ldr	r3, [pc, #172]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 80002f4:	60fb      	str	r3, [r7, #12]
 80002f6:	e002      	b.n	80002fe <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002f8:	f002 ff3c 	bl	8003174 <OSCHP_GetFrequency>
 80002fc:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002fe:	4b27      	ldr	r3, [pc, #156]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f003 0304 	and.w	r3, r3, #4
 8000306:	2b00      	cmp	r3, #0
 8000308:	d020      	beq.n	800034c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800030a:	4b24      	ldr	r3, [pc, #144]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000312:	0e1b      	lsrs	r3, r3, #24
 8000314:	3301      	adds	r3, #1
 8000316:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000318:	4b20      	ldr	r3, [pc, #128]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	3301      	adds	r3, #1
 8000324:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000326:	4b1d      	ldr	r3, [pc, #116]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	3301      	adds	r3, #1
 8000332:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000334:	68bb      	ldr	r3, [r7, #8]
 8000336:	683a      	ldr	r2, [r7, #0]
 8000338:	fb02 f303 	mul.w	r3, r2, r3
 800033c:	68fa      	ldr	r2, [r7, #12]
 800033e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	fb02 f303 	mul.w	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e00d      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 800034c:	4b13      	ldr	r3, [pc, #76]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000354:	3301      	adds	r3, #1
 8000356:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	e001      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000364:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 8000366:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000368:	4b0b      	ldr	r3, [pc, #44]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	3301      	adds	r3, #1
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	fbb2 f3f3 	udiv	r3, r2, r3
 8000376:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000378:	4b07      	ldr	r3, [pc, #28]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800037a:	691b      	ldr	r3, [r3, #16]
 800037c:	f003 0301 	and.w	r3, r3, #1
 8000380:	3301      	adds	r3, #1
 8000382:	68fa      	ldr	r2, [r7, #12]
 8000384:	fbb2 f3f3 	udiv	r3, r2, r3
 8000388:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800038a:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <SystemCoreClockUpdate+0xd0>)
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	6013      	str	r3, [r2, #0]
}
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	50004600 	.word	0x50004600
 800039c:	50004710 	.word	0x50004710
 80003a0:	016e3600 	.word	0x016e3600
 80003a4:	2000ffc0 	.word	0x2000ffc0

080003a8 <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80003b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	bf14      	ite	ne
 80003be:	2301      	movne	r3, #1
 80003c0:	2300      	moveq	r3, #0
 80003c2:	b2db      	uxtb	r3, r3
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80003de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf14      	ite	ne
 80003e6:	2301      	movne	r3, #1
 80003e8:	2300      	moveq	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	370c      	adds	r7, #12
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr

080003f8 <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8000404:	4618      	mov	r0, r3
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr

08000410 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
 8000418:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	431a      	orrs	r2, r3
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr

08000430 <ssd1306_Reset>:
// Screen object
SSD1306_t SSD1306;

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr

0800043c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	4603      	mov	r3, r0
 8000444:	71fb      	strb	r3, [r7, #7]
	XMC_I2C_CH_MasterStart(SSD1306.channel, SSD1306_I2C_ADDR, XMC_I2C_CH_CMD_WRITE);
 8000446:	4b27      	ldr	r3, [pc, #156]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000448:	689b      	ldr	r3, [r3, #8]
 800044a:	4618      	mov	r0, r3
 800044c:	2178      	movs	r1, #120	; 0x78
 800044e:	2200      	movs	r2, #0
 8000450:	f001 f916 	bl	8001680 <XMC_I2C_CH_MasterStart>
	while ((XMC_I2C_CH_GetStatusFlag(SSD1306.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) __NOP();
 8000454:	e000      	b.n	8000458 <ssd1306_WriteCommand+0x1c>
 8000456:	bf00      	nop
 8000458:	4b22      	ldr	r3, [pc, #136]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	4618      	mov	r0, r3
 800045e:	f7ff ffcb 	bl	80003f8 <XMC_I2C_CH_GetStatusFlag>
 8000462:	4603      	mov	r3, r0
 8000464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000468:	2b00      	cmp	r3, #0
 800046a:	d0f4      	beq.n	8000456 <ssd1306_WriteCommand+0x1a>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 800046c:	4b1d      	ldr	r3, [pc, #116]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	4618      	mov	r0, r3
 8000472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000476:	f7ff ffcb 	bl	8000410 <XMC_I2C_CH_ClearStatusFlag>

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800047a:	e000      	b.n	800047e <ssd1306_WriteCommand+0x42>
 800047c:	bf00      	nop
 800047e:	4b19      	ldr	r3, [pc, #100]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000480:	689b      	ldr	r3, [r3, #8]
 8000482:	4618      	mov	r0, r3
 8000484:	f7ff ff90 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 8000488:	4603      	mov	r3, r0
 800048a:	2b00      	cmp	r3, #0
 800048c:	d1f6      	bne.n	800047c <ssd1306_WriteCommand+0x40>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x00);
 800048e:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	4618      	mov	r0, r3
 8000494:	2100      	movs	r1, #0
 8000496:	f001 f94d 	bl	8001734 <XMC_I2C_CH_MasterTransmit>
	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800049a:	e000      	b.n	800049e <ssd1306_WriteCommand+0x62>
 800049c:	bf00      	nop
 800049e:	4b11      	ldr	r3, [pc, #68]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	4618      	mov	r0, r3
 80004a4:	f7ff ff80 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d1f6      	bne.n	800049c <ssd1306_WriteCommand+0x60>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, byte);
 80004ae:	4b0d      	ldr	r3, [pc, #52]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004b0:	689a      	ldr	r2, [r3, #8]
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	4610      	mov	r0, r2
 80004b6:	4619      	mov	r1, r3
 80004b8:	f001 f93c 	bl	8001734 <XMC_I2C_CH_MasterTransmit>
	while (!XMC_USIC_CH_TXFIFO_IsEmpty(SSD1306.channel));
 80004bc:	bf00      	nop
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004c0:	689b      	ldr	r3, [r3, #8]
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff84 	bl	80003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>
 80004c8:	4603      	mov	r3, r0
 80004ca:	f083 0301 	eor.w	r3, r3, #1
 80004ce:	b2db      	uxtb	r3, r3
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d1f4      	bne.n	80004be <ssd1306_WriteCommand+0x82>

	XMC_I2C_CH_MasterStop(SSD1306.channel);
 80004d4:	4b03      	ldr	r3, [pc, #12]	; (80004e4 <ssd1306_WriteCommand+0xa8>)
 80004d6:	689b      	ldr	r3, [r3, #8]
 80004d8:	4618      	mov	r0, r3
 80004da:	f001 f905 	bl	80016e8 <XMC_I2C_CH_MasterStop>
}
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20000388 	.word	0x20000388

080004e8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
//    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);

	XMC_I2C_CH_MasterStart(SSD1306.channel, SSD1306_I2C_ADDR, XMC_I2C_CH_CMD_WRITE);
 80004f2:	4b2e      	ldr	r3, [pc, #184]	; (80005ac <ssd1306_WriteData+0xc4>)
 80004f4:	689b      	ldr	r3, [r3, #8]
 80004f6:	4618      	mov	r0, r3
 80004f8:	2178      	movs	r1, #120	; 0x78
 80004fa:	2200      	movs	r2, #0
 80004fc:	f001 f8c0 	bl	8001680 <XMC_I2C_CH_MasterStart>
	while ((XMC_I2C_CH_GetStatusFlag(SSD1306.channel) & XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED) == 0U) __NOP();
 8000500:	e000      	b.n	8000504 <ssd1306_WriteData+0x1c>
 8000502:	bf00      	nop
 8000504:	4b29      	ldr	r3, [pc, #164]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000506:	689b      	ldr	r3, [r3, #8]
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff ff75 	bl	80003f8 <XMC_I2C_CH_GetStatusFlag>
 800050e:	4603      	mov	r3, r0
 8000510:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0f4      	beq.n	8000502 <ssd1306_WriteData+0x1a>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);
 8000518:	4b24      	ldr	r3, [pc, #144]	; (80005ac <ssd1306_WriteData+0xc4>)
 800051a:	689b      	ldr	r3, [r3, #8]
 800051c:	4618      	mov	r0, r3
 800051e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000522:	f7ff ff75 	bl	8000410 <XMC_I2C_CH_ClearStatusFlag>

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 8000526:	e000      	b.n	800052a <ssd1306_WriteData+0x42>
 8000528:	bf00      	nop
 800052a:	4b20      	ldr	r3, [pc, #128]	; (80005ac <ssd1306_WriteData+0xc4>)
 800052c:	689b      	ldr	r3, [r3, #8]
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff ff3a 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d1f6      	bne.n	8000528 <ssd1306_WriteData+0x40>
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x40);
 800053a:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <ssd1306_WriteData+0xc4>)
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	4618      	mov	r0, r3
 8000540:	2140      	movs	r1, #64	; 0x40
 8000542:	f001 f8f7 	bl	8001734 <XMC_I2C_CH_MasterTransmit>

	for (uint32_t i=0; i<buff_size; i++)
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
 800054a:	e016      	b.n	800057a <ssd1306_WriteData+0x92>
	{
		while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
 800054c:	e000      	b.n	8000550 <ssd1306_WriteData+0x68>
 800054e:	bf00      	nop
 8000550:	4b16      	ldr	r3, [pc, #88]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	4618      	mov	r0, r3
 8000556:	f7ff ff27 	bl	80003a8 <XMC_USIC_CH_TXFIFO_IsFull>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d1f6      	bne.n	800054e <ssd1306_WriteData+0x66>
		XMC_I2C_CH_MasterTransmit(SSD1306.channel, buffer[i]);
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000562:	6899      	ldr	r1, [r3, #8]
 8000564:	687a      	ldr	r2, [r7, #4]
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	4413      	add	r3, r2
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	4608      	mov	r0, r1
 800056e:	4619      	mov	r1, r3
 8000570:	f001 f8e0 	bl	8001734 <XMC_I2C_CH_MasterTransmit>
	XMC_I2C_CH_ClearStatusFlag(SSD1306.channel, XMC_I2C_CH_STATUS_FLAG_ACK_RECEIVED);

	while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
	XMC_I2C_CH_MasterTransmit(SSD1306.channel, 0x40);

	for (uint32_t i=0; i<buff_size; i++)
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	3301      	adds	r3, #1
 8000578:	60fb      	str	r3, [r7, #12]
 800057a:	68fa      	ldr	r2, [r7, #12]
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	429a      	cmp	r2, r3
 8000580:	d3e4      	bcc.n	800054c <ssd1306_WriteData+0x64>
	{
		while (XMC_USIC_CH_TXFIFO_IsFull(SSD1306.channel)) __NOP();
		XMC_I2C_CH_MasterTransmit(SSD1306.channel, buffer[i]);
	}

	while (!XMC_USIC_CH_TXFIFO_IsEmpty(SSD1306.channel));
 8000582:	bf00      	nop
 8000584:	4b09      	ldr	r3, [pc, #36]	; (80005ac <ssd1306_WriteData+0xc4>)
 8000586:	689b      	ldr	r3, [r3, #8]
 8000588:	4618      	mov	r0, r3
 800058a:	f7ff ff21 	bl	80003d0 <XMC_USIC_CH_TXFIFO_IsEmpty>
 800058e:	4603      	mov	r3, r0
 8000590:	f083 0301 	eor.w	r3, r3, #1
 8000594:	b2db      	uxtb	r3, r3
 8000596:	2b00      	cmp	r3, #0
 8000598:	d1f4      	bne.n	8000584 <ssd1306_WriteData+0x9c>

	XMC_I2C_CH_MasterStop(SSD1306.channel);
 800059a:	4b04      	ldr	r3, [pc, #16]	; (80005ac <ssd1306_WriteData+0xc4>)
 800059c:	689b      	ldr	r3, [r3, #8]
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 f8a2 	bl	80016e8 <XMC_I2C_CH_MasterStop>
}
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000388 	.word	0x20000388

080005b0 <ssd1306_Init>:
    return ret;
}

// Initialize the oled screen
#if defined(SSD1306_USE_I2C)
void ssd1306_Init(XMC_USIC_CH_t* channel, void(*delay_fnc)(uint32_t)) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
	SSD1306.rst_port = rst_port;
	SSD1306.rst_pin = rst_pin;
	SSD1306.dc_port = dc_port;
	SSD1306.dc_pin = dc_pin;
#endif
	SSD1306.channel = channel;
 80005ba:	4a37      	ldr	r2, [pc, #220]	; (8000698 <ssd1306_Init+0xe8>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6093      	str	r3, [r2, #8]
	SSD1306.delay_fnc = delay_fnc;
 80005c0:	4a35      	ldr	r2, [pc, #212]	; (8000698 <ssd1306_Init+0xe8>)
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	60d3      	str	r3, [r2, #12]

    // Reset OLED
    ssd1306_Reset();
 80005c6:	f7ff ff33 	bl	8000430 <ssd1306_Reset>

    // Wait for the screen to boot
    SSD1306.delay_fnc(100);
 80005ca:	4b33      	ldr	r3, [pc, #204]	; (8000698 <ssd1306_Init+0xe8>)
 80005cc:	68db      	ldr	r3, [r3, #12]
 80005ce:	2064      	movs	r0, #100	; 0x64
 80005d0:	4798      	blx	r3

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80005d2:	2000      	movs	r0, #0
 80005d4:	f000 f9f8 	bl	80009c8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80005d8:	2020      	movs	r0, #32
 80005da:	f7ff ff2f 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80005de:	2000      	movs	r0, #0
 80005e0:	f7ff ff2c 	bl	800043c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80005e4:	20b0      	movs	r0, #176	; 0xb0
 80005e6:	f7ff ff29 	bl	800043c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80005ea:	20c8      	movs	r0, #200	; 0xc8
 80005ec:	f7ff ff26 	bl	800043c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80005f0:	2000      	movs	r0, #0
 80005f2:	f7ff ff23 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80005f6:	2010      	movs	r0, #16
 80005f8:	f7ff ff20 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80005fc:	2040      	movs	r0, #64	; 0x40
 80005fe:	f7ff ff1d 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000602:	20ff      	movs	r0, #255	; 0xff
 8000604:	f000 f9ce 	bl	80009a4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000608:	20a1      	movs	r0, #161	; 0xa1
 800060a:	f7ff ff17 	bl	800043c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800060e:	20a6      	movs	r0, #166	; 0xa6
 8000610:	f7ff ff14 	bl	800043c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000614:	20a8      	movs	r0, #168	; 0xa8
 8000616:	f7ff ff11 	bl	800043c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 800061a:	201f      	movs	r0, #31
 800061c:	f7ff ff0e 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000620:	20a4      	movs	r0, #164	; 0xa4
 8000622:	f7ff ff0b 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000626:	20d3      	movs	r0, #211	; 0xd3
 8000628:	f7ff ff08 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800062c:	2000      	movs	r0, #0
 800062e:	f7ff ff05 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000632:	20d5      	movs	r0, #213	; 0xd5
 8000634:	f7ff ff02 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000638:	20f0      	movs	r0, #240	; 0xf0
 800063a:	f7ff feff 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800063e:	20d9      	movs	r0, #217	; 0xd9
 8000640:	f7ff fefc 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000644:	2022      	movs	r0, #34	; 0x22
 8000646:	f7ff fef9 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800064a:	20da      	movs	r0, #218	; 0xda
 800064c:	f7ff fef6 	bl	800043c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8000650:	2002      	movs	r0, #2
 8000652:	f7ff fef3 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000656:	20db      	movs	r0, #219	; 0xdb
 8000658:	f7ff fef0 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800065c:	2020      	movs	r0, #32
 800065e:	f7ff feed 	bl	800043c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000662:	208d      	movs	r0, #141	; 0x8d
 8000664:	f7ff feea 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000668:	2014      	movs	r0, #20
 800066a:	f7ff fee7 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800066e:	2001      	movs	r0, #1
 8000670:	f000 f9aa 	bl	80009c8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000674:	2000      	movs	r0, #0
 8000676:	f000 f811 	bl	800069c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800067a:	f000 f831 	bl	80006e0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800067e:	4b06      	ldr	r3, [pc, #24]	; (8000698 <ssd1306_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000684:	4b04      	ldr	r3, [pc, #16]	; (8000698 <ssd1306_Init+0xe8>)
 8000686:	2200      	movs	r2, #0
 8000688:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800068a:	4b03      	ldr	r3, [pc, #12]	; (8000698 <ssd1306_Init+0xe8>)
 800068c:	2201      	movs	r2, #1
 800068e:	715a      	strb	r2, [r3, #5]
}
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000388 	.word	0x20000388

0800069c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	e00d      	b.n	80006c8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d101      	bne.n	80006b6 <ssd1306_Fill+0x1a>
 80006b2:	2100      	movs	r1, #0
 80006b4:	e000      	b.n	80006b8 <ssd1306_Fill+0x1c>
 80006b6:	21ff      	movs	r1, #255	; 0xff
 80006b8:	4a08      	ldr	r2, [pc, #32]	; (80006dc <ssd1306_Fill+0x40>)
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	460a      	mov	r2, r1
 80006c0:	701a      	strb	r2, [r3, #0]
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	3301      	adds	r3, #1
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80006ce:	d3ed      	bcc.n	80006ac <ssd1306_Fill+0x10>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
    }
}
 80006d0:	3714      	adds	r7, #20
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000168 	.word	0x20000168

080006e0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80006e6:	2300      	movs	r3, #0
 80006e8:	71fb      	strb	r3, [r7, #7]
 80006ea:	e01a      	b.n	8000722 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	3b50      	subs	r3, #80	; 0x50
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff fea2 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 80006f8:	2000      	movs	r0, #0
 80006fa:	f7ff fe9f 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 80006fe:	2010      	movs	r0, #16
 8000700:	f7ff fe9c 	bl	800043c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000704:	79fa      	ldrb	r2, [r7, #7]
 8000706:	4613      	mov	r3, r2
 8000708:	019b      	lsls	r3, r3, #6
 800070a:	4413      	add	r3, r2
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	461a      	mov	r2, r3
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <ssd1306_UpdateScreen+0x50>)
 8000712:	4413      	add	r3, r2
 8000714:	4618      	mov	r0, r3
 8000716:	2182      	movs	r1, #130	; 0x82
 8000718:	f7ff fee6 	bl	80004e8 <ssd1306_WriteData>
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	3301      	adds	r3, #1
 8000720:	71fb      	strb	r3, [r7, #7]
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	2b03      	cmp	r3, #3
 8000726:	d9e1      	bls.n	80006ec <ssd1306_UpdateScreen+0xc>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
        ssd1306_WriteCommand(0x00);
        ssd1306_WriteCommand(0x10);
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
    }
}
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000168 	.word	0x20000168

08000734 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
 800073e:	460b      	mov	r3, r1
 8000740:	71bb      	strb	r3, [r7, #6]
 8000742:	4613      	mov	r3, r2
 8000744:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	2b81      	cmp	r3, #129	; 0x81
 800074a:	d802      	bhi.n	8000752 <ssd1306_DrawPixel+0x1e>
 800074c:	79bb      	ldrb	r3, [r7, #6]
 800074e:	2b1f      	cmp	r3, #31
 8000750:	d900      	bls.n	8000754 <ssd1306_DrawPixel+0x20>
        // Don't write outside the buffer
        return;
 8000752:	e050      	b.n	80007f6 <ssd1306_DrawPixel+0xc2>
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8000754:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <ssd1306_DrawPixel+0xcc>)
 8000756:	791b      	ldrb	r3, [r3, #4]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d006      	beq.n	800076a <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 800075c:	797b      	ldrb	r3, [r7, #5]
 800075e:	2b00      	cmp	r3, #0
 8000760:	bf0c      	ite	eq
 8000762:	2301      	moveq	r3, #1
 8000764:	2300      	movne	r3, #0
 8000766:	b2db      	uxtb	r3, r3
 8000768:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 800076a:	797b      	ldrb	r3, [r7, #5]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d120      	bne.n	80007b2 <ssd1306_DrawPixel+0x7e>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000770:	79fa      	ldrb	r2, [r7, #7]
 8000772:	79bb      	ldrb	r3, [r7, #6]
 8000774:	08db      	lsrs	r3, r3, #3
 8000776:	b2d8      	uxtb	r0, r3
 8000778:	4601      	mov	r1, r0
 800077a:	460b      	mov	r3, r1
 800077c:	019b      	lsls	r3, r3, #6
 800077e:	440b      	add	r3, r1
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	441a      	add	r2, r3
 8000784:	79f9      	ldrb	r1, [r7, #7]
 8000786:	4603      	mov	r3, r0
 8000788:	019b      	lsls	r3, r3, #6
 800078a:	4403      	add	r3, r0
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	440b      	add	r3, r1
 8000790:	491c      	ldr	r1, [pc, #112]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 8000792:	5ccb      	ldrb	r3, [r1, r3]
 8000794:	b2d8      	uxtb	r0, r3
 8000796:	79bb      	ldrb	r3, [r7, #6]
 8000798:	f003 0307 	and.w	r3, r3, #7
 800079c:	2101      	movs	r1, #1
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4601      	mov	r1, r0
 80007a6:	430b      	orrs	r3, r1
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	b2d9      	uxtb	r1, r3
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007ae:	5499      	strb	r1, [r3, r2]
 80007b0:	e021      	b.n	80007f6 <ssd1306_DrawPixel+0xc2>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80007b2:	79fa      	ldrb	r2, [r7, #7]
 80007b4:	79bb      	ldrb	r3, [r7, #6]
 80007b6:	08db      	lsrs	r3, r3, #3
 80007b8:	b2d8      	uxtb	r0, r3
 80007ba:	4601      	mov	r1, r0
 80007bc:	460b      	mov	r3, r1
 80007be:	019b      	lsls	r3, r3, #6
 80007c0:	440b      	add	r3, r1
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	441a      	add	r2, r3
 80007c6:	79f9      	ldrb	r1, [r7, #7]
 80007c8:	4603      	mov	r3, r0
 80007ca:	019b      	lsls	r3, r3, #6
 80007cc:	4403      	add	r3, r0
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	440b      	add	r3, r1
 80007d2:	490c      	ldr	r1, [pc, #48]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007d4:	5ccb      	ldrb	r3, [r1, r3]
 80007d6:	b2d8      	uxtb	r0, r3
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	2101      	movs	r1, #1
 80007e0:	fa01 f303 	lsl.w	r3, r1, r3
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	43db      	mvns	r3, r3
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	4601      	mov	r1, r0
 80007ec:	400b      	ands	r3, r1
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	b2d9      	uxtb	r1, r3
 80007f2:	4b04      	ldr	r3, [pc, #16]	; (8000804 <ssd1306_DrawPixel+0xd0>)
 80007f4:	5499      	strb	r1, [r3, r2]
    }
}
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	20000388 	.word	0x20000388
 8000804:	20000168 	.word	0x20000168

08000808 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b089      	sub	sp, #36	; 0x24
 800080c:	af00      	add	r7, sp, #0
 800080e:	4604      	mov	r4, r0
 8000810:	1d38      	adds	r0, r7, #4
 8000812:	e880 0006 	stmia.w	r0, {r1, r2}
 8000816:	461a      	mov	r2, r3
 8000818:	4623      	mov	r3, r4
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	4613      	mov	r3, r2
 800081e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000820:	7bfb      	ldrb	r3, [r7, #15]
 8000822:	2b1f      	cmp	r3, #31
 8000824:	d902      	bls.n	800082c <ssd1306_WriteChar+0x24>
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	2b7e      	cmp	r3, #126	; 0x7e
 800082a:	d901      	bls.n	8000830 <ssd1306_WriteChar+0x28>
        return 0;
 800082c:	2300      	movs	r3, #0
 800082e:	e071      	b.n	8000914 <ssd1306_WriteChar+0x10c>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8000830:	4b3a      	ldr	r3, [pc, #232]	; (800091c <ssd1306_WriteChar+0x114>)
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	461a      	mov	r2, r3
 8000836:	793b      	ldrb	r3, [r7, #4]
 8000838:	4413      	add	r3, r2
 800083a:	2b82      	cmp	r3, #130	; 0x82
 800083c:	dc06      	bgt.n	800084c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800083e:	4b37      	ldr	r3, [pc, #220]	; (800091c <ssd1306_WriteChar+0x114>)
 8000840:	885b      	ldrh	r3, [r3, #2]
 8000842:	461a      	mov	r2, r3
 8000844:	797b      	ldrb	r3, [r7, #5]
 8000846:	4413      	add	r3, r2
    // Check if character is valid
    if (ch < 32 || ch > 126)
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8000848:	2b20      	cmp	r3, #32
 800084a:	dd01      	ble.n	8000850 <ssd1306_WriteChar+0x48>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
    {
        // Not enough space on current line
        return 0;
 800084c:	2300      	movs	r3, #0
 800084e:	e061      	b.n	8000914 <ssd1306_WriteChar+0x10c>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
 8000854:	e050      	b.n	80008f8 <ssd1306_WriteChar+0xf0>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	3b20      	subs	r3, #32
 800085c:	7979      	ldrb	r1, [r7, #5]
 800085e:	fb01 f303 	mul.w	r3, r1, r3
 8000862:	4619      	mov	r1, r3
 8000864:	69fb      	ldr	r3, [r7, #28]
 8000866:	440b      	add	r3, r1
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	4413      	add	r3, r2
 800086c:	881b      	ldrh	r3, [r3, #0]
 800086e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
 8000874:	e038      	b.n	80008e8 <ssd1306_WriteChar+0xe0>
            if((b << j) & 0x8000)  {
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	697a      	ldr	r2, [r7, #20]
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000882:	2b00      	cmp	r3, #0
 8000884:	d014      	beq.n	80008b0 <ssd1306_WriteChar+0xa8>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000886:	4b25      	ldr	r3, [pc, #148]	; (800091c <ssd1306_WriteChar+0x114>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	b2da      	uxtb	r2, r3
 800088c:	69bb      	ldr	r3, [r7, #24]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	4413      	add	r3, r2
 8000892:	b2d9      	uxtb	r1, r3
 8000894:	4b21      	ldr	r3, [pc, #132]	; (800091c <ssd1306_WriteChar+0x114>)
 8000896:	885b      	ldrh	r3, [r3, #2]
 8000898:	b2da      	uxtb	r2, r3
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	b2db      	uxtb	r3, r3
 800089e:	4413      	add	r3, r2
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	7bbb      	ldrb	r3, [r7, #14]
 80008a4:	4608      	mov	r0, r1
 80008a6:	4611      	mov	r1, r2
 80008a8:	461a      	mov	r2, r3
 80008aa:	f7ff ff43 	bl	8000734 <ssd1306_DrawPixel>
 80008ae:	e018      	b.n	80008e2 <ssd1306_WriteChar+0xda>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80008b0:	4b1a      	ldr	r3, [pc, #104]	; (800091c <ssd1306_WriteChar+0x114>)
 80008b2:	881b      	ldrh	r3, [r3, #0]
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	69bb      	ldr	r3, [r7, #24]
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	4413      	add	r3, r2
 80008bc:	b2d9      	uxtb	r1, r3
 80008be:	4b17      	ldr	r3, [pc, #92]	; (800091c <ssd1306_WriteChar+0x114>)
 80008c0:	885b      	ldrh	r3, [r3, #2]
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	4413      	add	r3, r2
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	bf0c      	ite	eq
 80008d2:	2301      	moveq	r3, #1
 80008d4:	2300      	movne	r3, #0
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	4608      	mov	r0, r1
 80008da:	4611      	mov	r1, r2
 80008dc:	461a      	mov	r2, r3
 80008de:	f7ff ff29 	bl	8000734 <ssd1306_DrawPixel>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
        for(j = 0; j < Font.FontWidth; j++) {
 80008e2:	69bb      	ldr	r3, [r7, #24]
 80008e4:	3301      	adds	r3, #1
 80008e6:	61bb      	str	r3, [r7, #24]
 80008e8:	793b      	ldrb	r3, [r7, #4]
 80008ea:	461a      	mov	r2, r3
 80008ec:	69bb      	ldr	r3, [r7, #24]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d8c1      	bhi.n	8000876 <ssd1306_WriteChar+0x6e>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3301      	adds	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
 80008f8:	797b      	ldrb	r3, [r7, #5]
 80008fa:	461a      	mov	r2, r3
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	429a      	cmp	r2, r3
 8000900:	d8a9      	bhi.n	8000856 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <ssd1306_WriteChar+0x114>)
 8000904:	881a      	ldrh	r2, [r3, #0]
 8000906:	793b      	ldrb	r3, [r7, #4]
 8000908:	b29b      	uxth	r3, r3
 800090a:	4413      	add	r3, r2
 800090c:	b29a      	uxth	r2, r3
 800090e:	4b03      	ldr	r3, [pc, #12]	; (800091c <ssd1306_WriteChar+0x114>)
 8000910:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000912:	7bfb      	ldrb	r3, [r7, #15]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3724      	adds	r7, #36	; 0x24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd90      	pop	{r4, r7, pc}
 800091c:	20000388 	.word	0x20000388

08000920 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b085      	sub	sp, #20
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	1d38      	adds	r0, r7, #4
 800092a:	e880 0006 	stmia.w	r0, {r1, r2}
 800092e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8000930:	e015      	b.n	800095e <ssd1306_WriteString+0x3e>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	78fc      	ldrb	r4, [r7, #3]
 8000938:	4618      	mov	r0, r3
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000940:	4623      	mov	r3, r4
 8000942:	f7ff ff61 	bl	8000808 <ssd1306_WriteChar>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	429a      	cmp	r2, r3
 8000950:	d002      	beq.n	8000958 <ssd1306_WriteString+0x38>
            // Char could not be written
            return *str;
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	e008      	b.n	800096a <ssd1306_WriteString+0x4a>
        }
        
        // Next char
        str++;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	3301      	adds	r3, #1
 800095c:	60fb      	str	r3, [r7, #12]
}

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
    // Write until null-byte
    while (*str) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1e5      	bne.n	8000932 <ssd1306_WriteString+0x12>
        // Next char
        str++;
    }
    
    // Everything ok
    return *str;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	781b      	ldrb	r3, [r3, #0]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bd90      	pop	{r4, r7, pc}
 8000972:	bf00      	nop

08000974 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	460a      	mov	r2, r1
 800097e:	71fb      	strb	r3, [r7, #7]
 8000980:	4613      	mov	r3, r2
 8000982:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	b29a      	uxth	r2, r3
 8000988:	4b05      	ldr	r3, [pc, #20]	; (80009a0 <ssd1306_SetCursor+0x2c>)
 800098a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800098c:	79bb      	ldrb	r3, [r7, #6]
 800098e:	b29a      	uxth	r2, r3
 8000990:	4b03      	ldr	r3, [pc, #12]	; (80009a0 <ssd1306_SetCursor+0x2c>)
 8000992:	805a      	strh	r2, [r3, #2]
}
 8000994:	370c      	adds	r7, #12
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	20000388 	.word	0x20000388

080009a4 <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80009ae:	2381      	movs	r3, #129	; 0x81
 80009b0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fd41 	bl	800043c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff fd3d 	bl	800043c <ssd1306_WriteCommand>
}
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d005      	beq.n	80009e4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80009d8:	23af      	movs	r3, #175	; 0xaf
 80009da:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80009dc:	4b07      	ldr	r3, [pc, #28]	; (80009fc <ssd1306_SetDisplayOn+0x34>)
 80009de:	2201      	movs	r2, #1
 80009e0:	719a      	strb	r2, [r3, #6]
 80009e2:	e004      	b.n	80009ee <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80009e4:	23ae      	movs	r3, #174	; 0xae
 80009e6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <ssd1306_SetDisplayOn+0x34>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fd23 	bl	800043c <ssd1306_WriteCommand>
}
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	20000388 	.word	0x20000388

08000a00 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8000a0e:	7afb      	ldrb	r3, [r7, #11]
 8000a10:	089b      	lsrs	r3, r3, #2
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	4618      	mov	r0, r3
 8000a16:	7afb      	ldrb	r3, [r7, #11]
 8000a18:	089b      	lsrs	r3, r3, #2
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	3204      	adds	r2, #4
 8000a22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a26:	7afb      	ldrb	r3, [r7, #11]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	00db      	lsls	r3, r3, #3
 8000a2e:	4619      	mov	r1, r3
 8000a30:	23f8      	movs	r3, #248	; 0xf8
 8000a32:	408b      	lsls	r3, r1
 8000a34:	43db      	mvns	r3, r3
 8000a36:	ea02 0103 	and.w	r1, r2, r3
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	1d02      	adds	r2, r0, #4
 8000a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000a46:	7afb      	ldrb	r3, [r7, #11]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	408b      	lsls	r3, r1
 8000a50:	43db      	mvns	r3, r3
 8000a52:	401a      	ands	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	4a3a      	ldr	r2, [pc, #232]	; (8000b44 <XMC_GPIO_Init+0x144>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d003      	beq.n	8000a68 <XMC_GPIO_Init+0x68>
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4a39      	ldr	r2, [pc, #228]	; (8000b48 <XMC_GPIO_Init+0x148>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d10a      	bne.n	8000a7e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a6c:	7afb      	ldrb	r3, [r7, #11]
 8000a6e:	2101      	movs	r1, #1
 8000a70:	fa01 f303 	lsl.w	r3, r1, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	401a      	ands	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	661a      	str	r2, [r3, #96]	; 0x60
 8000a7c:	e042      	b.n	8000b04 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	b25b      	sxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	da3c      	bge.n	8000b04 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	685a      	ldr	r2, [r3, #4]
 8000a8e:	7afb      	ldrb	r3, [r7, #11]
 8000a90:	409a      	lsls	r2, r3
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000a96:	7afb      	ldrb	r3, [r7, #11]
 8000a98:	08db      	lsrs	r3, r3, #3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	7afb      	ldrb	r3, [r7, #11]
 8000aa0:	08db      	lsrs	r3, r3, #3
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	3210      	adds	r2, #16
 8000aaa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000aae:	7afb      	ldrb	r3, [r7, #11]
 8000ab0:	f003 0307 	and.w	r3, r3, #7
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	2307      	movs	r3, #7
 8000aba:	408b      	lsls	r3, r1
 8000abc:	43db      	mvns	r3, r3
 8000abe:	ea02 0103 	and.w	r1, r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	f100 0210 	add.w	r2, r0, #16
 8000ac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000acc:	7afb      	ldrb	r3, [r7, #11]
 8000ace:	08db      	lsrs	r3, r3, #3
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	7afb      	ldrb	r3, [r7, #11]
 8000ad6:	08db      	lsrs	r3, r3, #3
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	3210      	adds	r2, #16
 8000ae0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	7a1b      	ldrb	r3, [r3, #8]
 8000ae8:	4619      	mov	r1, r3
 8000aea:	7afb      	ldrb	r3, [r7, #11]
 8000aec:	f003 0307 	and.w	r3, r3, #7
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	fa01 f303 	lsl.w	r3, r1, r3
 8000af6:	ea42 0103 	orr.w	r1, r2, r3
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	f100 0210 	add.w	r2, r0, #16
 8000b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000b04:	7afb      	ldrb	r3, [r7, #11]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	7afb      	ldrb	r3, [r7, #11]
 8000b0e:	089b      	lsrs	r3, r3, #2
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	461a      	mov	r2, r3
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	3204      	adds	r2, #4
 8000b18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4619      	mov	r1, r3
 8000b22:	7afb      	ldrb	r3, [r7, #11]
 8000b24:	f003 0303 	and.w	r3, r3, #3
 8000b28:	00db      	lsls	r3, r3, #3
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	ea42 0103 	orr.w	r1, r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	1d02      	adds	r2, r0, #4
 8000b36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b3a:	3714      	adds	r7, #20
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	48028e00 	.word	0x48028e00
 8000b48:	48028f00 	.word	0x48028f00

08000b4c <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000b50:	4b03      	ldr	r3, [pc, #12]	; (8000b60 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	2000ffc0 	.word	0x2000ffc0

08000b64 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <XMC_SCU_GetMirrorStatus+0x14>)
 8000b6a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	50004000 	.word	0x50004000

08000b7c <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000b84:	f7ff fba6 	bl	80002d4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000b88:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <XMC_SCU_lDelay+0x3c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0b      	ldr	r2, [pc, #44]	; (8000bbc <XMC_SCU_lDelay+0x40>)
 8000b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b92:	0c9a      	lsrs	r2, r3, #18
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	fb02 f303 	mul.w	r3, r2, r3
 8000b9a:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	e003      	b.n	8000baa <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8000ba2:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d3f7      	bcc.n	8000ba2 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2000ffc0 	.word	0x2000ffc0
 8000bbc:	431bde83 	.word	0x431bde83

08000bc0 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8000bc4:	4b03      	ldr	r3, [pc, #12]	; (8000bd4 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	50004074 	.word	0x50004074

08000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000be0:	4a03      	ldr	r2, [pc, #12]	; (8000bf0 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	60d3      	str	r3, [r2, #12]
}
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	50004074 	.word	0x50004074

08000bf4 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8000bf4:	b5b0      	push	{r4, r5, r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af02      	add	r7, sp, #8
 8000bfa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 f8c5 	bl	8000d8c <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8000c02:	f000 fa77 	bl	80010f4 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	79db      	ldrb	r3, [r3, #7]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d00a      	beq.n	8000c24 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000c0e:	f000 faaf 	bl	8001170 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8000c12:	bf00      	nop
 8000c14:	f000 fa9a 	bl	800114c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	f083 0301 	eor.w	r3, r3, #1
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1f7      	bne.n	8000c14 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	7a5b      	ldrb	r3, [r3, #9]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f000 f929 	bl	8000e80 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ff98 	bl	8000b64 <XMC_SCU_GetMirrorStatus>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1fa      	bne.n	8000c30 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	7a1b      	ldrb	r3, [r3, #8]
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f000 fa32 	bl	80010a8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	7c1b      	ldrb	r3, [r3, #16]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f937 	bl	8000ebc <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	7c5b      	ldrb	r3, [r3, #17]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f95a 	bl	8000f0c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	7c9b      	ldrb	r3, [r3, #18]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f941 	bl	8000ee4 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	7cdb      	ldrb	r3, [r3, #19]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 f964 	bl	8000f34 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	799b      	ldrb	r3, [r3, #6]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d00a      	beq.n	8000c8a <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8000c74:	f000 fab4 	bl	80011e0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000c78:	bf00      	nop
 8000c7a:	f000 fad9 	bl	8001230 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	f083 0301 	eor.w	r3, r3, #1
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d1f7      	bne.n	8000c7a <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	78db      	ldrb	r3, [r3, #3]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d109      	bne.n	8000ca6 <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	799b      	ldrb	r3, [r3, #6]
 8000c96:	f083 0301 	eor.w	r3, r3, #1
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d017      	beq.n	8000cd0 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8000ca0:	f000 faea 	bl	8001278 <XMC_SCU_CLOCK_DisableSystemPll>
 8000ca4:	e014      	b.n	8000cd0 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8000ca6:	f000 fad7 	bl	8001258 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	8899      	ldrh	r1, [r3, #4]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cb6:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cbc:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	4608      	mov	r0, r1
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	462a      	mov	r2, r5
 8000cca:	4623      	mov	r3, r4
 8000ccc:	f000 fae4 	bl	8001298 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cd8:	d103      	bne.n	8000ce2 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 8000cda:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000cde:	f000 f855 	bl	8000d8c <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8000ce2:	f7ff faf7 	bl	80002d4 <SystemCoreClockUpdate>
}
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bdb0      	pop	{r4, r5, r7, pc}

08000cec <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	0f1b      	lsrs	r3, r3, #28
 8000cf8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d00:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	4613      	mov	r3, r2
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	4413      	add	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8000d10:	4413      	add	r3, r2
 8000d12:	68ba      	ldr	r2, [r7, #8]
 8000d14:	601a      	str	r2, [r3, #0]
}
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	50004414 	.word	0x50004414

08000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	0f1b      	lsrs	r3, r3, #28
 8000d30:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000d38:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	4413      	add	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8000d48:	4413      	add	r3, r2
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	bf14      	ite	ne
 8000d54:	2301      	movne	r3, #1
 8000d56:	2300      	moveq	r3, #0
 8000d58:	b2db      	uxtb	r3, r3
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3714      	adds	r7, #20
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	5000440c 	.word	0x5000440c

08000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000d70:	f7ff feec 	bl	8000b4c <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8000d74:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000d76:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8000d78:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000d7a:	f003 0301 	and.w	r3, r3, #1
 8000d7e:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	50004600 	.word	0x50004600

08000d8c <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8000d94:	4906      	ldr	r1, [pc, #24]	; (8000db0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	50004600 	.word	0x50004600

08000db4 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000dbc:	4906      	ldr	r1, [pc, #24]	; (8000dd8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000dc0:	699b      	ldr	r3, [r3, #24]
 8000dc2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	50004600 	.word	0x50004600

08000ddc <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8000de4:	4906      	ldr	r1, [pc, #24]	; (8000e00 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000de6:	4b06      	ldr	r3, [pc, #24]	; (8000e00 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	50004600 	.word	0x50004600

08000e04 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d108      	bne.n	8000e26 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000e14:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e16:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e1e:	f023 0301 	bic.w	r3, r3, #1
 8000e22:	60d3      	str	r3, [r2, #12]
 8000e24:	e007      	b.n	8000e36 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000e26:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	60d3      	str	r3, [r2, #12]
  }
}
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	50004710 	.word	0x50004710

08000e44 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000e4e:	bf00      	nop
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 8000e52:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000e56:	f003 0308 	and.w	r3, r3, #8
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1f8      	bne.n	8000e50 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000e5e:	4907      	ldr	r1, [pc, #28]	; (8000e7c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	50004000 	.word	0x50004000
 8000e7c:	50004300 	.word	0x50004300

08000e80 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000e8a:	bf00      	nop
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 8000e8e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000e92:	f003 0308 	and.w	r3, r3, #8
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1f8      	bne.n	8000e8c <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000e9a:	4907      	ldr	r1, [pc, #28]	; (8000eb8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000e9c:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	50004000 	.word	0x50004000
 8000eb8:	50004300 	.word	0x50004300

08000ebc <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000ec4:	4906      	ldr	r1, [pc, #24]	; (8000ee0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	50004600 	.word	0x50004600

08000ee4 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000eec:	4906      	ldr	r1, [pc, #24]	; (8000f08 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000efa:	4313      	orrs	r3, r2
 8000efc:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	50004600 	.word	0x50004600

08000f0c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000f14:	4906      	ldr	r1, [pc, #24]	; (8000f30 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000f22:	4313      	orrs	r3, r2
 8000f24:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	50004600 	.word	0x50004600

08000f34 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000f3c:	4906      	ldr	r1, [pc, #24]	; (8000f58 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	50004600 	.word	0x50004600

08000f5c <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000f64:	4906      	ldr	r1, [pc, #24]	; (8000f80 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000f72:	4313      	orrs	r3, r2
 8000f74:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	50004600 	.word	0x50004600

08000f84 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000f8c:	4906      	ldr	r1, [pc, #24]	; (8000fa8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000f8e:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	50004600 	.word	0x50004600

08000fac <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000fb4:	4906      	ldr	r1, [pc, #24]	; (8000fd0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000fb6:	4b06      	ldr	r3, [pc, #24]	; (8000fd0 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fba:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	50004600 	.word	0x50004600

08000fd4 <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8000fd8:	4a05      	ldr	r2, [pc, #20]	; (8000ff0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fe2:	f023 0302 	bic.w	r3, r3, #2
 8000fe6:	6153      	str	r3, [r2, #20]
}
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	50004710 	.word	0x50004710

08000ff4 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000ffe:	4a28      	ldr	r2, [pc, #160]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001000:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 800100a:	bf00      	nop
 800100c:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800100e:	691b      	ldr	r3, [r3, #16]
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b00      	cmp	r3, #0
 8001016:	d0f9      	beq.n	800100c <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001018:	4a21      	ldr	r2, [pc, #132]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800101a:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800101c:	695b      	ldr	r3, [r3, #20]
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001024:	491e      	ldr	r1, [pc, #120]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	3b01      	subs	r3, #1
 800102a:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3b01      	subs	r3, #1
 8001030:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001032:	4313      	orrs	r3, r2
 8001034:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8001036:	4a1a      	ldr	r2, [pc, #104]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001040:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001042:	4a17      	ldr	r2, [pc, #92]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001044:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	f023 0310 	bic.w	r3, r3, #16
 800104c:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 800104e:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001050:	4b13      	ldr	r3, [pc, #76]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001058:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 800105a:	bf00      	nop
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	f003 0304 	and.w	r3, r3, #4
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f9      	beq.n	800105c <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8001068:	4a0d      	ldr	r2, [pc, #52]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f023 0301 	bic.w	r3, r3, #1
 8001072:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8001074:	bf00      	nop
 8001076:	4b0a      	ldr	r3, [pc, #40]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f9      	bne.n	8001076 <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8001082:	4a07      	ldr	r2, [pc, #28]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8001086:	695b      	ldr	r3, [r3, #20]
 8001088:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800108c:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 800108e:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8001090:	2208      	movs	r2, #8
 8001092:	60da      	str	r2, [r3, #12]
}
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	50004710 	.word	0x50004710
 80010a4:	50004160 	.word	0x50004160

080010a8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 80010b2:	4a0f      	ldr	r2, [pc, #60]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80010bc:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d10e      	bne.n	80010e2 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 80010c4:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80010ce:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 80010d0:	2064      	movs	r0, #100	; 0x64
 80010d2:	f7ff fd53 	bl	8000b7c <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80010d6:	4a06      	ldr	r2, [pc, #24]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80010e0:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 80010e2:	2064      	movs	r0, #100	; 0x64
 80010e4:	f7ff fd4a 	bl	8000b7c <XMC_SCU_lDelay>
}
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	50004710 	.word	0x50004710

080010f4 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b00      	cmp	r3, #0
 8001102:	d109      	bne.n	8001118 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8001106:	2201      	movs	r2, #1
 8001108:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 800110a:	bf00      	nop
 800110c:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0f9      	beq.n	800110c <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8001118:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00a      	beq.n	800113a <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8001124:	4b08      	ldr	r3, [pc, #32]	; (8001148 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001126:	f44f 7200 	mov.w	r2, #512	; 0x200
 800112a:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 800112c:	bf00      	nop
 800112e:	4b06      	ldr	r3, [pc, #24]	; (8001148 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f9      	bne.n	800112e <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	50004200 	.word	0x50004200
 8001148:	50004400 	.word	0x50004400

0800114c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0308 	and.w	r3, r3, #8
 8001158:	2b00      	cmp	r3, #0
 800115a:	bf0c      	ite	eq
 800115c:	2301      	moveq	r3, #1
 800115e:	2300      	movne	r3, #0
 8001160:	b2db      	uxtb	r3, r3
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	50004300 	.word	0x50004300

08001170 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8001174:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001178:	f7ff fd2e 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 800117c:	4a17      	ldr	r2, [pc, #92]	; (80011dc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 800117e:	4b17      	ldr	r3, [pc, #92]	; (80011dc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001186:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8001188:	bf00      	nop
 800118a:	f7ff fd19 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 800118e:	4603      	mov	r3, r0
 8001190:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0f8      	beq.n	800118a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8001198:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800119c:	f7ff fd1c 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011a2:	2208      	movs	r2, #8
 80011a4:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 80011a6:	bf00      	nop
 80011a8:	f7ff fd0a 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d0f8      	beq.n	80011a8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 80011b6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80011ba:	f7ff fd0d 	bl	8000bd8 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 80011be:	4a07      	ldr	r2, [pc, #28]	; (80011dc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 80011ca:	bf00      	nop
 80011cc:	f7ff fcf8 	bl	8000bc0 <XMC_SCU_INTERUPT_GetEventStatus>
 80011d0:	4603      	mov	r3, r0
 80011d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d0f8      	beq.n	80011cc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	50004300 	.word	0x50004300

080011e0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 80011e4:	4a0f      	ldr	r2, [pc, #60]	; (8001224 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 80011e6:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 80011f0:	4d0d      	ldr	r5, [pc, #52]	; (8001228 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 80011f2:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 80011fa:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 80011fe:	f001 ffb9 	bl	8003174 <OSCHP_GetFrequency>
 8001202:	4602      	mov	r2, r0
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8001206:	fba3 2302 	umull	r2, r3, r3, r2
 800120a:	0d1b      	lsrs	r3, r3, #20
 800120c:	3b01      	subs	r3, #1
 800120e:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8001210:	4323      	orrs	r3, r4
 8001212:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8001214:	4a03      	ldr	r2, [pc, #12]	; (8001224 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001216:	4b03      	ldr	r3, [pc, #12]	; (8001224 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800121e:	6053      	str	r3, [r2, #4]
}
 8001220:	bdb0      	pop	{r4, r5, r7, pc}
 8001222:	bf00      	nop
 8001224:	50004710 	.word	0x50004710
 8001228:	50004700 	.word	0x50004700
 800122c:	6b5fca6b 	.word	0x6b5fca6b

08001230 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8001234:	4b07      	ldr	r3, [pc, #28]	; (8001254 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800123c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8001240:	bf0c      	ite	eq
 8001242:	2301      	moveq	r3, #1
 8001244:	2300      	movne	r3, #0
 8001246:	b2db      	uxtb	r3, r3
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	50004710 	.word	0x50004710

08001258 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800125c:	4a05      	ldr	r2, [pc, #20]	; (8001274 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001266:	f023 0302 	bic.w	r3, r3, #2
 800126a:	6053      	str	r3, [r2, #4]
}
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr
 8001274:	50004710 	.word	0x50004710

08001278 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800127c:	4a05      	ldr	r2, [pc, #20]	; (8001294 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001286:	f043 0302 	orr.w	r3, r3, #2
 800128a:	6053      	str	r3, [r2, #4]
}
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	50004710 	.word	0x50004710

08001298 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	60ba      	str	r2, [r7, #8]
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4603      	mov	r3, r0
 80012a4:	81fb      	strh	r3, [r7, #14]
 80012a6:	460b      	mov	r3, r1
 80012a8:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80012aa:	89fb      	ldrh	r3, [r7, #14]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fda9 	bl	8000e04 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80012b2:	7b7b      	ldrb	r3, [r7, #13]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	f040 808b 	bne.w	80013d0 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d109      	bne.n	80012d4 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 80012c0:	f001 ff58 	bl	8003174 <OSCHP_GetFrequency>
 80012c4:	4602      	mov	r2, r0
 80012c6:	4b54      	ldr	r3, [pc, #336]	; (8001418 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 80012c8:	fba3 2302 	umull	r2, r3, r3, r2
 80012cc:	0c9b      	lsrs	r3, r3, #18
 80012ce:	059b      	lsls	r3, r3, #22
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e002      	b.n	80012da <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 80012d4:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80012d8:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	fb02 f203 	mul.w	r2, r2, r3
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e8:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	4a4b      	ldr	r2, [pc, #300]	; (800141c <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 80012ee:	fba2 2303 	umull	r2, r3, r2, r3
 80012f2:	091b      	lsrs	r3, r3, #4
 80012f4:	0d9b      	lsrs	r3, r3, #22
 80012f6:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80012f8:	4a49      	ldr	r2, [pc, #292]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80012fa:	4b49      	ldr	r3, [pc, #292]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8001304:	bf00      	nop
 8001306:	4b46      	ldr	r3, [pc, #280]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	2b00      	cmp	r3, #0
 8001310:	d0f9      	beq.n	8001306 <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8001312:	4a43      	ldr	r2, [pc, #268]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001314:	4b42      	ldr	r3, [pc, #264]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f043 0310 	orr.w	r3, r3, #16
 800131c:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 800131e:	4940      	ldr	r1, [pc, #256]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001320:	4b3f      	ldr	r3, [pc, #252]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	4b3f      	ldr	r3, [pc, #252]	; (8001424 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8001326:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	3a01      	subs	r2, #1
 800132c:	0212      	lsls	r2, r2, #8
 800132e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	3b01      	subs	r3, #1
 8001334:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8001336:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	3b01      	subs	r3, #1
 800133c:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 800133e:	4313      	orrs	r3, r2
 8001340:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8001342:	4a37      	ldr	r2, [pc, #220]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800134c:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 800134e:	4a34      	ldr	r2, [pc, #208]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001350:	4b33      	ldr	r3, [pc, #204]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f023 0310 	bic.w	r3, r3, #16
 8001358:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800135a:	4a31      	ldr	r2, [pc, #196]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800135c:	4b30      	ldr	r3, [pc, #192]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001364:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8001366:	bf00      	nop
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	2b00      	cmp	r3, #0
 8001372:	d0f9      	beq.n	8001368 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8001374:	4a2a      	ldr	r2, [pc, #168]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f023 0301 	bic.w	r3, r3, #1
 800137e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8001380:	bf00      	nop
 8001382:	4b27      	ldr	r3, [pc, #156]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f9      	bne.n	8001382 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	4a25      	ldr	r2, [pc, #148]	; (8001428 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8001392:	fba2 2303 	umull	r2, r3, r2, r3
 8001396:	095b      	lsrs	r3, r3, #5
 8001398:	0d9b      	lsrs	r3, r3, #22
 800139a:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 800139c:	6a3a      	ldr	r2, [r7, #32]
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d202      	bcs.n	80013aa <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80013a4:	6938      	ldr	r0, [r7, #16]
 80013a6:	f000 f845 	bl	8001434 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	085b      	lsrs	r3, r3, #1
 80013ae:	4a1f      	ldr	r2, [pc, #124]	; (800142c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 80013b0:	fba2 2303 	umull	r2, r3, r2, r3
 80013b4:	095b      	lsrs	r3, r3, #5
 80013b6:	0d9b      	lsrs	r3, r3, #22
 80013b8:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80013ba:	6a3a      	ldr	r2, [r7, #32]
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	429a      	cmp	r2, r3
 80013c0:	d202      	bcs.n	80013c8 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80013c2:	6938      	ldr	r0, [r7, #16]
 80013c4:	f000 f836 	bl	8001434 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 80013c8:	6a38      	ldr	r0, [r7, #32]
 80013ca:	f000 f833 	bl	8001434 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 80013ce:	e01c      	b.n	800140a <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80013d0:	4913      	ldr	r1, [pc, #76]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80013de:	4313      	orrs	r3, r2
 80013e0:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 80013e2:	bf00      	nop
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0310 	and.w	r3, r3, #16
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0f9      	beq.n	80013e4 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80013f0:	4a0b      	ldr	r2, [pc, #44]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 80013fc:	bf00      	nop
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0f9      	beq.n	80013fe <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 800140c:	2205      	movs	r2, #5
 800140e:	60da      	str	r2, [r3, #12]
}
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	431bde83 	.word	0x431bde83
 800141c:	aaaaaaab 	.word	0xaaaaaaab
 8001420:	50004710 	.word	0x50004710
 8001424:	f08080ff 	.word	0xf08080ff
 8001428:	88888889 	.word	0x88888889
 800142c:	b60b60b7 	.word	0xb60b60b7
 8001430:	50004160 	.word	0x50004160

08001434 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800143c:	490b      	ldr	r1, [pc, #44]	; (800146c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 800143e:	4b0b      	ldr	r3, [pc, #44]	; (800146c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3b01      	subs	r3, #1
 800144a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800144c:	4313      	orrs	r3, r2
 800144e:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8001450:	bf00      	nop
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0320 	and.w	r3, r3, #32
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0f9      	beq.n	8001452 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 800145e:	2032      	movs	r0, #50	; 0x32
 8001460:	f7ff fb8c 	bl	8000b7c <XMC_SCU_lDelay>
}
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	50004710 	.word	0x50004710

08001470 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
 800147c:	4613      	mov	r3, r2
 800147e:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8001480:	78fb      	ldrb	r3, [r7, #3]
 8001482:	089b      	lsrs	r3, r3, #2
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4618      	mov	r0, r3
 8001488:	78fb      	ldrb	r3, [r7, #3]
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	b2db      	uxtb	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3204      	adds	r2, #4
 8001494:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	4619      	mov	r1, r3
 80014a2:	23f8      	movs	r3, #248	; 0xf8
 80014a4:	408b      	lsls	r3, r1
 80014a6:	43db      	mvns	r3, r3
 80014a8:	ea02 0103 	and.w	r1, r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	1d02      	adds	r2, r0, #4
 80014b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	089b      	lsrs	r3, r3, #2
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	089b      	lsrs	r3, r3, #2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	461a      	mov	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3204      	adds	r2, #4
 80014c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014cc:	78bb      	ldrb	r3, [r7, #2]
 80014ce:	78f9      	ldrb	r1, [r7, #3]
 80014d0:	f001 0103 	and.w	r1, r1, #3
 80014d4:	00c9      	lsls	r1, r1, #3
 80014d6:	408b      	lsls	r3, r1
 80014d8:	ea42 0103 	orr.w	r1, r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	1d02      	adds	r2, r0, #4
 80014e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop

080014f0 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001502:	b2db      	uxtb	r3, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <XMC_I2C_CH_InitEx>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/
/* Initializes the USIC channel by setting the data format, slave address, baudrate, transfer buffer */
void XMC_I2C_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config, bool init_brg)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	4613      	mov	r3, r2
 800153c:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f000 f9a2 	bl	8001888 <XMC_USIC_CH_Enable>

  /* Data format configuration */
  channel->SCTR = ((uint32_t)TRANSMISSION_MODE << (uint32_t)USIC_CH_SCTR_TRM_Pos) | /* Transmision mode */
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4a11      	ldr	r2, [pc, #68]	; (800158c <XMC_I2C_CH_InitEx+0x5c>)
 8001548:	635a      	str	r2, [r3, #52]	; 0x34
                  ((uint32_t)WORDLENGTH << (uint32_t)USIC_CH_SCTR_WLE_Pos) | /* 8 data bits */
                  USIC_CH_SCTR_FLE_Msk |           /* unlimited data flow */
                  USIC_CH_SCTR_SDIR_Msk |          /* MSB shifted first */
                  USIC_CH_SCTR_PDL_Msk;            /* Passive Data Level */

  XMC_I2C_CH_SetSlaveAddress(channel, config->address);
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	88db      	ldrh	r3, [r3, #6]
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	4619      	mov	r1, r3
 8001552:	f000 f81d 	bl	8001590 <XMC_I2C_CH_SetSlaveAddress>

  if (init_brg)
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d008      	beq.n	800156e <XMC_I2C_CH_InitEx+0x3e>
  {
    (void)XMC_I2C_CH_SetBaudrateEx(channel, config->baudrate, config->normal_divider_mode);
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	791b      	ldrb	r3, [r3, #4]
 8001564:	68f8      	ldr	r0, [r7, #12]
 8001566:	4611      	mov	r1, r2
 8001568:	461a      	mov	r2, r3
 800156a:	f000 f83b 	bl	80015e4 <XMC_I2C_CH_SetBaudrateEx>
  }


  /* Enable transfer buffer */
  channel->TCSR = ((uint32_t)SET_TDV << (uint32_t)USIC_CH_TCSR_TDEN_Pos) | USIC_CH_TCSR_TDSSM_Msk;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001574:	639a      	str	r2, [r3, #56]	; 0x38

  /* Clear status flags */
  channel->PSCR = 0xFFFFFFFFU;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f04f 32ff 	mov.w	r2, #4294967295
 800157c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Disable parity generation */
  channel->CCR = 0x0U;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2200      	movs	r2, #0
 8001582:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	073f0303 	.word	0x073f0303

08001590 <XMC_I2C_CH_SetSlaveAddress>:

/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	807b      	strh	r3, [r7, #2]
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 80015a2:	f5b3 4ff0 	cmp.w	r3, #30720	; 0x7800
 80015a6:	d10e      	bne.n	80015c6 <XMC_I2C_CH_SetSlaveAddress+0x36>
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	041b      	lsls	r3, r3, #16
 80015b0:	887a      	ldrh	r2, [r7, #2]
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	431a      	orrs	r2, r3
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
 80015b6:	887b      	ldrh	r3, [r7, #2]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	f403 437e 	and.w	r3, r3, #65024	; 0xfe00
 80015be:	431a      	orrs	r2, r3
/* Sets the slave address */
void XMC_I2C_CH_SetSlaveAddress(XMC_USIC_CH_t *const channel, const uint16_t address)
{
  if ((address & XMC_I2C_10BIT_ADDR_MASK) == XMC_I2C_10BIT_ADDR_GROUP)
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80015c4:	e008      	b.n	80015d8 <XMC_I2C_CH_SetSlaveAddress+0x48>
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ca:	0c1b      	lsrs	r3, r3, #16
 80015cc:	041b      	lsls	r3, r3, #16
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	0212      	lsls	r2, r2, #8
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
                           (address & 0x00ffU) | ((address << 1) & 0xfe00U);
  }
  else
  {
    channel->PCR_IICMode = (channel->PCR_IICMode & (uint32_t)~USIC_CH_PCR_IICMode_SLAD_Msk) |
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	63da      	str	r2, [r3, #60]	; 0x3c
                           ((uint32_t)address) << XMC_I2C_7BIT_ADDR_Pos;
  }
}
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop

080015e4 <XMC_I2C_CH_SetBaudrateEx>:
  return status;
}

/* Sets the baudrate and oversampling based on standard speed or fast speed */
XMC_I2C_CH_STATUS_t XMC_I2C_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, uint32_t rate, bool normal_divider_mode)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	4613      	mov	r3, r2
 80015f0:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_STATUS_t status;

  if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_STANDARD)
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	4a20      	ldr	r2, [pc, #128]	; (8001678 <XMC_I2C_CH_SetBaudrateEx+0x94>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d819      	bhi.n	800162e <XMC_I2C_CH_SetBaudrateEx+0x4a>
  {
    channel->PCR_IICMode &= (uint32_t)~USIC_CH_PCR_IICMode_STIM_Msk;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <XMC_I2C_CH_SetBaudrateEx+0x3a>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	4619      	mov	r1, r3
 8001612:	220a      	movs	r2, #10
 8001614:	f000 f9f6 	bl	8001a04 <XMC_USIC_CH_SetBaudrateEx>
 8001618:	4603      	mov	r3, r0
 800161a:	75fb      	strb	r3, [r7, #23]
 800161c:	e027      	b.n	800166e <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_STANDARD);
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	220a      	movs	r2, #10
 8001624:	f000 f97c 	bl	8001920 <XMC_USIC_CH_SetBaudrate>
 8001628:	4603      	mov	r3, r0
 800162a:	75fb      	strb	r3, [r7, #23]
 800162c:	e01f      	b.n	800166e <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else if (rate <= (uint32_t)XMC_I2C_CH_MAX_SPEED_FAST)
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	4a12      	ldr	r2, [pc, #72]	; (800167c <XMC_I2C_CH_SetBaudrateEx+0x98>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d819      	bhi.n	800166a <XMC_I2C_CH_SetBaudrateEx+0x86>
  {
    channel->PCR_IICMode |= (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	63da      	str	r2, [r3, #60]	; 0x3c
    if (normal_divider_mode)
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d008      	beq.n	800165a <XMC_I2C_CH_SetBaudrateEx+0x76>
    {
      status = XMC_USIC_CH_SetBaudrateEx(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	4619      	mov	r1, r3
 800164e:	2219      	movs	r2, #25
 8001650:	f000 f9d8 	bl	8001a04 <XMC_USIC_CH_SetBaudrateEx>
 8001654:	4603      	mov	r3, r0
 8001656:	75fb      	strb	r3, [r7, #23]
 8001658:	e009      	b.n	800166e <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
    else
    {
      /* Fractional divider mode */
      status = XMC_USIC_CH_SetBaudrate(channel, rate, (uint32_t)XMC_I2C_CH_CLOCK_OVERSAMPLING_FAST);
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	2219      	movs	r2, #25
 8001660:	f000 f95e 	bl	8001920 <XMC_USIC_CH_SetBaudrate>
 8001664:	4603      	mov	r3, r0
 8001666:	75fb      	strb	r3, [r7, #23]
 8001668:	e001      	b.n	800166e <XMC_I2C_CH_SetBaudrateEx+0x8a>
    }
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	75fb      	strb	r3, [r7, #23]
  }

  return (XMC_I2C_CH_STATUS_t)status;
 800166e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	000186a0 	.word	0x000186a0
 800167c:	00061a80 	.word	0x00061a80

08001680 <XMC_I2C_CH_MasterStart>:

/* Sends master start condition along with read/write command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStart(XMC_USIC_CH_t *const channel, const uint16_t addr, const XMC_I2C_CH_CMD_t command)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
 800168c:	4613      	mov	r3, r2
 800168e:	707b      	strb	r3, [r7, #1]
  uint32_t temp;

  temp = addr | (uint32_t)XMC_I2C_CH_TDF_MASTER_START;
 8001690:	887b      	ldrh	r3, [r7, #2]
 8001692:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001696:	b29b      	uxth	r3, r3
 8001698:	60fb      	str	r3, [r7, #12]
  if (command == XMC_I2C_CH_CMD_READ)
 800169a:	787b      	ldrb	r3, [r7, #1]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d103      	bne.n	80016a8 <XMC_I2C_CH_MasterStart+0x28>
  {
    temp |= 0x1U;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	60fb      	str	r3, [r7, #12]
  }

  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80016ae:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d110      	bne.n	80016d8 <XMC_I2C_CH_MasterStart+0x58>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80016b6:	bf00      	nop
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff ff19 	bl	80014f0 <XMC_USIC_CH_GetTransmitBufferStatus>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b80      	cmp	r3, #128	; 0x80
 80016c2:	d0f9      	beq.n	80016b8 <XMC_I2C_CH_MasterStart+0x38>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ca:	f7ff ff21 	bl	8001510 <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = temp;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68fa      	ldr	r2, [r7, #12]
 80016d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80016d6:	e003      	b.n	80016e0 <XMC_I2C_CH_MasterStart+0x60>
  }
  else
  {
    channel->IN[0U] = temp;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop

080016e8 <XMC_I2C_CH_MasterStop>:
  }
}

/* Sends master stop command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterStop(XMC_USIC_CH_t *const channel)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80016f6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d111      	bne.n	8001722 <XMC_I2C_CH_MasterStop+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80016fe:	bf00      	nop
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fef5 	bl	80014f0 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001706:	4603      	mov	r3, r0
 8001708:	2b80      	cmp	r3, #128	; 0x80
 800170a:	d0f9      	beq.n	8001700 <XMC_I2C_CH_MasterStop+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001712:	f7ff fefd 	bl	8001510 <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800171c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001720:	e004      	b.n	800172c <XMC_I2C_CH_MasterStop+0x44>
  }
  else
  {
    channel->IN[0U] = (uint32_t)XMC_I2C_CH_TDF_MASTER_STOP;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001728:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop

08001734 <XMC_I2C_CH_MasterTransmit>:

/* Sends master send command along with data to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterTransmit(XMC_USIC_CH_t *const channel, const uint8_t data)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	460b      	mov	r3, r1
 800173e:	70fb      	strb	r3, [r7, #3]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001746:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d110      	bne.n	8001770 <XMC_I2C_CH_MasterTransmit+0x3c>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 800174e:	bf00      	nop
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fecd 	bl	80014f0 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001756:	4603      	mov	r3, r0
 8001758:	2b80      	cmp	r3, #128	; 0x80
 800175a:	d0f9      	beq.n	8001750 <XMC_I2C_CH_MasterTransmit+0x1c>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001762:	f7ff fed5 	bl	8001510 <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001766:	78fa      	ldrb	r2, [r7, #3]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800176e:	e003      	b.n	8001778 <XMC_I2C_CH_MasterTransmit+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_SEND | data;
 8001770:	78fa      	ldrb	r2, [r7, #3]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop

08001780 <XMC_I2C_CH_MasterReceiveAck>:
  }
}

/* Sends master receive ack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveAck(XMC_USIC_CH_t *const channel)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800178e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d111      	bne.n	80017ba <XMC_I2C_CH_MasterReceiveAck+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001796:	bf00      	nop
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff fea9 	bl	80014f0 <XMC_USIC_CH_GetTransmitBufferStatus>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b80      	cmp	r3, #128	; 0x80
 80017a2:	d0f9      	beq.n	8001798 <XMC_I2C_CH_MasterReceiveAck+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017aa:	f7ff feb1 	bl	8001510 <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80017b8:	e004      	b.n	80017c4 <XMC_I2C_CH_MasterReceiveAck+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_ACK;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop

080017cc <XMC_I2C_CH_MasterReceiveNack>:

/* Sends master receive nack command to IN/TBUF register based on FIFO/non-FIFO modes. */
void XMC_I2C_CH_MasterReceiveNack(XMC_USIC_CH_t *const channel)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0U)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80017da:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d111      	bne.n	8001806 <XMC_I2C_CH_MasterReceiveNack+0x3a>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80017e2:	bf00      	nop
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff fe83 	bl	80014f0 <XMC_USIC_CH_GetTransmitBufferStatus>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b80      	cmp	r3, #128	; 0x80
 80017ee:	d0f9      	beq.n	80017e4 <XMC_I2C_CH_MasterReceiveNack+0x18>
    {
      /* check TDV, wait until TBUF is ready */
    }

    /* clear PSR_TBIF */
    XMC_I2C_CH_ClearStatusFlag(channel, (uint32_t)XMC_I2C_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017f6:	f7ff fe8b 	bl	8001510 <XMC_I2C_CH_ClearStatusFlag>

    channel->TBUF[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001800:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001804:	e004      	b.n	8001810 <XMC_I2C_CH_MasterReceiveNack+0x44>
  }
  else
  {
    channel->IN[0] = (uint32_t)XMC_I2C_CH_TDF_MASTER_RECEIVE_NACK;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f44f 7240 	mov.w	r2, #768	; 0x300
 800180c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop

08001818 <XMC_I2C_CH_GetReceivedData>:

/* Reads the data from RBUF if FIFO size is 0 otherwise from OUTR. */
uint8_t XMC_I2C_CH_GetReceivedData(const XMC_USIC_CH_t *const channel)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint8_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001826:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d103      	bne.n	8001836 <XMC_I2C_CH_GetReceivedData+0x1e>
  {
    retval = (uint8_t)channel->RBUF;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001832:	73fb      	strb	r3, [r7, #15]
 8001834:	e003      	b.n	800183e <XMC_I2C_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint8_t)channel->OUTR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800183c:	73fb      	strb	r3, [r7, #15]
  }

  return retval;
 800183e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3714      	adds	r7, #20
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <XMC_I2C_CH_DisableEvent>:
  channel->CCR |= (event & 0x1fc00U);
  channel->PCR_IICMode |= ((event) & 0x41fc0000U);
}

void XMC_I2C_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event & 0x1fc00U);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 8001860:	43db      	mvns	r3, r3
 8001862:	401a      	ands	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_IICMode &= (uint32_t)~((event) & 0x41fc0000U);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	4b05      	ldr	r3, [pc, #20]	; (8001884 <XMC_I2C_CH_DisableEvent+0x38>)
 8001870:	400b      	ands	r3, r1
 8001872:	43db      	mvns	r3, r3
 8001874:	401a      	ands	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	41fc0000 	.word	0x41fc0000

08001888 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <XMC_USIC_CH_Enable+0x74>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d003      	beq.n	80018a0 <XMC_USIC_CH_Enable+0x18>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a19      	ldr	r2, [pc, #100]	; (8001900 <XMC_USIC_CH_Enable+0x78>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d103      	bne.n	80018a8 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 80018a0:	4818      	ldr	r0, [pc, #96]	; (8001904 <XMC_USIC_CH_Enable+0x7c>)
 80018a2:	f000 f9f1 	bl	8001c88 <XMC_USIC_Enable>
 80018a6:	e016      	b.n	80018d6 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a17      	ldr	r2, [pc, #92]	; (8001908 <XMC_USIC_CH_Enable+0x80>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d003      	beq.n	80018b8 <XMC_USIC_CH_Enable+0x30>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a16      	ldr	r2, [pc, #88]	; (800190c <XMC_USIC_CH_Enable+0x84>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d103      	bne.n	80018c0 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 80018b8:	4815      	ldr	r0, [pc, #84]	; (8001910 <XMC_USIC_CH_Enable+0x88>)
 80018ba:	f000 f9e5 	bl	8001c88 <XMC_USIC_Enable>
 80018be:	e00a      	b.n	80018d6 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a14      	ldr	r2, [pc, #80]	; (8001914 <XMC_USIC_CH_Enable+0x8c>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d003      	beq.n	80018d0 <XMC_USIC_CH_Enable+0x48>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4a13      	ldr	r2, [pc, #76]	; (8001918 <XMC_USIC_CH_Enable+0x90>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d102      	bne.n	80018d6 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 80018d0:	4812      	ldr	r0, [pc, #72]	; (800191c <XMC_USIC_CH_Enable+0x94>)
 80018d2:	f000 f9d9 	bl	8001c88 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2203      	movs	r2, #3
 80018da:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 80018dc:	bf00      	nop
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f9      	beq.n	80018de <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f023 020f 	bic.w	r2, r3, #15
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40030000 	.word	0x40030000
 8001900:	40030200 	.word	0x40030200
 8001904:	40030008 	.word	0x40030008
 8001908:	48020000 	.word	0x48020000
 800190c:	48020200 	.word	0x48020200
 8001910:	48020008 	.word	0x48020008
 8001914:	48024000 	.word	0x48024000
 8001918:	48024200 	.word	0x48024200
 800191c:	48024008 	.word	0x48024008

08001920 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08e      	sub	sp, #56	; 0x38
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]

  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	2b63      	cmp	r3, #99	; 0x63
 8001930:	d95a      	bls.n	80019e8 <XMC_USIC_CH_SetBaudrate+0xc8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d057      	beq.n	80019e8 <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 8001938:	f7ff fa18 	bl	8000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 800193c:	4602      	mov	r2, r0
 800193e:	4b2f      	ldr	r3, [pc, #188]	; (80019fc <XMC_USIC_CH_SetBaudrate+0xdc>)
 8001940:	fba3 2302 	umull	r2, r3, r3, r2
 8001944:	095b      	lsrs	r3, r3, #5
 8001946:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	4a2c      	ldr	r2, [pc, #176]	; (80019fc <XMC_USIC_CH_SetBaudrate+0xdc>)
 800194c:	fba2 2303 	umull	r2, r3, r2, r3
 8001950:	095b      	lsrs	r3, r3, #5
 8001952:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1024U;
 8001954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 800195a:	2301      	movs	r3, #1
 800195c:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 800195e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001962:	627b      	str	r3, [r7, #36]	; 0x24

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 8001964:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001968:	633b      	str	r3, [r7, #48]	; 0x30
 800196a:	e022      	b.n	80019b2 <XMC_USIC_CH_SetBaudrate+0x92>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 800196c:	6a3b      	ldr	r3, [r7, #32]
 800196e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001970:	fb02 f203 	mul.w	r2, r2, r3
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001980:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	0a9b      	lsrs	r3, r3, #10
 8001986:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800198e:	617b      	str	r3, [r7, #20]

      if ((pdiv_int <= 1024U) && (pdiv_frac < pdiv_frac_min))
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001996:	d809      	bhi.n	80019ac <XMC_USIC_CH_SetBaudrate+0x8c>
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	429a      	cmp	r2, r3
 800199e:	d205      	bcs.n	80019ac <XMC_USIC_CH_SetBaudrate+0x8c>
      {
        pdiv_frac_min = pdiv_frac;
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 80019a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1024U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 80019ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ae:	3b01      	subs	r3, #1
 80019b0:	633b      	str	r3, [r7, #48]	; 0x30
 80019b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1d9      	bne.n	800196c <XMC_USIC_CH_SetBaudrate+0x4c>
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);
 80019b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ba:	3b01      	subs	r3, #1
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 80019bc:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	611a      	str	r2, [r3, #16]
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	4b0d      	ldr	r3, [pc, #52]	; (8001a00 <XMC_USIC_CH_SetBaudrate+0xe0>)
 80019ca:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	3a01      	subs	r2, #1
 80019d0:	0292      	lsls	r2, r2, #10
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 80019d2:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 80019d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d6:	3b01      	subs	r3, #1
 80019d8:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 80019da:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80019e6:	e002      	b.n	80019ee <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  return status;
 80019ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3738      	adds	r7, #56	; 0x38
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	51eb851f 	.word	0x51eb851f
 8001a00:	fc0080ef 	.word	0xfc0080ef

08001a04 <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08c      	sub	sp, #48	; 0x30
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 8001a10:	f7ff f9ac 	bl	8000d6c <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001a14:	4603      	mov	r3, r0
 8001a16:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	fb02 f303 	mul.w	r3, r2, r3
 8001a20:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 8001a22:	2301      	movs	r3, #1
 8001a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 8001a26:	6a3a      	ldr	r2, [r7, #32]
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	dd5f      	ble.n	8001aee <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 8001a2e:	6a3a      	ldr	r2, [r7, #32]
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 8001a38:	e010      	b.n	8001a5c <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 8001a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	fb02 f303 	mul.w	r3, r2, r3
 8001a48:	461a      	mov	r2, r3
 8001a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a4c:	fb03 f302 	mul.w	r3, r3, r2
 8001a50:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 8001a52:	6a3a      	ldr	r2, [r7, #32]
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a5a:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 8001a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d8e9      	bhi.n	8001a3a <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 8001a66:	6a3a      	ldr	r2, [r7, #32]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a6c:	fb01 f303 	mul.w	r3, r1, r3
 8001a70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a72:	fb01 f303 	mul.w	r3, r1, r3
 8001a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a7a:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 8001a7c:	6a3a      	ldr	r2, [r7, #32]
 8001a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a80:	3301      	adds	r3, #1
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	fb01 f303 	mul.w	r3, r1, r3
 8001a88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a8a:	fb01 f303 	mul.w	r3, r1, r3
 8001a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001a9e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001aa2:	68b9      	ldr	r1, [r7, #8]
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	1acb      	subs	r3, r1, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	bfb8      	it	lt
 8001aac:	425b      	neglt	r3, r3
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	da02      	bge.n	8001ab8 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 8001ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8001ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aba:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001abe:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 8001ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ac2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	695a      	ldr	r2, [r3, #20]
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 8001ad0:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	3a01      	subs	r2, #1
 8001ad6:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001ad8:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);
 8001ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001adc:	3b01      	subs	r3, #1
 8001ade:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001ae0:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001aec:	e002      	b.n	8001af4 <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 8001af4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3730      	adds	r7, #48	; 0x30
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	fc0080ef 	.word	0xfc0080ef

08001b04 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001b1a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 8001b2c:	4013      	ands	r3, r2
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	0211      	lsls	r1, r2, #8
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	4311      	orrs	r1, r2
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 8001b36:	79fa      	ldrb	r2, [r7, #7]
 8001b38:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8001b3a:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
 8001b3c:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                              USIC_CH_TBCTR_DPTR_Msk |
                              USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                              (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                              ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	f8ffc0c0 	.word	0xf8ffc0c0

08001b54 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	4613      	mov	r3, r2
 8001b62:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001b6a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 8001b7c:	4013      	ands	r3, r2
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	0211      	lsls	r1, r2, #8
 8001b82:	68ba      	ldr	r2, [r7, #8]
 8001b84:	4311      	orrs	r1, r2
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 8001b86:	79fa      	ldrb	r2, [r7, #7]
 8001b88:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                               USIC_CH_RBCTR_DPTR_Msk |
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 8001b8a:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                               USIC_CH_RBCTR_LOF_Msk)) |
                              ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                               (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                               ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                               (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	efffc0c0 	.word	0xefffc0c0

08001ba8 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_FIFO_SIZE_t size,
    const uint32_t limit)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	72fb      	strb	r3, [r7, #11]
  XMC_UNUSED_ARG(size);

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001bbc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
                              (limit << USIC_CH_RBCTR_LIMIT_Pos));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	021b      	lsls	r3, r3, #8
    const XMC_USIC_CH_FIFO_SIZE_t size,
    const uint32_t limit)
{
  XMC_UNUSED_ARG(size);

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                              (limit << USIC_CH_RBCTR_LIMIT_Pos));
}
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop

08001bd8 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	460b      	mov	r3, r1
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	699a      	ldr	r2, [r3, #24]
 8001bea:	7afb      	ldrb	r3, [r7, #11]
 8001bec:	2107      	movs	r1, #7
 8001bee:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	401a      	ands	r2, r3
                             (service_request << (uint32_t)interrupt_node));
 8001bf6:	7afb      	ldrb	r3, [r7, #11]
 8001bf8:	6879      	ldr	r1, [r7, #4]
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	619a      	str	r2, [r3, #24]
                             (service_request << (uint32_t)interrupt_node));
}
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop

08001c10 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	607a      	str	r2, [r7, #4]
 8001c1c:	72fb      	strb	r3, [r7, #11]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001c24:	7afb      	ldrb	r3, [r7, #11]
 8001c26:	2107      	movs	r1, #7
 8001c28:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	401a      	ands	r2, r3
                              (service_request << (uint32_t)interrupt_node));
 8001c30:	7afb      	ldrb	r3, [r7, #11]
 8001c32:	6879      	ldr	r1, [r7, #4]
 8001c34:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                              (service_request << (uint32_t)interrupt_node));
}
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	460b      	mov	r3, r1
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	72fb      	strb	r3, [r7, #11]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8001c60:	7afb      	ldrb	r3, [r7, #11]
 8001c62:	2107      	movs	r1, #7
 8001c64:	fa01 f303 	lsl.w	r3, r1, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	401a      	ands	r2, r3
                              (service_request << (uint32_t)interrupt_node));
 8001c6c:	7afb      	ldrb	r3, [r7, #11]
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001c74:	431a      	orrs	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                              (service_request << (uint32_t)interrupt_node));
}
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop

08001c88 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a18      	ldr	r2, [pc, #96]	; (8001cf4 <XMC_USIC_Enable+0x6c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d10c      	bne.n	8001cb2 <XMC_USIC_Enable+0x2a>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8001c98:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001c9c:	f7ff f826 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 8001ca0:	bf00      	nop
 8001ca2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ca6:	f7ff f83d 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1f8      	bne.n	8001ca2 <XMC_USIC_Enable+0x1a>
 8001cb0:	e01c      	b.n	8001cec <XMC_USIC_Enable+0x64>
#endif
  }
#if defined(USIC1)
  else if (usic == USIC1)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a10      	ldr	r2, [pc, #64]	; (8001cf8 <XMC_USIC_Enable+0x70>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d10a      	bne.n	8001cd0 <XMC_USIC_Enable+0x48>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8001cba:	4810      	ldr	r0, [pc, #64]	; (8001cfc <XMC_USIC_Enable+0x74>)
 8001cbc:	f7ff f816 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 8001cc0:	bf00      	nop
 8001cc2:	480e      	ldr	r0, [pc, #56]	; (8001cfc <XMC_USIC_Enable+0x74>)
 8001cc4:	f7ff f82e 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1f9      	bne.n	8001cc2 <XMC_USIC_Enable+0x3a>
 8001cce:	e00d      	b.n	8001cec <XMC_USIC_Enable+0x64>
#endif
  }
#endif
#if defined(USIC2)
  else if (usic == USIC2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4a0b      	ldr	r2, [pc, #44]	; (8001d00 <XMC_USIC_Enable+0x78>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d109      	bne.n	8001cec <XMC_USIC_Enable+0x64>
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC2));
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8001cd8:	480a      	ldr	r0, [pc, #40]	; (8001d04 <XMC_USIC_Enable+0x7c>)
 8001cda:	f7ff f807 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC2));
 8001cde:	bf00      	nop
 8001ce0:	4808      	ldr	r0, [pc, #32]	; (8001d04 <XMC_USIC_Enable+0x7c>)
 8001ce2:	f7ff f81f 	bl	8000d24 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f9      	bne.n	8001ce0 <XMC_USIC_Enable+0x58>
#endif
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40030008 	.word	0x40030008
 8001cf8:	48020008 	.word	0x48020008
 8001cfc:	10000080 	.word	0x10000080
 8001d00:	48024008 	.word	0x48024008
 8001d04:	10000100 	.word	0x10000100

08001d08 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
    const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 8001d12:	783b      	ldrb	r3, [r7, #0]
 8001d14:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	461a      	mov	r2, r3
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
 8001d1c:	78bb      	ldrb	r3, [r7, #2]
 8001d1e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 8001d32:	78fb      	ldrb	r3, [r7, #3]
 8001d34:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 8001d46:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos) |
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
 8001d48:	78fb      	ldrb	r3, [r7, #3]
 8001d4a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
                ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
 8001d52:	4313      	orrs	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
}
 8001d6a:	3714      	adds	r7, #20
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundEnableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR |= (uint32_t)VADC_G_ARBPR_ASEN2_Msk;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d82:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop

08001d98 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_BackgroundEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_BackgroundDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_BackgroundDisableArbitrationSlot:Wrong Group Pointer",  XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN2_Msk);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001da6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop

08001dbc <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	f7fe ff93 	bl	8000cec <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
}
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
#if (UC_SERIES == XMC14)
  XMC_SCU_CLOCK_SetAdcClockSrc(XMC_SCU_CLOCK_ADCCLKSRC_48MHZ);
#endif

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
 8001dd2:	f7ff fff3 	bl	8001dbc <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	695a      	ldr	r2, [r3, #20]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop

08001e1c <XMC_VADC_GLOBAL_InputClassInit>:

/* API to Set the Global IClass registers*/
void XMC_VADC_GLOBAL_InputClassInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CLASS_t config,
                                    const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	603b      	str	r3, [r7, #0]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	71fb      	strb	r3, [r7, #7]
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong Conversion Type", ((conv_type) <= XMC_VADC_GROUP_CONV_EMUX))
  XMC_ASSERT("XMC_VADC_GLOBAL_InputClassInit:Wrong ICLASS set number", (set_num < XMC_VADC_MAX_ICLASS_SET))

#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  if (conv_type == XMC_VADC_GROUP_CONV_STD )
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d109      	bne.n	8001e46 <XMC_VADC_GLOBAL_InputClassInit+0x2a>
  {
#endif
    XMC_UNUSED_ARG(conv_type);
    global_ptr->GLOBICLASS[set_num] = config.globiclass &
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	f240 731f 	movw	r3, #1823	; 0x71f
 8001e38:	4013      	ands	r3, r2
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	6839      	ldr	r1, [r7, #0]
 8001e3e:	3128      	adds	r1, #40	; 0x28
 8001e40:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001e44:	e007      	b.n	8001e56 <XMC_VADC_GLOBAL_InputClassInit+0x3a>
                                      (uint32_t)(VADC_GLOBICLASS_CMS_Msk | VADC_GLOBICLASS_STCS_Msk);
#if(XMC_VADC_EMUX_AVAILABLE == 1U)
  }
  else
  {
    global_ptr->GLOBICLASS[set_num] = config.globiclass & (uint32_t)(VADC_GLOBICLASS_CME_Msk | VADC_GLOBICLASS_STCE_Msk);
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <XMC_VADC_GLOBAL_InputClassInit+0x44>)
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	6839      	ldr	r1, [r7, #0]
 8001e50:	3128      	adds	r1, #40	; 0x28
 8001e52:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
#endif
}
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	071f0000 	.word	0x071f0000

08001e64 <XMC_VADC_GLOBAL_StartupCalibration>:

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]
 8001e80:	e017      	b.n	8001eb2 <XMC_VADC_GLOBAL_StartupCalibration+0x4e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	4a0f      	ldr	r2, [pc, #60]	; (8001ec4 <XMC_VADC_GLOBAL_StartupCalibration+0x60>)
 8001e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8a:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001e92:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d008      	beq.n	8001eac <XMC_VADC_GLOBAL_StartupCalibration+0x48>
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001e9a:	e000      	b.n	8001e9e <XMC_VADC_GLOBAL_StartupCalibration+0x3a>
      {
        __NOP();
 8001e9c:	bf00      	nop
      while ((group_ptr->ARBCFG & (uint32_t)VADC_G_ARBCFG_CALS_Msk) == 0)
      {
        __NOP();
      }
#endif
      while ((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d1f7      	bne.n	8001e9c <XMC_VADC_GLOBAL_StartupCalibration+0x38>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	73fb      	strb	r3, [r7, #15]
 8001eb2:	7bfb      	ldrb	r3, [r7, #15]
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	d9e4      	bls.n	8001e82 <XMC_VADC_GLOBAL_StartupCalibration+0x1e>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    __NOP();
  }
#endif
}
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	08008388 	.word	0x08008388

08001ec8 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>:
  global_ptr->GLOBEVNP |= (uint32_t)(node << VADC_GLOBEVNP_REV0NP_Pos);
}

/* API to bind request source event with a service request line */
void XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(XMC_VADC_GLOBAL_t *const global_ptr, XMC_VADC_SR_t sr)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	70fb      	strb	r3, [r7, #3]
  uint32_t node;

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode:Wrong Module Pointer", (global_ptr == VADC))

  if (sr >= XMC_VADC_SR_SHARED_SR0)
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	2b03      	cmp	r3, #3
 8001ed8:	d903      	bls.n	8001ee2 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1a>
  {
    node = (uint32_t)sr - (uint32_t)XMC_VADC_SR_SHARED_SR0;
 8001eda:	78fb      	ldrb	r3, [r7, #3]
 8001edc:	3b04      	subs	r3, #4
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	e001      	b.n	8001ee6 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode+0x1e>
  }
  else
  {
    node = (uint32_t)sr;
 8001ee2:	78fb      	ldrb	r3, [r7, #3]
 8001ee4:	60fb      	str	r3, [r7, #12]
  }

  global_ptr->GLOBEVNP &= ~((uint32_t)VADC_GLOBEVNP_SEV0NP_Msk);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001eec:	f023 020f 	bic.w	r2, r3, #15
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  global_ptr->GLOBEVNP |= (uint32_t) (node << VADC_GLOBEVNP_SEV0NP_Pos);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <XMC_VADC_GROUP_Init>:

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	6859      	ldr	r1, [r3, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	2300      	movs	r3, #0
 8001f24:	f000 f828 	bl	8001f78 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	6859      	ldr	r1, [r3, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	2300      	movs	r3, #0
 8001f32:	f000 f821 	bl	8001f78 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	6899      	ldr	r1, [r3, #8]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2301      	movs	r3, #1
 8001f40:	f000 f81a 	bl	8001f78 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	6899      	ldr	r1, [r3, #8]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	f000 f813 	bl	8001f78 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	691a      	ldr	r2, [r3, #16]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  group_ptr->BOUND = config->g_bound;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr, config->emux_config);
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	6819      	ldr	r1, [r3, #0]
 8001f6c:	f7ff fecc 	bl	8001d08 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop

08001f78 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                   const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b08d      	sub	sp, #52	; 0x34
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4613      	mov	r3, r2
 8001f86:	71fb      	strb	r3, [r7, #7]

  /*
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d113      	bne.n	8001fb6 <XMC_VADC_GROUP_InputClassInit+0x3e>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
 8001f8e:	2308      	movs	r3, #8
 8001f90:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
 8001f92:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001f96:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
 8001f9c:	231f      	movs	r3, #31
 8001f9e:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
 8001fa0:	7a3b      	ldrb	r3, [r7, #8]
 8001fa2:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
 8001faa:	7a7b      	ldrb	r3, [r7, #9]
 8001fac:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	76fb      	strb	r3, [r7, #27]
 8001fb4:	e013      	b.n	8001fde <XMC_VADC_GROUP_InputClassInit+0x66>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
 8001fb6:	2318      	movs	r3, #24
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
 8001fba:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
 8001fc0:	2310      	movs	r3, #16
 8001fc2:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
 8001fc4:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
 8001fc8:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
 8001fca:	7abb      	ldrb	r3, [r7, #10]
 8001fcc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
 8001fd4:	7afb      	ldrb	r3, [r7, #11]
 8001fd6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	76fb      	strb	r3, [r7, #27]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	3228      	adds	r2, #40	; 0x28
 8001fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe8:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	43db      	mvns	r3, r3
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
 8001ff4:	7efa      	ldrb	r2, [r7, #27]
 8001ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
 8002002:	6a3b      	ldr	r3, [r7, #32]
 8002004:	43db      	mvns	r3, r3
 8002006:	697a      	ldr	r2, [r7, #20]
 8002008:	4013      	ands	r3, r2
 800200a:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
 800200c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	4313      	orrs	r3, r2
 8002018:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	3228      	adds	r2, #40	; 0x28
 8002020:	6979      	ldr	r1, [r7, #20]
 8002022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002026:	3734      	adds	r7, #52	; 0x34
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	70fb      	strb	r3, [r7, #3]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002042:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f023 0303 	bic.w	r3, r3, #3
 800204a:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
 800204c:	78fb      	ldrb	r3, [r7, #3]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	4313      	orrs	r3, r2
 8002052:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop

08002068 <XMC_VADC_GLOBAL_BackgroundInit>:
}
#endif

/* API to initialize background scan request source hardware */
void XMC_VADC_GLOBAL_BackgroundInit(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_BACKGROUND_CONFIG_t *config)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002072:	2300      	movs	r3, #0
 8002074:	75fb      	strb	r3, [r7, #23]
 8002076:	e009      	b.n	800208c <XMC_VADC_GLOBAL_BackgroundInit+0x24>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 8002078:	7dfb      	ldrb	r3, [r7, #23]
 800207a:	4a39      	ldr	r2, [pc, #228]	; (8002160 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 800207c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff fe89 	bl	8001d98 <XMC_VADC_GROUP_BackgroundDisableArbitrationSlot>
#endif

  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundInit:Wrong Module Pointer", (global_ptr == VADC))

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002086:	7dfb      	ldrb	r3, [r7, #23]
 8002088:	3301      	adds	r3, #1
 800208a:	75fb      	strb	r3, [r7, #23]
 800208c:	7dfb      	ldrb	r3, [r7, #23]
 800208e:	2b03      	cmp	r3, #3
 8002090:	d9f2      	bls.n	8002078 <XMC_VADC_GLOBAL_BackgroundInit+0x10>
  {
    XMC_VADC_GROUP_BackgroundDisableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }

  conv_start_mask = (uint32_t) 0;
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <XMC_VADC_GLOBAL_BackgroundInit+0x42>
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
 80020a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020a8:	613b      	str	r3, [r7, #16]
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]
 80020ae:	e021      	b.n	80020f4 <XMC_VADC_GLOBAL_BackgroundInit+0x8c>
  {
    reg = g_xmc_vadc_group_array[i]->ARBPR;
 80020b0:	7dfb      	ldrb	r3, [r7, #23]
 80020b2:	4a2b      	ldr	r2, [pc, #172]	; (8002160 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 80020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020bc:	60fb      	str	r3, [r7, #12]

    reg &= ~(uint32_t)(VADC_G_ARBPR_PRIO2_Msk);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020c4:	60fb      	str	r3, [r7, #12]

    /* Program the priority of the request source */
    reg |= (uint32_t)((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO2_Pos);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]

    /* Program the start mode */
    reg |= conv_start_mask;
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4313      	orrs	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]

    g_xmc_vadc_group_array[i]->ARBPR = reg;
 80020e0:	7dfb      	ldrb	r3, [r7, #23]
 80020e2:	4a1f      	ldr	r2, [pc, #124]	; (8002160 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 80020e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
  {
    conv_start_mask = (uint32_t)VADC_G_ARBPR_CSM2_Msk;
  }

  for (i = 0U; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 80020ee:	7dfb      	ldrb	r3, [r7, #23]
 80020f0:	3301      	adds	r3, #1
 80020f2:	75fb      	strb	r3, [r7, #23]
 80020f4:	7dfb      	ldrb	r3, [r7, #23]
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d9da      	bls.n	80020b0 <XMC_VADC_GLOBAL_BackgroundInit+0x48>

  }
#endif

  /* program BRSCTRL register */
  global_ptr->BRSCTRL = (uint32_t)(config->asctrl | (uint32_t)VADC_BRSCTRL_XTWC_Msk | (uint32_t)VADC_BRSCTRL_GTWC_Msk);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* program BRSMR register */
  global_ptr->BRSMR = (uint32_t)((config->asmr) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_BRSMR_ENGT_Pos));
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode))
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	b2db      	uxtb	r3, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d107      	bne.n	8002138 <XMC_VADC_GLOBAL_BackgroundInit+0xd0>
  {
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800212e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 8002138:	2300      	movs	r3, #0
 800213a:	75fb      	strb	r3, [r7, #23]
 800213c:	e009      	b.n	8002152 <XMC_VADC_GLOBAL_BackgroundInit+0xea>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
 800213e:	7dfb      	ldrb	r3, [r7, #23]
 8002140:	4a07      	ldr	r2, [pc, #28]	; (8002160 <XMC_VADC_GLOBAL_BackgroundInit+0xf8>)
 8002142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff fe14 	bl	8001d74 <XMC_VADC_GROUP_BackgroundEnableArbitrationSlot>
    global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_RPTDIS_Msk;
  }
#endif

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
  for (i = (uint8_t)0; i < XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
 800214c:	7dfb      	ldrb	r3, [r7, #23]
 800214e:	3301      	adds	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
 8002152:	7dfb      	ldrb	r3, [r7, #23]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d9f2      	bls.n	800213e <XMC_VADC_GLOBAL_BackgroundInit+0xd6>
  {
    XMC_VADC_GROUP_BackgroundEnableArbitrationSlot((XMC_VADC_GROUP_t *)g_xmc_vadc_group_array[i]);
  }
#endif

}
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	08008388 	.word	0x08008388

08002164 <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                const XMC_VADC_CHANNEL_CONFIG_t *config)
{
 8002164:	b480      	push	{r7}
 8002166:	b089      	sub	sp, #36	; 0x24
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  prio  = (uint32_t)config->channel_priority;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	7a1b      	ldrb	r3, [r3, #8]
 8002174:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217c:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2201      	movs	r2, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	4013      	ands	r3, r2
 800218c:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	4313      	orrs	r3, r2
 800219a:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	7a5b      	ldrb	r3, [r3, #9]
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	db29      	blt.n	8002202 <XMC_VADC_GROUP_ChannelInit+0x9e>
  {
    mask = (uint32_t)0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d10a      	bne.n	80021ce <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
 80021b8:	2308      	movs	r3, #8
 80021ba:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80021c2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80021cc:	e00c      	b.n	80021e8 <XMC_VADC_GROUP_ChannelInit+0x84>
    }
    else if ((uint32_t)0 == ch_num)
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d109      	bne.n	80021e8 <XMC_VADC_GROUP_ChannelInit+0x84>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80021de:	f023 021f 	bic.w	r2, r3, #31
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	7a52      	ldrb	r2, [r2, #9]
 80021f2:	b251      	sxtb	r1, r2
 80021f4:	69fa      	ldr	r2, [r7, #28]
 80021f6:	fa01 f202 	lsl.w	r2, r1, r2
 80021fa:	431a      	orrs	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }

  group_ptr->BFL |= config->bfl;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	431a      	orrs	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6819      	ldr	r1, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	3280      	adds	r2, #128	; 0x80
 800221e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8002222:	3724      	adds	r7, #36	; 0x24
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8002234:	4b14      	ldr	r3, [pc, #80]	; (8002288 <_sbrk+0x5c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d102      	bne.n	8002242 <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <_sbrk+0x5c>)
 800223e:	4a13      	ldr	r2, [pc, #76]	; (800228c <_sbrk+0x60>)
 8002240:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8002242:	4b11      	ldr	r3, [pc, #68]	; (8002288 <_sbrk+0x5c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3303      	adds	r3, #3
 800224c:	f023 0303 	bic.w	r3, r3, #3
 8002250:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8002252:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <_sbrk+0x5c>)
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4413      	add	r3, r2
 800225a:	4a0d      	ldr	r2, [pc, #52]	; (8002290 <_sbrk+0x64>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d207      	bcs.n	8002270 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <_sbrk+0x5c>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4413      	add	r3, r2
 8002268:	4a07      	ldr	r2, [pc, #28]	; (8002288 <_sbrk+0x5c>)
 800226a:	6013      	str	r3, [r2, #0]
    return (base);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	e006      	b.n	800227e <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8002270:	f001 ffe4 	bl	800423c <__errno>
 8002274:	4602      	mov	r2, r0
 8002276:	230c      	movs	r3, #12
 8002278:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 800227a:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000370 	.word	0x20000370
 800228c:	200003a0 	.word	0x200003a0
 8002290:	2000ffc0 	.word	0x2000ffc0

08002294 <_init>:

/* Init */
void _init(void)
{}
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0c      	blt.n	80022cc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	4909      	ldr	r1, [pc, #36]	; (80022d8 <__NVIC_ClearPendingIRQ+0x38>)
 80022b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b8:	095b      	lsrs	r3, r3, #5
 80022ba:	79fa      	ldrb	r2, [r7, #7]
 80022bc:	f002 021f 	and.w	r2, r2, #31
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	3360      	adds	r3, #96	; 0x60
 80022c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100

080022dc <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	401a      	ands	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop

08002300 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800230c:	b2db      	uxtb	r3, r3
 800230e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002312:	b2db      	uxtb	r3, r3
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	431a      	orrs	r2, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	43db      	mvns	r3, r3
 8002358:	401a      	ands	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop

0800236c <XMC_USIC_CH_TXFIFO_IsFull>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800237a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800237e:	2b00      	cmp	r3, #0
 8002380:	bf14      	ite	ne
 8002382:	2301      	movne	r3, #1
 8002384:	2300      	moveq	r3, #0
 8002386:	b2db      	uxtb	r3, r3
}
 8002388:	4618      	mov	r0, r3
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80023a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	bf14      	ite	ne
 80023aa:	2301      	movne	r3, #1
 80023ac:	2300      	moveq	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	43db      	mvns	r3, r3
 80023d0:	401a      	ands	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop

080023e4 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	bf14      	ite	ne
 80023fa:	2301      	movne	r3, #1
 80023fc:	2300      	moveq	r3, #0
 80023fe:	b2db      	uxtb	r3, r3
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <XMC_I2C_CH_GetStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_ClearStatusFlag()\n\n
 */
__STATIC_INLINE uint32_t XMC_I2C_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  return (channel->PSR_IICMode);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 8002418:	4618      	mov	r0, r3
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <XMC_I2C_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_I2C_CH_GetStatusFlag()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, uint32_t flag)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  channel->PSCR |= flag;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <I2C_MASTER_SetRXFIFOTriggerLimit>:
 *
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_SetRXFIFOTriggerLimit(I2C_MASTER_t * const handle, const uint32_t size,
		                                              const uint32_t limit)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("I2C_MASTER_SetRXFIFOTriggerLimit: invalid handle", (handle != NULL));
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, (XMC_USIC_CH_FIFO_SIZE_t)size, limit);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	b2db      	uxtb	r3, r3
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	f7ff fba3 	bl	8001ba8 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
}
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <I2C_MASTER_IsTXFIFOFull>:
 *  }
 * }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsTXFIFOFull(const I2C_MASTER_t* const handle)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsTXFIFOFull: invalid handle", (handle != NULL));
  return XMC_USIC_CH_TXFIFO_IsFull(handle->channel);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff ff79 	bl	800236c <XMC_USIC_CH_TXFIFO_IsFull>
 800247a:	4603      	mov	r3, r0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <I2C_MASTER_IsRXFIFOEmpty>:
 *   }
 *  }
 * @endcode
 */
__STATIC_INLINE bool I2C_MASTER_IsRXFIFOEmpty(const I2C_MASTER_t* const handle)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_IsRXFIFOEmpty: invalid handle", (handle != NULL));
  return XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ffa7 	bl	80023e4 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8002496:	4603      	mov	r3, r0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <I2C_MASTER_GetReceivedByte>:
 * @endcode
 *
 */
/* Wrapper to the LLD API for reading back the value of the RBUF or OUTR register */
__STATIC_INLINE uint8_t I2C_MASTER_GetReceivedByte(I2C_MASTER_t * const handle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_GetReceivedByte: invalid handle", (handle != NULL));
  return (uint8_t)XMC_I2C_CH_GetReceivedData(handle->channel);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff f9b3 	bl	8001818 <XMC_I2C_CH_GetReceivedData>
 80024b2:	4603      	mov	r3, r0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <I2C_MASTER_TransmitByte>:
 *    }
 *  }
 * @endcode
 */
__STATIC_INLINE void I2C_MASTER_TransmitByte(I2C_MASTER_t * const handle, uint8_t byte)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("I2C_MASTER_TransmitByte: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterTransmit(handle->channel, byte);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	4610      	mov	r0, r2
 80024d0:	4619      	mov	r1, r3
 80024d2:	f7ff f92f 	bl	8001734 <XMC_I2C_CH_MasterTransmit>
}
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <I2C_MASTER_DisableEvent>:
 *  }
 * @endcode
 *
 */
__STATIC_INLINE void I2C_MASTER_DisableEvent(I2C_MASTER_t * const handle, uint32_t event)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("I2C_MASTER_DisableEvent: invalid handle", (handle != NULL));
  XMC_I2C_CH_DisableEvent(handle->channel, event);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	6839      	ldr	r1, [r7, #0]
 80024ee:	f7ff f9ad 	bl	800184c <XMC_I2C_CH_DisableEvent>
}
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <I2C_MASTER_ReceiveACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveACK(I2C_MASTER_t * const handle)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveAck(handle->channel);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff f93b 	bl	8001780 <XMC_I2C_CH_MasterReceiveAck>
}
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <I2C_MASTER_ReceiveNACK>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_ReceiveNACK(I2C_MASTER_t * const handle)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_ReceiveNACK: invalid handle", (handle != NULL));
  XMC_I2C_CH_MasterReceiveNack(handle->channel);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff f955 	bl	80017cc <XMC_I2C_CH_MasterReceiveNack>
}
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <I2C_MASTER_SendStop>:
 *    return 1U;
 *  }
 * @endcode
*/
__STATIC_INLINE void I2C_MASTER_SendStop(I2C_MASTER_t * const handle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("I2C_MASTER_SendStop: invalid handle", (handle != NULL));
  XMC_I2C_CH_ClearStatusFlag(handle->channel, XMC_I2C_CH_STATUS_FLAG_STOP_CONDITION_RECEIVED);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	2110      	movs	r1, #16
 8002538:	f7ff ff74 	bl	8002424 <XMC_I2C_CH_ClearStatusFlag>
  XMC_I2C_CH_MasterStop(handle->channel);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff f8d1 	bl	80016e8 <XMC_I2C_CH_MasterStop>
}
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <calculate_minfifosize>:
 */
void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle);

#if ((I2C_MASTER_INTERRUPT_TX_ENABLED == 1) || (I2C_MASTER_INTERRUPT_RX_ENABLED == 1))
static uint32_t calculate_minfifosize(uint32_t a, uint32_t b)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t result;

  if (a < b)
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	429a      	cmp	r2, r3
 800255c:	d202      	bcs.n	8002564 <calculate_minfifosize+0x18>
  {
    result = a;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	e001      	b.n	8002568 <calculate_minfifosize+0x1c>
  }
  else
  {
    result = b;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	60fb      	str	r3, [r7, #12]
  }
  return (result);
 8002568:	68fb      	ldr	r3, [r7, #12]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop

08002578 <I2C_MASTER_Init>:
  return (version);
}

/* Function to initialize the USIC Channel with GUI configured values.*/
I2C_MASTER_STATUS_t I2C_MASTER_Init(const I2C_MASTER_t *const handle)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  I2C_MASTER_STATUS_t status;

  if (handle != NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d006      	beq.n	8002594 <I2C_MASTER_Init+0x1c>
  {
    /*Initialize the multiplexers required for I2C_MASTER configuration*/
    handle->config->fptr_i2c_config();
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4798      	blx	r3

    status = I2C_MASTER_STATUS_SUCCESS;
 800258e:	2300      	movs	r3, #0
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	e001      	b.n	8002598 <I2C_MASTER_Init+0x20>
  }
  else
  {
    status = I2C_MASTER_STATUS_FAILURE;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 8002598:	7bfb      	ldrb	r3, [r7, #15]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop

080025a4 <I2C_MASTER_GetFlagStatus>:

/* Function to get flag status of the requested parameter */
uint32_t I2C_MASTER_GetFlagStatus(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t status;

  status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff ff2a 	bl	800240c <XMC_I2C_CH_GetStatusFlag>
 80025b8:	60f8      	str	r0, [r7, #12]

  return (status & flagtype);
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	4013      	ands	r3, r2
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <I2C_MASTER_ClearFlag>:

/* Function to clear flag status of the requested parameter */
void I2C_MASTER_ClearFlag(const I2C_MASTER_t *handle, uint32_t flagtype)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_ClearStatusFlag(handle->channel,flagtype);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	6839      	ldr	r1, [r7, #0]
 80025da:	f7ff ff23 	bl	8002424 <XMC_I2C_CH_ClearStatusFlag>
}
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <I2C_MASTER_TransmitHandler>:
 *  @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 *  @return void
 */
void I2C_MASTER_TransmitHandler(I2C_MASTER_t * const handle)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	60bb      	str	r3, [r7, #8]
  fifo_min = 0U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]

  /* check if any error flag is set */
  if (I2C_MASTER_GetFlagStatus(handle, ((uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED |
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80025fc:	f7ff ffd2 	bl	80025a4 <I2C_MASTER_GetFlagStatus>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d011      	beq.n	800262a <I2C_MASTER_TransmitHandler+0x46>
                                        (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST |
                                        (uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR |
                    (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
  {
    /* Disable the transmit events */
    XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002610:	f7ff fe98 	bl	8002344 <XMC_USIC_CH_TXFIFO_DisableEvent>
    XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4618      	mov	r0, r3
 800261a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800261e:	f7ff fe5d 	bl	80022dc <XMC_USIC_CH_DisableEvent>

    I2C_MASTER_ProtocolHandler(handle);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fa96 	bl	8002b54 <I2C_MASTER_ProtocolHandler>
 8002628:	e105      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
  else
  {
/***********************************************************************************************************************
  Direction = Transmit, Tx FIFO enabled
***********************************************************************************************************************/
  if (ptr_runtime->direction == (uint32_t)I2C_MASTER_DIRECTION_TRANSMIT)
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	2b00      	cmp	r3, #0
 8002630:	f040 8082 	bne.w	8002738 <I2C_MASTER_TransmitHandler+0x154>
  {
    if (handle->config->txFIFO_size > 0)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800263c:	2b00      	cmp	r3, #0
 800263e:	d05a      	beq.n	80026f6 <I2C_MASTER_TransmitHandler+0x112>
    {
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	429a      	cmp	r2, r3
 800264a:	d22e      	bcs.n	80026aa <I2C_MASTER_TransmitHandler+0xc6>
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002652:	f7ff ff43 	bl	80024dc <I2C_MASTER_DisableEvent>
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002660:	f7ff fe5e 	bl	8002320 <XMC_USIC_CH_TXFIFO_EnableEvent>
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002664:	e017      	b.n	8002696 <I2C_MASTER_TransmitHandler+0xb2>
        {
          /* transmit each byte till index reaches to the last byte */
          if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	429a      	cmp	r2, r3
 8002670:	d20f      	bcs.n	8002692 <I2C_MASTER_TransmitHandler+0xae>
          {
            /* load the FIFO, byte by byte till either FIFO is full or all data is loaded*/
            I2C_MASTER_TransmitByte(handle, (uint8_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	4413      	add	r3, r2
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	4619      	mov	r1, r3
 8002682:	f7ff ff1b 	bl	80024bc <I2C_MASTER_TransmitByte>
            ptr_runtime->tx_data_index++;
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60da      	str	r2, [r3, #12]
 8002690:	e001      	b.n	8002696 <I2C_MASTER_TransmitHandler+0xb2>
          }
          else
          {
            break;
 8002692:	bf00      	nop
 8002694:	e0cf      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
      {
      I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
      XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
        /*Fill the transmit FIFO */
        while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff fee6 	bl	8002468 <I2C_MASTER_IsTXFIFOFull>
 800269c:	4603      	mov	r3, r0
 800269e:	f083 0301 	eor.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1de      	bne.n	8002666 <I2C_MASTER_TransmitHandler+0x82>
 80026a8:	e0c5      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
        } /* end of while */
      }
      else
      {
        /* if index is reached to last byte and "bus acquired" flag is set to true, then issue Send Stop */
      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80026b4:	f7ff fe46 	bl	8002344 <XMC_USIC_CH_TXFIFO_DisableEvent>
      NVIC_ClearPendingIRQ(handle->config->tx_irqn);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff fdec 	bl	80022a0 <__NVIC_ClearPendingIRQ>

      /*make sure data is transmitted in FIFO*/
        while (!XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel)){}
 80026c8:	bf00      	nop
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4618      	mov	r0, r3
 80026d0:	f7ff fe60 	bl	8002394 <XMC_USIC_CH_TXFIFO_IsEmpty>
 80026d4:	4603      	mov	r3, r0
 80026d6:	f083 0301 	eor.w	r3, r3, #1
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1f4      	bne.n	80026ca <I2C_MASTER_TransmitHandler+0xe6>

          if (ptr_runtime->bus_acquired == true)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 80a4 	beq.w	8002836 <I2C_MASTER_TransmitHandler+0x252>
          {
            I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 f8a4 	bl	800283c <I2C_MASTER_lSendStop_JumpTo_TxCallback>
 80026f4:	e09f      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
    Direction = transmit and Tx FIFO disabled
***********************************************************************************************************************/
    else
    {
      /* transmit each byte till the last byte */
      if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d20f      	bcs.n	8002722 <I2C_MASTER_TransmitHandler+0x13e>
      {
        I2C_MASTER_TransmitByte(handle, ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	4413      	add	r3, r2
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	4619      	mov	r1, r3
 8002712:	f7ff fed3 	bl	80024bc <I2C_MASTER_TransmitByte>
        ptr_runtime->tx_data_index++;
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	1c5a      	adds	r2, r3, #1
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	60da      	str	r2, [r3, #12]
 8002720:	e089      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
      }
      else
      {
        /* if index reaches last byte and bus_acquired flag is set to true, issue send stop */
        if (ptr_runtime->bus_acquired == true)
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8083 	beq.w	8002836 <I2C_MASTER_TransmitHandler+0x252>
        {
          I2C_MASTER_lSendStop_JumpTo_TxCallback(handle);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 f883 	bl	800283c <I2C_MASTER_lSendStop_JumpTo_TxCallback>
 8002736:	e07e      	b.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
/***********************************************************************************************************************
  Direction = Receive, Tx, Rx FIFO enabled.
  Minimum FIFO value is calculated by comparing Tx FIFO and Rx FIFO size.
  If Rx FIFO is not enabled, default size of 2 is considered.
***********************************************************************************************************************/
    if (handle->config->txFIFO_size > 0)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002740:	2b00      	cmp	r3, #0
 8002742:	d054      	beq.n	80027ee <I2C_MASTER_TransmitHandler+0x20a>
    {
      if ((handle->config->rxFIFO_size > 0))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800274c:	2b00      	cmp	r3, #0
 800274e:	d015      	beq.n	800277c <I2C_MASTER_TransmitHandler+0x198>
      {
        fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002758:	461a      	mov	r2, r3
 800275a:	2301      	movs	r3, #1
 800275c:	fa03 f202 	lsl.w	r2, r3, r2
                                              ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
***********************************************************************************************************************/
    if (handle->config->txFIFO_size > 0)
    {
      if ((handle->config->rxFIFO_size > 0))
      {
        fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002768:	4619      	mov	r1, r3
 800276a:	2301      	movs	r3, #1
 800276c:	408b      	lsls	r3, r1
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	f7ff feeb 	bl	800254c <calculate_minfifosize>
 8002776:	4603      	mov	r3, r0
 8002778:	73fb      	strb	r3, [r7, #15]
 800277a:	e001      	b.n	8002780 <I2C_MASTER_TransmitHandler+0x19c>
                                              ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
      }
      else
      {
        /* if Rx FIFO is disabled, set minimum FIFO size as 2 */
        fifo_min = 2U;
 800277c:	2302      	movs	r3, #2
 800277e:	73fb      	strb	r3, [r7, #15]
      }

      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4618      	mov	r0, r3
 8002786:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800278a:	f7ff fddb 	bl	8002344 <XMC_USIC_CH_TXFIFO_DisableEvent>

      /* fill the FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 800278e:	e023      	b.n	80027d8 <I2C_MASTER_TransmitHandler+0x1f4>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	429a      	cmp	r2, r3
 800279a:	d21c      	bcs.n	80027d6 <I2C_MASTER_TransmitHandler+0x1f2>
        {
          /* check for last byte and send_nack is set to true */
          if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d107      	bne.n	80027ba <I2C_MASTER_TransmitHandler+0x1d6>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d103      	bne.n	80027ba <I2C_MASTER_TransmitHandler+0x1d6>
          {
            I2C_MASTER_ReceiveNACK(handle);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff feac 	bl	8002510 <I2C_MASTER_ReceiveNACK>
 80027b8:	e002      	b.n	80027c0 <I2C_MASTER_TransmitHandler+0x1dc>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff fe9c 	bl	80024f8 <I2C_MASTER_ReceiveACK>
          }
          ptr_runtime->tx_data_index++;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	60da      	str	r2, [r3, #12]

          /*if index reaches fifo size - break*/
          if ((ptr_runtime->tx_data_index) >= fifo_min)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	68da      	ldr	r2, [r3, #12]
 80027ce:	7bfb      	ldrb	r3, [r7, #15]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d301      	bcc.n	80027d8 <I2C_MASTER_TransmitHandler+0x1f4>
          {
            break;
 80027d4:	e00a      	b.n	80027ec <I2C_MASTER_TransmitHandler+0x208>
          }
        }
        else
        {
          break;
 80027d6:	e009      	b.n	80027ec <I2C_MASTER_TransmitHandler+0x208>
      }

      XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);

      /* fill the FIFO */
      while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff fe45 	bl	8002468 <I2C_MASTER_IsTXFIFOFull>
 80027de:	4603      	mov	r3, r0
 80027e0:	f083 0301 	eor.w	r3, r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1d2      	bne.n	8002790 <I2C_MASTER_TransmitHandler+0x1ac>
 80027ea:	e017      	b.n	800281c <I2C_MASTER_TransmitHandler+0x238>
 80027ec:	e016      	b.n	800281c <I2C_MASTER_TransmitHandler+0x238>
   Direction = Receive, Tx FIFO disabled
 **********************************************************************************************************************/
    else
    {
      /* check for last byte and send_nack is set to true */
      if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	1c5a      	adds	r2, r3, #1
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d107      	bne.n	800280c <I2C_MASTER_TransmitHandler+0x228>
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d103      	bne.n	800280c <I2C_MASTER_TransmitHandler+0x228>
      {
        I2C_MASTER_ReceiveNACK(handle);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f7ff fe83 	bl	8002510 <I2C_MASTER_ReceiveNACK>
 800280a:	e002      	b.n	8002812 <I2C_MASTER_TransmitHandler+0x22e>
      }
      else
      {
        I2C_MASTER_ReceiveACK(handle);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff fe73 	bl	80024f8 <I2C_MASTER_ReceiveACK>
      }
      ptr_runtime->tx_data_index++;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	60da      	str	r2, [r3, #12]
    }

/***********************************************************************************************************************
   If last byte, then disable ACK event
 **********************************************************************************************************************/
     if (handle->runtime->tx_data_index == handle->runtime->tx_data_count)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	429a      	cmp	r2, r3
 800282a:	d104      	bne.n	8002836 <I2C_MASTER_TransmitHandler+0x252>
     {
       I2C_MASTER_DisableEvent(handle,(uint32_t)XMC_I2C_CH_EVENT_ACK);
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002832:	f7ff fe53 	bl	80024dc <I2C_MASTER_DisableEvent>
     }
  } /* end of else */
 } /* end of else */
}
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <I2C_MASTER_lSendStop_JumpTo_TxCallback>:

/* Function to issue Send Stop command and jump to callback routine */
static void I2C_MASTER_lSendStop_JumpTo_TxCallback(I2C_MASTER_t *const handle)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	60fb      	str	r3, [r7, #12]

  I2C_MASTER_DisableEvent(handle,((uint32_t)XMC_I2C_CH_EVENT_ACK ));
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002850:	f7ff fe44 	bl	80024dc <I2C_MASTER_DisableEvent>

  if (ptr_runtime->send_stop == true)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	69db      	ldr	r3, [r3, #28]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d106      	bne.n	800286a <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x2e>
  {
    ptr_runtime->bus_acquired = false;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    I2C_MASTER_SendStop(handle);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff fe5f 	bl	8002528 <I2C_MASTER_SendStop>
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 800286a:	bf00      	nop
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fd45 	bl	8002300 <XMC_USIC_CH_GetTransmitBufferStatus>
 8002876:	4603      	mov	r3, r0
 8002878:	2b80      	cmp	r3, #128	; 0x80
 800287a:	d0f7      	beq.n	800286c <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x30>

  /*All data is transmitted*/
  ptr_runtime->tx_busy = false;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2200      	movs	r2, #0
 8002880:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  if (handle->config->tx_cbhandler != NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <I2C_MASTER_lSendStop_JumpTo_TxCallback+0x5a>
  {
    /*Execute the 'End of transmission' callback function*/
    handle->config->tx_cbhandler();
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	4798      	blx	r3
  }
}
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <I2C_MASTER_ReceiveHandler>:
 * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 * @return void
 */
void I2C_MASTER_ReceiveHandler(I2C_MASTER_t * const handle)
{
 800289c:	b590      	push	{r4, r7, lr}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;
  uint8_t fifo_lindex;
  uint8_t fifo_min;

  ptr_runtime = handle->runtime;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	60bb      	str	r3, [r7, #8]
  fifo_lindex = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	73fb      	strb	r3, [r7, #15]

  if (ptr_runtime->rx_busy == true)
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 8111 	beq.w	8002ade <I2C_MASTER_ReceiveHandler+0x242>
  {
    if (handle->config->rxFIFO_size > 0)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80c7 	beq.w	8002a58 <I2C_MASTER_ReceiveHandler+0x1bc>
    {
      /*****************************************************************************************************************
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 80028ca:	e020      	b.n	800290e <I2C_MASTER_ReceiveHandler+0x72>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	18d4      	adds	r4, r2, r3
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff fde2 	bl	80024a0 <I2C_MASTER_GetReceivedByte>
 80028dc:	4603      	mov	r3, r0
 80028de:	7023      	strb	r3, [r4, #0]
        ptr_runtime->rx_data_index++;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	1c5a      	adds	r2, r3, #1
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	615a      	str	r2, [r3, #20]

        if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	695a      	ldr	r2, [r3, #20]
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d10b      	bne.n	800290e <I2C_MASTER_ReceiveHandler+0x72>
        {
          /*Reception complete*/
          ptr_runtime->rx_busy = false;
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

            /*Disable both standard receive and alternative receive FIFO events*/
            XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8002908:	f7ff fd58 	bl	80023bc <XMC_USIC_CH_RXFIFO_DisableEvent>
                                          (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
                                                     (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));

          break;
 800290c:	e008      	b.n	8002920 <I2C_MASTER_ReceiveHandler+0x84>
    if (handle->config->rxFIFO_size > 0)
    {
      /*****************************************************************************************************************
       Rx FIFO enabled
      *****************************************************************************************************************/
      while (I2C_MASTER_IsRXFIFOEmpty(handle) == false)
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff fdb8 	bl	8002484 <I2C_MASTER_IsRXFIFOEmpty>
 8002914:	4603      	mov	r3, r0
 8002916:	f083 0301 	eor.w	r3, r3, #1
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1d5      	bne.n	80028cc <I2C_MASTER_ReceiveHandler+0x30>
          break;
        }
      } /* end of while(I2C_MASTER_IsRXFIFOEmpty(handle) == false)*/

      /*Set the trigger limit if data still to be received*/
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	429a      	cmp	r2, r3
 800292a:	d277      	bcs.n	8002a1c <I2C_MASTER_ReceiveHandler+0x180>
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4619      	mov	r1, r3
 800293a:	f000 f94f 	bl	8002bdc <I2C_MASTER_lReconfigureRxFIFO>

        if ((handle->config->txFIFO_size > 0))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002946:	2b00      	cmp	r3, #0
 8002948:	d015      	beq.n	8002976 <I2C_MASTER_ReceiveHandler+0xda>
        {
          fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002952:	461a      	mov	r2, r3
 8002954:	2301      	movs	r3, #1
 8002956:	fa03 f202 	lsl.w	r2, r3, r2
                                                    ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
      {
        I2C_MASTER_lReconfigureRxFIFO(handle,(uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));

        if ((handle->config->txFIFO_size > 0))
        {
          fifo_min = (uint8_t)calculate_minfifosize(((uint32_t)1 << (uint32_t)handle->config->txFIFO_size),
 8002962:	4619      	mov	r1, r3
 8002964:	2301      	movs	r3, #1
 8002966:	408b      	lsls	r3, r1
 8002968:	4610      	mov	r0, r2
 800296a:	4619      	mov	r1, r3
 800296c:	f7ff fdee 	bl	800254c <calculate_minfifosize>
 8002970:	4603      	mov	r3, r0
 8002972:	73bb      	strb	r3, [r7, #14]
 8002974:	e001      	b.n	800297a <I2C_MASTER_ReceiveHandler+0xde>
                                                    ((uint32_t)1 << (uint32_t)handle->config->rxFIFO_size));
       }
       else
       {
          fifo_min = 2U;
 8002976:	2302      	movs	r3, #2
 8002978:	73bb      	strb	r3, [r7, #14]
       }
       /****************************************************************************************************************
         Rx and Tx FIFO enabled
        ***************************************************************************************************************/
        if (handle->config->txFIFO_size > 0)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002982:	2b00      	cmp	r3, #0
 8002984:	d033      	beq.n	80029ee <I2C_MASTER_ReceiveHandler+0x152>
        {
          /*Fill the transmit FIFO */
          while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 8002986:	e027      	b.n	80029d8 <I2C_MASTER_ReceiveHandler+0x13c>
          {
            if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	429a      	cmp	r2, r3
 8002992:	d220      	bcs.n	80029d6 <I2C_MASTER_ReceiveHandler+0x13a>
            {
              if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	1c5a      	adds	r2, r3, #1
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d107      	bne.n	80029b2 <I2C_MASTER_ReceiveHandler+0x116>
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d103      	bne.n	80029b2 <I2C_MASTER_ReceiveHandler+0x116>
              {
                I2C_MASTER_ReceiveNACK(handle);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff fdb0 	bl	8002510 <I2C_MASTER_ReceiveNACK>
 80029b0:	e002      	b.n	80029b8 <I2C_MASTER_ReceiveHandler+0x11c>
              }
              else
              {
                I2C_MASTER_ReceiveACK(handle);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff fda0 	bl	80024f8 <I2C_MASTER_ReceiveACK>
              }
              ptr_runtime->tx_data_index++;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	60da      	str	r2, [r3, #12]

              /* if fifo size- break */
              if ((++fifo_lindex) >= fifo_min)
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
 80029c4:	3301      	adds	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
 80029c8:	7bfa      	ldrb	r2, [r7, #15]
 80029ca:	7bbb      	ldrb	r3, [r7, #14]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d303      	bcc.n	80029d8 <I2C_MASTER_ReceiveHandler+0x13c>
              {
                fifo_lindex = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	73fb      	strb	r3, [r7, #15]
                break;
 80029d4:	e00a      	b.n	80029ec <I2C_MASTER_ReceiveHandler+0x150>
              }
            }/* end of if(handle->runtime->tx_data_index < handle->runtime->tx_data_count) */
            else
            {
              break;
 80029d6:	e009      	b.n	80029ec <I2C_MASTER_ReceiveHandler+0x150>
         Rx and Tx FIFO enabled
        ***************************************************************************************************************/
        if (handle->config->txFIFO_size > 0)
        {
          /*Fill the transmit FIFO */
          while (I2C_MASTER_IsTXFIFOFull(handle) == false)
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f7ff fd45 	bl	8002468 <I2C_MASTER_IsTXFIFOFull>
 80029de:	4603      	mov	r3, r0
 80029e0:	f083 0301 	eor.w	r3, r3, #1
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1ce      	bne.n	8002988 <I2C_MASTER_ReceiveHandler+0xec>
 80029ea:	e017      	b.n	8002a1c <I2C_MASTER_ReceiveHandler+0x180>
 80029ec:	e016      	b.n	8002a1c <I2C_MASTER_ReceiveHandler+0x180>
       /****************************************************************************************************************
          Rx FIFO is enabled, Tx FIFO disabled
       ****************************************************************************************************************/
       else
       {
         if (((ptr_runtime->tx_data_index + 1U) == ptr_runtime->tx_data_count) && (ptr_runtime->send_nack == true))
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	1c5a      	adds	r2, r3, #1
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d107      	bne.n	8002a0c <I2C_MASTER_ReceiveHandler+0x170>
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d103      	bne.n	8002a0c <I2C_MASTER_ReceiveHandler+0x170>
         {
           I2C_MASTER_ReceiveNACK(handle);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff fd83 	bl	8002510 <I2C_MASTER_ReceiveNACK>
 8002a0a:	e002      	b.n	8002a12 <I2C_MASTER_ReceiveHandler+0x176>
         }
         else
         {
           I2C_MASTER_ReceiveACK(handle);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff fd73 	bl	80024f8 <I2C_MASTER_ReceiveACK>
         }

         ptr_runtime->tx_data_index++;
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	60da      	str	r2, [r3, #12]
       }
     } /* end of if(ptr_runtime->rx_data_index < ptr_runtime->rx_data_count) */
/***********************************************************************************************************************
     if last byte to receive then disable receive events and jump to callback routine
***********************************************************************************************************************/
     if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d15a      	bne.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
     {
       /*Clear both standard receive and alternative receive FIFO events*/
       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8002a32:	f7ff fcc3 	bl	80023bc <XMC_USIC_CH_RXFIFO_DisableEvent>
                                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));

       /*Disable both standard receive and alternative receive events*/
       XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002a40:	f7ff fc4c 	bl	80022dc <XMC_USIC_CH_DisableEvent>
                                                            (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

       if (ptr_runtime->bus_acquired == true)
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d046      	beq.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
       {
         I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 f847 	bl	8002ae4 <I2C_MASTER_lSendStop_JumpTo_RxCallback>
 8002a56:	e042      	b.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
/***********************************************************************************************************************
     Rx FIFO disabled
***********************************************************************************************************************/
    else
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)I2C_MASTER_GetReceivedByte(handle);
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	18d4      	adds	r4, r2, r3
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff fd1c 	bl	80024a0 <I2C_MASTER_GetReceivedByte>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	7023      	strb	r3, [r4, #0]
      ptr_runtime->rx_data_index++;
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	615a      	str	r2, [r3, #20]

      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	695a      	ldr	r2, [r3, #20]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d21d      	bcs.n	8002abe <I2C_MASTER_ReceiveHandler+0x222>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d227      	bcs.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
        {
          /* if receive byte is end of byte and send_nack is true, send to receive Nack otherwise Ack*/
          if (((ptr_runtime->tx_data_index) == (ptr_runtime->tx_data_count - 1U)) && (ptr_runtime->send_nack == true))
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	68da      	ldr	r2, [r3, #12]
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	3b01      	subs	r3, #1
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d107      	bne.n	8002aac <I2C_MASTER_ReceiveHandler+0x210>
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d103      	bne.n	8002aac <I2C_MASTER_ReceiveHandler+0x210>
          {
            I2C_MASTER_ReceiveNACK(handle);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff fd33 	bl	8002510 <I2C_MASTER_ReceiveNACK>
 8002aaa:	e002      	b.n	8002ab2 <I2C_MASTER_ReceiveHandler+0x216>
          }
          else
          {
            I2C_MASTER_ReceiveACK(handle);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff fd23 	bl	80024f8 <I2C_MASTER_ReceiveACK>
          }
          ptr_runtime->tx_data_index++;
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	60da      	str	r2, [r3, #12]
 8002abc:	e00f      	b.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
        }
      }
      else
      {
        /*Disable both standard receive and alternative receive events*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002ac8:	f7ff fc08 	bl	80022dc <XMC_USIC_CH_DisableEvent>
                                                             (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));
        if (ptr_runtime->bus_acquired == true)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <I2C_MASTER_ReceiveHandler+0x242>
        {
          I2C_MASTER_lSendStop_JumpTo_RxCallback(handle);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f803 	bl	8002ae4 <I2C_MASTER_lSendStop_JumpTo_RxCallback>
        }
      }
    }
  } /* end of  if(ptr_runtime->rx_busy == true)*/
}
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd90      	pop	{r4, r7, pc}

08002ae4 <I2C_MASTER_lSendStop_JumpTo_RxCallback>:

/* Function to issue Send Stop command and jump to receive callback routine */
static void I2C_MASTER_lSendStop_JumpTo_RxCallback(I2C_MASTER_t *const handle)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  I2C_MASTER_RUNTIME_t * ptr_runtime;

  ptr_runtime = handle->runtime;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->send_stop == true)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d10f      	bne.n	8002b1a <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x36>
  {
    while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8002afa:	bf00      	nop
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fbfd 	bl	8002300 <XMC_USIC_CH_GetTransmitBufferStatus>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b80      	cmp	r3, #128	; 0x80
 8002b0a:	d0f7      	beq.n	8002afc <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x18>

    ptr_runtime->bus_acquired = false;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    I2C_MASTER_SendStop(handle);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff fd07 	bl	8002528 <I2C_MASTER_SendStop>
  }

  while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY){}
 8002b1a:	bf00      	nop
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fbed 	bl	8002300 <XMC_USIC_CH_GetTransmitBufferStatus>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b80      	cmp	r3, #128	; 0x80
 8002b2a:	d0f7      	beq.n	8002b1c <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x38>

  /* Reception complete */
  ptr_runtime->rx_busy = false;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  ptr_runtime->tx_busy = false;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  if (handle->config->rx_cbhandler != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <I2C_MASTER_lSendStop_JumpTo_RxCallback+0x6a>
  {
    /*Execute the 'End of reception' callback function*/
    handle->config->rx_cbhandler();
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	4798      	blx	r3
  }
}
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <I2C_MASTER_ProtocolHandler>:
 * @param  handle I2C_MASTER APP handle pointer of type I2C_MASTER_t*
 *
 * @return void
 */
void I2C_MASTER_ProtocolHandler(I2C_MASTER_t * const handle)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t psr_status;

  psr_status = XMC_I2C_CH_GetStatusFlag(handle->channel);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff fc53 	bl	800240c <XMC_I2C_CH_GetStatusFlag>
 8002b66:	60f8      	str	r0, [r7, #12]

  /* Check for nack event */
  if ((handle->config->nack_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <I2C_MASTER_ProtocolHandler+0x38>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f003 0320 	and.w	r3, r3, #32
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <I2C_MASTER_ProtocolHandler+0x38>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_NACK_RECEIVED);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	2120      	movs	r1, #32
 8002b80:	f7ff fd22 	bl	80025c8 <I2C_MASTER_ClearFlag>
    handle->config->nack_cbhandler();
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	4798      	blx	r3
  }

  /* Check for arbitration lost */
  if ((handle->config->arbitration_cbhandler != NULL) && (psr_status & (uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <I2C_MASTER_ProtocolHandler+0x5c>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d007      	beq.n	8002bb0 <I2C_MASTER_ProtocolHandler+0x5c>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ARBITRATION_LOST);
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	2140      	movs	r1, #64	; 0x40
 8002ba4:	f7ff fd10 	bl	80025c8 <I2C_MASTER_ClearFlag>
    handle->config->arbitration_cbhandler();
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	4798      	blx	r3
  }

  /* Check for error detected */
  if ((handle->config->error_cbhandler != NULL) && (psr_status & ((uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR | (uint32_t)XMC_I2C_CH_STATUS_FLAG_WRONG_TDF_CODE_FOUND)))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00d      	beq.n	8002bd6 <I2C_MASTER_ProtocolHandler+0x82>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f403 7381 	and.w	r3, r3, #258	; 0x102
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <I2C_MASTER_ProtocolHandler+0x82>
  {
    I2C_MASTER_ClearFlag(handle,(uint32_t)XMC_I2C_CH_STATUS_FLAG_ERROR);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bca:	f7ff fcfd 	bl	80025c8 <I2C_MASTER_ClearFlag>
    handle->config->error_cbhandler();
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	4798      	blx	r3
  }
}
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2C_MASTER_lReconfigureRxFIFO>:
 *
 * @return void.
 */

static void I2C_MASTER_lReconfigureRxFIFO(const I2C_MASTER_t * const handle, uint32_t data_size)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	6039      	str	r1, [r7, #0]
  uint32_t minfifo_value;
  uint8_t tx_fifo_size;
  uint8_t rx_fifo_size;
  uint8_t fifo_limit;

  rx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->rxFIFO_size);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	4093      	lsls	r3, r2
 8002bf4:	75bb      	strb	r3, [r7, #22]

  if ((handle->config->txFIFO_size > 0))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d008      	beq.n	8002c14 <I2C_MASTER_lReconfigureRxFIFO+0x38>
  {
    tx_fifo_size = (uint8_t)((uint8_t)1 << handle->config->txFIFO_size);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	4093      	lsls	r3, r2
 8002c10:	75fb      	strb	r3, [r7, #23]
 8002c12:	e001      	b.n	8002c18 <I2C_MASTER_lReconfigureRxFIFO+0x3c>
  }
  else
  {
    tx_fifo_size = 1U;
 8002c14:	2301      	movs	r3, #1
 8002c16:	75fb      	strb	r3, [r7, #23]
  }

  minfifo_value = (uint32_t)(calculate_minfifosize((uint32_t)tx_fifo_size, (uint32_t)rx_fifo_size));
 8002c18:	7dfa      	ldrb	r2, [r7, #23]
 8002c1a:	7dbb      	ldrb	r3, [r7, #22]
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f7ff fc94 	bl	800254c <calculate_minfifosize>
 8002c24:	6138      	str	r0, [r7, #16]

  fifo_limit = (uint8_t)(calculate_minfifosize(data_size, minfifo_value));
 8002c26:	6838      	ldr	r0, [r7, #0]
 8002c28:	6939      	ldr	r1, [r7, #16]
 8002c2a:	f7ff fc8f 	bl	800254c <calculate_minfifosize>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	73fb      	strb	r3, [r7, #15]

  /* Set the limit value */
  I2C_MASTER_SetRXFIFOTriggerLimit((I2C_MASTER_t *)handle, handle->config->rxFIFO_size, ((uint32_t)fifo_limit - 1U));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4611      	mov	r1, r2
 8002c44:	461a      	mov	r2, r3
 8002c46:	f7ff fbfd 	bl	8002444 <I2C_MASTER_SetRXFIFOTriggerLimit>
}
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c54:	4b04      	ldr	r3, [pc, #16]	; (8002c68 <__NVIC_GetPriorityGrouping+0x18>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002c5c:	0a1b      	lsrs	r3, r3, #8
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000ed00 	.word	0xe000ed00

08002c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	db0b      	blt.n	8002c96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c7e:	4908      	ldr	r1, [pc, #32]	; (8002ca0 <__NVIC_EnableIRQ+0x34>)
 8002c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c84:	095b      	lsrs	r3, r3, #5
 8002c86:	79fa      	ldrb	r2, [r7, #7]
 8002c88:	f002 021f 	and.w	r2, r2, #31
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	e000e100 	.word	0xe000e100

08002ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	4603      	mov	r3, r0
 8002cac:	6039      	str	r1, [r7, #0]
 8002cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	db0a      	blt.n	8002cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb8:	490d      	ldr	r1, [pc, #52]	; (8002cf0 <__NVIC_SetPriority+0x4c>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	683a      	ldr	r2, [r7, #0]
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8002ccc:	e00a      	b.n	8002ce4 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cce:	4909      	ldr	r1, [pc, #36]	; (8002cf4 <__NVIC_SetPriority+0x50>)
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	683a      	ldr	r2, [r7, #0]
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	0092      	lsls	r2, r2, #2
 8002cde:	b2d2      	uxtb	r2, r2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	761a      	strb	r2, [r3, #24]
  }
}
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000e100 	.word	0xe000e100
 8002cf4:	e000ed00 	.word	0xe000ed00

08002cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b089      	sub	sp, #36	; 0x24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	f1c3 0307 	rsb	r3, r3, #7
 8002d12:	2b06      	cmp	r3, #6
 8002d14:	bf28      	it	cs
 8002d16:	2306      	movcs	r3, #6
 8002d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	3306      	adds	r3, #6
 8002d1e:	2b06      	cmp	r3, #6
 8002d20:	d902      	bls.n	8002d28 <NVIC_EncodePriority+0x30>
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3b01      	subs	r3, #1
 8002d26:	e000      	b.n	8002d2a <NVIC_EncodePriority+0x32>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	1e5a      	subs	r2, r3, #1
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	401a      	ands	r2, r3
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	1e59      	subs	r1, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002d4c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3724      	adds	r7, #36	; 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop

08002d5c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	460b      	mov	r3, r1
 8002d66:	70fb      	strb	r3, [r7, #3]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8002d6c:	78f8      	ldrb	r0, [r7, #3]
 8002d6e:	78fb      	ldrb	r3, [r7, #3]
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	3306      	adds	r3, #6
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8002d7e:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8002d80:	431a      	orrs	r2, r3
 8002d82:	6879      	ldr	r1, [r7, #4]
 8002d84:	1d83      	adds	r3, r0, #6
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop

08002d98 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	f023 020f 	bic.w	r2, r3, #15
 8002df4:	78fb      	ldrb	r3, [r7, #3]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop

08002e08 <XMC_I2C_CH_Init>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_Enable()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Init(XMC_USIC_CH_t *const channel, const XMC_I2C_CH_CONFIG_t *const config)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  XMC_I2C_CH_InitEx(channel, config, true);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	6839      	ldr	r1, [r7, #0]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f7fe fb8a 	bl	8001530 <XMC_I2C_CH_InitEx>
}
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop

08002e24 <XMC_I2C_CH_Start>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_USIC_CH_SetMode()\n\n
 */
__STATIC_INLINE void XMC_I2C_CH_Start(XMC_USIC_CH_t *const channel)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_I2C);
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	2104      	movs	r1, #4
 8002e30:	f7ff ffd6 	bl	8002de0 <XMC_USIC_CH_SetMode>
}
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop

08002e3c <I2C_MASTER_0_disable_io>:
  .baudrate = (uint32_t)(100000U),
  .address  = 0
};

static void I2C_MASTER_0_disable_io(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, XMC_GPIO_MODE_INPUT_TRISTATE);
 8002e40:	4805      	ldr	r0, [pc, #20]	; (8002e58 <I2C_MASTER_0_disable_io+0x1c>)
 8002e42:	2105      	movs	r1, #5
 8002e44:	2200      	movs	r2, #0
 8002e46:	f7fe fb13 	bl	8001470 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, XMC_GPIO_MODE_INPUT_TRISTATE);
 8002e4a:	4803      	ldr	r0, [pc, #12]	; (8002e58 <I2C_MASTER_0_disable_io+0x1c>)
 8002e4c:	210b      	movs	r1, #11
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f7fe fb0e 	bl	8001470 <XMC_GPIO_SetMode>
}
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	48028000 	.word	0x48028000

08002e5c <I2C_MASTER_0_enable_io>:

static void I2C_MASTER_0_enable_io(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, I2C_MASTER_0_sda_pin_config.mode);
 8002e60:	23d0      	movs	r3, #208	; 0xd0
 8002e62:	4806      	ldr	r0, [pc, #24]	; (8002e7c <I2C_MASTER_0_enable_io+0x20>)
 8002e64:	2105      	movs	r1, #5
 8002e66:	461a      	mov	r2, r3
 8002e68:	f7fe fb02 	bl	8001470 <XMC_GPIO_SetMode>
  XMC_GPIO_SetMode((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, I2C_MASTER_0_scl_pin_config.mode);
 8002e6c:	23d0      	movs	r3, #208	; 0xd0
 8002e6e:	4803      	ldr	r0, [pc, #12]	; (8002e7c <I2C_MASTER_0_enable_io+0x20>)
 8002e70:	210b      	movs	r1, #11
 8002e72:	461a      	mov	r2, r3
 8002e74:	f7fe fafc 	bl	8001470 <XMC_GPIO_SetMode>
}
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	48028000 	.word	0x48028000

08002e80 <I2C_MASTER_0_init>:
  .config = &I2C_MASTER_0_config,
  .runtime = &I2C_MASTER_0_runtime,
};

void I2C_MASTER_0_init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 
  const uint32_t tx_fifo_events = (uint32_t)(0);
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
  const uint32_t rx_fifo_events = (uint32_t)(XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE | XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD);
 8002e8a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8002e8e:	603b      	str	r3, [r7, #0]
  XMC_I2C_CH_Init(XMC_I2C1_CH0, &I2C_MASTER_0_channel_config);
 8002e90:	4832      	ldr	r0, [pc, #200]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002e92:	4933      	ldr	r1, [pc, #204]	; (8002f60 <I2C_MASTER_0_init+0xe0>)
 8002e94:	f7ff ffb8 	bl	8002e08 <XMC_I2C_CH_Init>

  XMC_USIC_CH_SetInputSource(XMC_I2C1_CH0, XMC_USIC_CH_INPUT_DX0, 1);
 8002e98:	4830      	ldr	r0, [pc, #192]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f7ff ff5d 	bl	8002d5c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_I2C1_CH0, XMC_USIC_CH_INPUT_DX1, 0);
 8002ea2:	482e      	ldr	r0, [pc, #184]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f7ff ff58 	bl	8002d5c <XMC_USIC_CH_SetInputSource>

  /* configure i2c tx fifo */
  XMC_USIC_CH_TXFIFO_Configure(XMC_I2C1_CH0,
 8002eac:	482b      	ldr	r0, [pc, #172]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002eae:	2110      	movs	r1, #16
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	f7fe fe26 	bl	8001b04 <XMC_USIC_CH_TXFIFO_Configure>
                               16,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               (uint32_t)1);
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 8002eb8:	4828      	ldr	r0, [pc, #160]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002eba:	2110      	movs	r1, #16
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f7fe fea7 	bl	8001c10 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                             ((uint32_t)1));
  XMC_USIC_CH_TXFIFO_EnableEvent(XMC_I2C1_CH0, tx_fifo_events);
 8002ec2:	4826      	ldr	r0, [pc, #152]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ec4:	6879      	ldr	r1, [r7, #4]
 8002ec6:	f7ff ff67 	bl	8002d98 <XMC_USIC_CH_TXFIFO_EnableEvent>
  /* configure i2c rx fifo */
  XMC_USIC_CH_RXFIFO_Configure(XMC_I2C1_CH0,
 8002eca:	4824      	ldr	r0, [pc, #144]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ecc:	2100      	movs	r1, #0
 8002ece:	2204      	movs	r2, #4
 8002ed0:	230f      	movs	r3, #15
 8002ed2:	f7fe fe3f 	bl	8001b54 <XMC_USIC_CH_RXFIFO_Configure>
                               0,
                               XMC_USIC_CH_FIFO_SIZE_16WORDS,
                                (uint32_t)(15));
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 8002ed6:	4821      	ldr	r0, [pc, #132]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ed8:	2110      	movs	r1, #16
 8002eda:	2200      	movs	r2, #0
 8002edc:	f7fe feb6 	bl	8001c4c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                              ((uint32_t)0x0));
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_I2C1_CH0,
 8002ee0:	481e      	ldr	r0, [pc, #120]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ee2:	2113      	movs	r1, #19
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f7fe feb1 	bl	8001c4c <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                               XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
                                              ((uint32_t)0x0));
  XMC_USIC_CH_RXFIFO_EnableEvent(XMC_I2C1_CH0, rx_fifo_events);
 8002eea:	481c      	ldr	r0, [pc, #112]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002eec:	6839      	ldr	r1, [r7, #0]
 8002eee:	f7ff ff65 	bl	8002dbc <XMC_USIC_CH_RXFIFO_EnableEvent>
  XMC_USIC_CH_SetInterruptNodePointer(XMC_I2C1_CH0,
 8002ef2:	481a      	ldr	r0, [pc, #104]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002ef4:	2110      	movs	r1, #16
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	f7fe fe6e 	bl	8001bd8 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                       ((uint32_t)2));
  XMC_I2C_CH_Start(XMC_I2C1_CH0);
 8002efc:	4817      	ldr	r0, [pc, #92]	; (8002f5c <I2C_MASTER_0_init+0xdc>)
 8002efe:	f7ff ff91 	bl	8002e24 <XMC_I2C_CH_Start>

  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, &I2C_MASTER_0_sda_pin_config);
 8002f02:	4818      	ldr	r0, [pc, #96]	; (8002f64 <I2C_MASTER_0_init+0xe4>)
 8002f04:	2105      	movs	r1, #5
 8002f06:	4a18      	ldr	r2, [pc, #96]	; (8002f68 <I2C_MASTER_0_init+0xe8>)
 8002f08:	f7fd fd7a 	bl	8000a00 <XMC_GPIO_Init>
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, &I2C_MASTER_0_scl_pin_config);
 8002f0c:	4815      	ldr	r0, [pc, #84]	; (8002f64 <I2C_MASTER_0_init+0xe4>)
 8002f0e:	210b      	movs	r1, #11
 8002f10:	4a16      	ldr	r2, [pc, #88]	; (8002f6c <I2C_MASTER_0_init+0xec>)
 8002f12:	f7fd fd75 	bl	8000a00 <XMC_GPIO_Init>
/* Tx interrupt priority settings */
  NVIC_SetPriority((IRQn_Type)91, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 8002f16:	f7ff fe9b 	bl	8002c50 <__NVIC_GetPriorityGrouping>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	213f      	movs	r1, #63	; 0x3f
 8002f20:	2200      	movs	r2, #0
 8002f22:	f7ff fee9 	bl	8002cf8 <NVIC_EncodePriority>
 8002f26:	4603      	mov	r3, r0
 8002f28:	205b      	movs	r0, #91	; 0x5b
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f7ff feba 	bl	8002ca4 <__NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)91);/* Rx interrupt priority settings */
 8002f30:	205b      	movs	r0, #91	; 0x5b
 8002f32:	f7ff fe9b 	bl	8002c6c <__NVIC_EnableIRQ>
  NVIC_SetPriority((IRQn_Type)90, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 8002f36:	f7ff fe8b 	bl	8002c50 <__NVIC_GetPriorityGrouping>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	213f      	movs	r1, #63	; 0x3f
 8002f40:	2200      	movs	r2, #0
 8002f42:	f7ff fed9 	bl	8002cf8 <NVIC_EncodePriority>
 8002f46:	4603      	mov	r3, r0
 8002f48:	205a      	movs	r0, #90	; 0x5a
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	f7ff feaa 	bl	8002ca4 <__NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)90);}
 8002f50:	205a      	movs	r0, #90	; 0x5a
 8002f52:	f7ff fe8b 	bl	8002c6c <__NVIC_EnableIRQ>
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	48020000 	.word	0x48020000
 8002f60:	080083b0 	.word	0x080083b0
 8002f64:	48028000 	.word	0x48028000
 8002f68:	08008398 	.word	0x08008398
 8002f6c:	080083a4 	.word	0x080083a4

08002f70 <USIC1_1_IRQHandler>:
/*Transmit ISR*/
void I2C_MASTER_0_TX_HANDLER()
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	af00      	add	r7, sp, #0
  I2C_MASTER_TransmitHandler(&I2C_MASTER_0);
 8002f74:	4801      	ldr	r0, [pc, #4]	; (8002f7c <USIC1_1_IRQHandler+0xc>)
 8002f76:	f7ff fb35 	bl	80025e4 <I2C_MASTER_TransmitHandler>
}
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20000034 	.word	0x20000034

08002f80 <USIC1_0_IRQHandler>:
/*Receive ISR*/
void I2C_MASTER_0_RX_HANDLER()
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  I2C_MASTER_ReceiveHandler(&I2C_MASTER_0);
 8002f84:	4801      	ldr	r0, [pc, #4]	; (8002f8c <USIC1_0_IRQHandler+0xc>)
 8002f86:	f7ff fc89 	bl	800289c <I2C_MASTER_ReceiveHandler>
}
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	20000034 	.word	0x20000034

08002f90 <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	3310      	adds	r3, #16
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	408b      	lsls	r3, r1
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL));
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	7e1b      	ldrb	r3, [r3, #24]
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d149      	bne.n	8003060 <GLOBAL_ADC_Init+0xa4>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	695a      	ldr	r2, [r3, #20]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	4610      	mov	r0, r2
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	f7fe fef6 	bl	8001dc8 <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	e02f      	b.n	8003042 <GLOBAL_ADC_Init+0x86>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fea:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	4608      	mov	r0, r1
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f7fe ff89 	bl	8001f10 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68fa      	ldr	r2, [r7, #12]
 8003002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4618      	mov	r0, r3
 800300a:	2103      	movs	r1, #3
 800300c:	f7ff f810 	bl	8002030 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003018:	7a1b      	ldrb	r3, [r3, #8]
 800301a:	f083 0301 	eor.w	r3, r3, #1
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <GLOBAL_ADC_Init+0x74>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	4618      	mov	r0, r3
 800302a:	68f9      	ldr	r1, [r7, #12]
 800302c:	f7ff ffb0 	bl	8002f90 <XMC_VADC_GLOBAL_DisablePostCalibration>

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003038:	2200      	movs	r2, #0
 800303a:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	3301      	adds	r3, #1
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d9cc      	bls.n	8002fe2 <GLOBAL_ADC_Init+0x26>
#endif
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
#if(XMC_VADC_SHS_AVAILABLE == 1U)
    XMC_VADC_GLOBAL_SHS_SetAnalogReference(handle_ptr->global_shs_ptr, GLOBAL_ADC_AREF_VALUE);
#endif
    if((bool)true == handle_ptr->enable_startup_calibration)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	7e5b      	ldrb	r3, [r3, #25]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d004      	beq.n	800305a <GLOBAL_ADC_Init+0x9e>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	4618      	mov	r0, r3
 8003056:	f7fe ff05 	bl	8001e64 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	7e1b      	ldrb	r3, [r3, #24]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8003094:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800309c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 800309e:	4a04      	ldr	r2, [pc, #16]	; (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	60d3      	str	r3, [r2, #12]
}
 80030a4:	3714      	adds	r7, #20
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 80030ba:	2001      	movs	r0, #1
 80030bc:	f7ff ffd6 	bl	800306c <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030c0:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 80030c2:	4b21      	ldr	r3, [pc, #132]	; (8003148 <SystemCoreSetup+0x94>)
 80030c4:	4a21      	ldr	r2, [pc, #132]	; (800314c <SystemCoreSetup+0x98>)
 80030c6:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80030c8:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80030cc:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80030ce:	4a1e      	ldr	r2, [pc, #120]	; (8003148 <SystemCoreSetup+0x94>)
 80030d0:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <SystemCoreSetup+0x94>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 80030de:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <SystemCoreSetup+0x9c>)
 80030e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80030e4:	3314      	adds	r3, #20
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	f023 030f 	bic.w	r3, r3, #15
 80030f0:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f043 0303 	orr.w	r3, r3, #3
 80030f8:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 80030fa:	4b15      	ldr	r3, [pc, #84]	; (8003150 <SystemCoreSetup+0x9c>)
 80030fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003100:	3314      	adds	r3, #20
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8003106:	4a10      	ldr	r2, [pc, #64]	; (8003148 <SystemCoreSetup+0x94>)
 8003108:	4b0f      	ldr	r3, [pc, #60]	; (8003148 <SystemCoreSetup+0x94>)
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	f023 0310 	bic.w	r3, r3, #16
 8003110:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 8003112:	4a0d      	ldr	r2, [pc, #52]	; (8003148 <SystemCoreSetup+0x94>)
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <SystemCoreSetup+0x94>)
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	f023 0308 	bic.w	r3, r3, #8
 800311c:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800311e:	4a0a      	ldr	r2, [pc, #40]	; (8003148 <SystemCoreSetup+0x94>)
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <SystemCoreSetup+0x94>)
 8003122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003124:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003128:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 800312a:	4a07      	ldr	r2, [pc, #28]	; (8003148 <SystemCoreSetup+0x94>)
 800312c:	4b06      	ldr	r3, [pc, #24]	; (8003148 <SystemCoreSetup+0x94>)
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003134:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 8003136:	4a04      	ldr	r2, [pc, #16]	; (8003148 <SystemCoreSetup+0x94>)
 8003138:	4b03      	ldr	r3, [pc, #12]	; (8003148 <SystemCoreSetup+0x94>)
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003140:	6253      	str	r3, [r2, #36]	; 0x24
}
 8003142:	3708      	adds	r7, #8
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	e000ed00 	.word	0xe000ed00
 800314c:	08000000 	.word	0x08000000
 8003150:	58001000 	.word	0x58001000

08003154 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 800315c:	2300      	movs	r3, #0
 800315e:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	701a      	strb	r2, [r3, #0]

  return (status);
 8003166:	7bfb      	ldrb	r3, [r7, #15]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 8003178:	4b02      	ldr	r3, [pc, #8]	; (8003184 <OSCHP_GetFrequency+0x10>)
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	00b71b00 	.word	0x00b71b00

08003188 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8003188:	b5b0      	push	{r4, r5, r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 800318e:	4b13      	ldr	r3, [pc, #76]	; (80031dc <SystemCoreClockSetup+0x54>)
 8003190:	1d3c      	adds	r4, r7, #4
 8003192:	461d      	mov	r5, r3
 8003194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003198:	682b      	ldr	r3, [r5, #0]
 800319a:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 800319c:	1d3b      	adds	r3, r7, #4
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fd fd28 	bl	8000bf4 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 80031a4:	2000      	movs	r0, #0
 80031a6:	f7fd fe4d 	bl	8000e44 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 80031aa:	2000      	movs	r0, #0
 80031ac:	f7fd fe02 	bl	8000db4 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 80031b0:	2004      	movs	r0, #4
 80031b2:	f7fd fed3 	bl	8000f5c <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 80031b6:	f7fd ff0d 	bl	8000fd4 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 80031ba:	2001      	movs	r0, #1
 80031bc:	2120      	movs	r1, #32
 80031be:	f7fd ff19 	bl	8000ff4 <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 80031c2:	2000      	movs	r0, #0
 80031c4:	f7fd fe0a 	bl	8000ddc <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 80031c8:	2001      	movs	r0, #1
 80031ca:	f7fd feef 	bl	8000fac <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f7fd fed8 	bl	8000f84 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bdb0      	pop	{r4, r5, r7, pc}
 80031da:	bf00      	nop
 80031dc:	0800844c 	.word	0x0800844c

080031e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <__NVIC_GetPriorityGrouping+0x18>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80031ec:	0a1b      	lsrs	r3, r3, #8
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	e000ed00 	.word	0xe000ed00

080031fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	4603      	mov	r3, r0
 8003204:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320a:	2b00      	cmp	r3, #0
 800320c:	db0b      	blt.n	8003226 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800320e:	4908      	ldr	r1, [pc, #32]	; (8003230 <__NVIC_EnableIRQ+0x34>)
 8003210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003214:	095b      	lsrs	r3, r3, #5
 8003216:	79fa      	ldrb	r2, [r7, #7]
 8003218:	f002 021f 	and.w	r2, r2, #31
 800321c:	2001      	movs	r0, #1
 800321e:	fa00 f202 	lsl.w	r2, r0, r2
 8003222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr
 8003230:	e000e100 	.word	0xe000e100

08003234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	6039      	str	r1, [r7, #0]
 800323e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003244:	2b00      	cmp	r3, #0
 8003246:	db0a      	blt.n	800325e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003248:	490d      	ldr	r1, [pc, #52]	; (8003280 <__NVIC_SetPriority+0x4c>)
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	0092      	lsls	r2, r2, #2
 8003254:	b2d2      	uxtb	r2, r2
 8003256:	440b      	add	r3, r1
 8003258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 800325c:	e00a      	b.n	8003274 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325e:	4909      	ldr	r1, [pc, #36]	; (8003284 <__NVIC_SetPriority+0x50>)
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	3b04      	subs	r3, #4
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	0092      	lsls	r2, r2, #2
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	440b      	add	r3, r1
 8003272:	761a      	strb	r2, [r3, #24]
  }
}
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	e000e100 	.word	0xe000e100
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003288:	b480      	push	{r7}
 800328a:	b089      	sub	sp, #36	; 0x24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f1c3 0307 	rsb	r3, r3, #7
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	bf28      	it	cs
 80032a6:	2306      	movcs	r3, #6
 80032a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	3306      	adds	r3, #6
 80032ae:	2b06      	cmp	r3, #6
 80032b0:	d902      	bls.n	80032b8 <NVIC_EncodePriority+0x30>
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	3b01      	subs	r3, #1
 80032b6:	e000      	b.n	80032ba <NVIC_EncodePriority+0x32>
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	2201      	movs	r2, #1
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	1e5a      	subs	r2, r3, #1
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	401a      	ands	r2, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2101      	movs	r1, #1
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	1e59      	subs	r1, r3, #1
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80032dc:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3724      	adds	r7, #36	; 0x24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop

080032ec <XMC_VADC_GLOBAL_BackgroundTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundTriggerConversion(XMC_VADC_GLOBAL_t *const global_ptr)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundTriggerConversion:Wrong Module Pointer", (global_ptr == VADC))
  global_ptr->BRSMR |= (uint32_t)VADC_BRSMR_LDEV_Msk;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80032fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 8003304:	370c      	adds	r7, #12
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop

08003310 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>:
 *  XMC_VADC_GLOBAL_BackgroundAddMultipleChannels()<BR>
 */
__STATIC_INLINE void XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(XMC_VADC_GLOBAL_t *const global_ptr,
    const uint32_t grp_num,
    const uint32_t ch_num)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Module Pointer", (global_ptr == VADC))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Group Number", ((grp_num) < XMC_VADC_MAXIMUM_NUM_GROUPS))
  XMC_ASSERT("XMC_VADC_GLOBAL_BackgroundAddChannelToSequence:Wrong Channel Number",
             ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))

  global_ptr->BRSSEL[grp_num] |= (uint32_t)((uint32_t)1 << ch_num);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	68ba      	ldr	r2, [r7, #8]
 8003320:	3260      	adds	r2, #96	; 0x60
 8003322:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2101      	movs	r1, #1
 800332a:	fa01 f303 	lsl.w	r3, r1, r3
 800332e:	ea42 0103 	orr.w	r1, r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	3260      	adds	r2, #96	; 0x60
 8003338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop

08003348 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg_num,
    const XMC_VADC_RESULT_CONFIG_t *config)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6819      	ldr	r1, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	32a0      	adds	r2, #160	; 0xa0
 800335e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr,
    const uint32_t res_reg)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	32c0      	adds	r2, #192	; 0xc0
 800337c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003380:	b29b      	uxth	r3, r3
}
 8003382:	4618      	mov	r0, r3
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop

08003390 <ADC_MEASUREMENT_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_STATUS_t ADC_MEASUREMENT_Init(ADC_MEASUREMENT_t *const handle_ptr)
{
 8003390:	b590      	push	{r4, r7, lr}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint8_t j;
  ADC_MEASUREMENT_STATUS_t status;

  XMC_ASSERT("ADC_MEASUREMENT_Init:Invalid handle_ptr", (handle_ptr != NULL));

  if (ADC_MEASUREMENT_STATUS_UNINITIALIZED == handle_ptr->init_state)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	7e1b      	ldrb	r3, [r3, #24]
 800339c:	2b02      	cmp	r3, #2
 800339e:	f040 8099 	bne.w	80034d4 <ADC_MEASUREMENT_Init+0x144>
  {
    /* Call the function to initialise Clock and ADC global functional units*/
    status = (ADC_MEASUREMENT_STATUS_t) GLOBAL_ADC_Init(handle_ptr->global_handle);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff fe08 	bl	8002fbc <GLOBAL_ADC_Init>
 80033ac:	4603      	mov	r3, r0
 80033ae:	73bb      	strb	r3, [r7, #14]
  
    /*Initialize the Global Conversion class 0*/
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	695a      	ldr	r2, [r3, #20]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	4610      	mov	r0, r2
 80033bc:	6819      	ldr	r1, [r3, #0]
 80033be:	2200      	movs	r2, #0
 80033c0:	2300      	movs	r3, #0
 80033c2:	f7fe fd2b 	bl	8001e1c <XMC_VADC_GLOBAL_InputClassInit>
    XMC_VADC_GLOBAL_InputClassInit(handle_ptr->global_handle->module_ptr,*handle_ptr->iclass_config_handle,
                                      XMC_VADC_GROUP_CONV_STD,ADC_MEASUREMENT_ICLASS_NUM_XMC11);
#endif
  
    /* Initialize the Background Scan hardware */
    XMC_VADC_GLOBAL_BackgroundInit(handle_ptr->global_handle->module_ptr, handle_ptr->backgnd_config_handle);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	695a      	ldr	r2, [r3, #20]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fe fe48 	bl	8002068 <XMC_VADC_GLOBAL_BackgroundInit>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 80033d8:	2300      	movs	r3, #0
 80033da:	73fb      	strb	r3, [r7, #15]
 80033dc:	e02e      	b.n	800343c <ADC_MEASUREMENT_Init+0xac>
    {
      indexed = handle_ptr->array->channel_array[j];
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	7bfa      	ldrb	r2, [r7, #15]
 80033e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e8:	60bb      	str	r3, [r7, #8]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	7b5b      	ldrb	r3, [r3, #13]
 80033f2:	4619      	mov	r1, r3
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4610      	mov	r0, r2
 80033fa:	461a      	mov	r2, r3
 80033fc:	f7fe feb2 	bl	8002164 <XMC_VADC_GROUP_ChannelInit>
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	789b      	ldrb	r3, [r3, #2]
 800340a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800340e:	b2db      	uxtb	r3, r3
 8003410:	4619      	mov	r1, r3
                                indexed->res_handle);
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	685b      	ldr	r3, [r3, #4]
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(indexed->group_handle,(uint32_t)indexed->ch_num, indexed->ch_handle);
  
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
 8003416:	4610      	mov	r0, r2
 8003418:	461a      	mov	r2, r3
 800341a:	f7ff ff95 	bl	8003348 <XMC_VADC_GROUP_ResultInit>
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	695a      	ldr	r2, [r3, #20]
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	7b1b      	ldrb	r3, [r3, #12]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 8003428:	4619      	mov	r1, r3
                                                     (uint32_t)indexed->group_index, (uint32_t)indexed->ch_num);
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	7b5b      	ldrb	r3, [r3, #13]
      /* Initialize for configured result registers */
      XMC_VADC_GROUP_ResultInit(indexed->group_handle, (uint32_t)indexed->ch_handle->result_reg_number,
                                indexed->res_handle);
#endif
      /* Add all channels into the Background Request Source Channel Select Register */
      XMC_VADC_GLOBAL_BackgroundAddChannelToSequence(handle_ptr->global_handle->module_ptr,
 800342e:	4610      	mov	r0, r2
 8003430:	461a      	mov	r2, r3
 8003432:	f7ff ff6d 	bl	8003310 <XMC_VADC_GLOBAL_BackgroundAddChannelToSequence>
#if (XMC_VADC_GROUP_AVAILABLE == 0U)
    /* Initialize the global result register */
    XMC_VADC_GLOBAL_ResultInit(handle_ptr->global_handle->module_ptr,handle_ptr->array->res_handle);
#endif

    for (j = (uint8_t)0; j < (uint8_t)ADC_MEASUREMENT_MAXCHANNELS; j++)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	3301      	adds	r3, #1
 800343a:	73fb      	strb	r3, [r7, #15]
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0cd      	beq.n	80033de <ADC_MEASUREMENT_Init+0x4e>
        status |= (ADC_MEASUREMENT_STATUS_t) ANALOG_IO_Init(indexed->analog_io_config);
      }
#endif
    }
#if(UC_SERIES != XMC11)
    if ((handle_ptr->backgnd_config_handle->req_src_interrupt) && (handle_ptr->req_src_intr_handle != NULL ))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	7a1b      	ldrb	r3, [r3, #8]
 8003448:	f003 0308 	and.w	r3, r3, #8
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d02c      	beq.n	80034ac <ADC_MEASUREMENT_Init+0x11c>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d028      	beq.n	80034ac <ADC_MEASUREMENT_Init+0x11c>
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	b2dc      	uxtb	r4, r3
 8003462:	f7ff febd 	bl	80031e0 <__NVIC_GetPriorityGrouping>
 8003466:	4601      	mov	r1, r0
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 800346c:	685a      	ldr	r2, [r3, #4]
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
    {
#if (UC_FAMILY == XMC1)
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
                        handle_ptr->req_src_intr_handle->priority);
#else
      NVIC_SetPriority((IRQn_Type)handle_ptr->req_src_intr_handle->node_id,
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	4608      	mov	r0, r1
 8003476:	4611      	mov	r1, r2
 8003478:	461a      	mov	r2, r3
 800347a:	f7ff ff05 	bl	8003288 <NVIC_EncodePriority>
 800347e:	4602      	mov	r2, r0
 8003480:	b263      	sxtb	r3, r4
 8003482:	4618      	mov	r0, r3
 8003484:	4611      	mov	r1, r2
 8003486:	f7ff fed5 	bl	8003234 <__NVIC_SetPriority>
                        NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                        handle_ptr->req_src_intr_handle->priority, handle_ptr->req_src_intr_handle->sub_priority));
#endif
      /* Connect background Request Source Event to NVIC node */
      XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode(handle_ptr->global_handle->module_ptr,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	695a      	ldr	r2, [r3, #20]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	7e5b      	ldrb	r3, [r3, #25]
 8003494:	4610      	mov	r0, r2
 8003496:	4619      	mov	r1, r3
 8003498:	f7fe fd16 	bl	8001ec8 <XMC_VADC_GLOBAL_BackgroundSetReqSrcEventInterruptNode>
                                                 (XMC_VADC_SR_t) handle_ptr->srv_req_node);
    
      /* Enable Background Scan Request source IRQ */
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->req_src_intr_handle->node_id);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	b25b      	sxtb	r3, r3
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff fea8 	bl	80031fc <__NVIC_EnableIRQ>
    /* Enable Background Scan Request source IRQ */
    NVIC_EnableIRQ((IRQn_Type)handle_ptr->result_intr_handle->node_id);
#endif
#endif
    /* Mux Configuration is done*/
    if (handle_ptr->mux_config != NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d002      	beq.n	80034ba <ADC_MEASUREMENT_Init+0x12a>
    {
      (handle_ptr->mux_config)();
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	4798      	blx	r3
    }
  
    if (handle_ptr->start_conversion != (bool)false)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	7e9b      	ldrb	r3, [r3, #26]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <ADC_MEASUREMENT_Init+0x13e>
    {
      /* Start conversion manually using load event trigger*/
      XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ff0f 	bl	80032ec <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
    }
    handle_ptr->init_state = status;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	7bba      	ldrb	r2, [r7, #14]
 80034d2:	761a      	strb	r2, [r3, #24]
  }
  return (handle_ptr->init_state);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7e1b      	ldrb	r3, [r3, #24]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd90      	pop	{r4, r7, pc}

080034e0 <ADC_MEASUREMENT_StartConversion>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/

/* This API will Software trigger ADC Background request source and starts conversion*/
void ADC_MEASUREMENT_StartConversion(ADC_MEASUREMENT_t *const handle_ptr)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("ADC_MEASUREMENT_Start:Invalid handle_ptr", (handle_ptr != NULL));

  /* Generate a load event to start background request source conversion*/
  XMC_VADC_GLOBAL_BackgroundTriggerConversion(handle_ptr->global_handle->module_ptr);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff fefc 	bl	80032ec <XMC_VADC_GLOBAL_BackgroundTriggerConversion>
}
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop

080034fc <ADC_MEASUREMENT_GetResult>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#if(XMC_VADC_GROUP_AVAILABLE == 1U)
/* This API will get the result of a conversion for a specific channel*/
XMC_VADC_RESULT_SIZE_t ADC_MEASUREMENT_GetResult(ADC_MEASUREMENT_CHANNEL_t *const handle_ptr)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  XMC_VADC_RESULT_SIZE_t result;

  XMC_ASSERT("ADC_MEASUREMENT_GetResult:Invalid handle_ptr", (handle_ptr != NULL));

  result = XMC_VADC_GROUP_GetResult(handle_ptr->group_handle, handle_ptr->ch_handle->result_reg_number);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	789b      	ldrb	r3, [r3, #2]
 800350e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003512:	b2db      	uxtb	r3, r3
 8003514:	4610      	mov	r0, r2
 8003516:	4619      	mov	r1, r3
 8003518:	f7ff ff28 	bl	800336c <XMC_VADC_GROUP_GetResult>
 800351c:	4603      	mov	r3, r0
 800351e:	81fb      	strh	r3, [r7, #14]

  return (result);
 8003520:	89fb      	ldrh	r3, [r7, #14]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop

0800352c <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8003532:	2300      	movs	r3, #0
 8003534:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8003536:	480d      	ldr	r0, [pc, #52]	; (800356c <DAVE_Init+0x40>)
 8003538:	f7ff fe0c 	bl	8003154 <CLOCK_XMC4_Init>
 800353c:	4603      	mov	r3, r0
 800353e:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d104      	bne.n	8003550 <DAVE_Init+0x24>
  {
	 /**  Initialization of ADC_MEASUREMENT APP instance ADC_MEASUREMENT_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_Init(&ADC_MEASUREMENT_0); 
 8003546:	480a      	ldr	r0, [pc, #40]	; (8003570 <DAVE_Init+0x44>)
 8003548:	f7ff ff22 	bl	8003390 <ADC_MEASUREMENT_Init>
 800354c:	4603      	mov	r3, r0
 800354e:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d104      	bne.n	8003560 <DAVE_Init+0x34>
  {
	 /**  Initialization of I2C_MASTER APP instance I2C_MASTER_0 */
	 init_status = (DAVE_STATUS_t)I2C_MASTER_Init(&I2C_MASTER_0); 
 8003556:	4807      	ldr	r0, [pc, #28]	; (8003574 <DAVE_Init+0x48>)
 8003558:	f7ff f80e 	bl	8002578 <I2C_MASTER_Init>
 800355c:	4603      	mov	r3, r0
 800355e:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8003560:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 8003562:	4618      	mov	r0, r3
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	20000374 	.word	0x20000374
 8003570:	200000ac 	.word	0x200000ac
 8003574:	20000034 	.word	0x20000034

08003578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	6039      	str	r1, [r7, #0]
 8003582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003588:	2b00      	cmp	r3, #0
 800358a:	db0a      	blt.n	80035a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358c:	490d      	ldr	r1, [pc, #52]	; (80035c4 <__NVIC_SetPriority+0x4c>)
 800358e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	b2d2      	uxtb	r2, r2
 8003596:	0092      	lsls	r2, r2, #2
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	440b      	add	r3, r1
 800359c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80035a0:	e00a      	b.n	80035b8 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a2:	4909      	ldr	r1, [pc, #36]	; (80035c8 <__NVIC_SetPriority+0x50>)
 80035a4:	79fb      	ldrb	r3, [r7, #7]
 80035a6:	f003 030f 	and.w	r3, r3, #15
 80035aa:	3b04      	subs	r3, #4
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	0092      	lsls	r2, r2, #2
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	440b      	add	r3, r1
 80035b6:	761a      	strb	r2, [r3, #24]
  }
}
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	e000e100 	.word	0xe000e100
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035dc:	d301      	bcc.n	80035e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035de:	2301      	movs	r3, #1
 80035e0:	e00f      	b.n	8003602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	4a0a      	ldr	r2, [pc, #40]	; (800360c <SysTick_Config+0x40>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ea:	f04f 30ff 	mov.w	r0, #4294967295
 80035ee:	213f      	movs	r1, #63	; 0x3f
 80035f0:	f7ff ffc2 	bl	8003578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f4:	4b05      	ldr	r3, [pc, #20]	; (800360c <SysTick_Config+0x40>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fa:	4b04      	ldr	r3, [pc, #16]	; (800360c <SysTick_Config+0x40>)
 80035fc:	2207      	movs	r2, #7
 80035fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000e010 	.word	0xe000e010

08003610 <VADC0_C0_2_IRQHandler>:
#include <string.h>

//ADC MEASUREMENT
uint16_t result;
uint16_t Adc_Measurement_Handler()
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
	//Get result from ADC-Converter
	result = ADC_MEASUREMENT_GetResult(&ADC_MEASUREMENT_Channel_A);			//results for 12bit: 0...4096 => 0...3.3V
 8003614:	4806      	ldr	r0, [pc, #24]	; (8003630 <VADC0_C0_2_IRQHandler+0x20>)
 8003616:	f7ff ff71 	bl	80034fc <ADC_MEASUREMENT_GetResult>
 800361a:	4603      	mov	r3, r0
 800361c:	461a      	mov	r2, r3
 800361e:	4b05      	ldr	r3, [pc, #20]	; (8003634 <VADC0_C0_2_IRQHandler+0x24>)
 8003620:	801a      	strh	r2, [r3, #0]
	ADC_MEASUREMENT_StartConversion(&ADC_MEASUREMENT_0);
 8003622:	4805      	ldr	r0, [pc, #20]	; (8003638 <VADC0_C0_2_IRQHandler+0x28>)
 8003624:	f7ff ff5c 	bl	80034e0 <ADC_MEASUREMENT_StartConversion>

	return result;
 8003628:	4b02      	ldr	r3, [pc, #8]	; (8003634 <VADC0_C0_2_IRQHandler+0x24>)
 800362a:	881b      	ldrh	r3, [r3, #0]
}
 800362c:	4618      	mov	r0, r3
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20000098 	.word	0x20000098
 8003634:	20000398 	.word	0x20000398
 8003638:	200000ac 	.word	0x200000ac

0800363c <SysTick_Handler>:

//DISPLAY
uint32_t SysTickCnt = 0;
void SysTick_Handler() {
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
	SysTickCnt++;
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <SysTick_Handler+0x18>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	3301      	adds	r3, #1
 8003646:	4a03      	ldr	r2, [pc, #12]	; (8003654 <SysTick_Handler+0x18>)
 8003648:	6013      	str	r3, [r2, #0]
}
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	2000037c 	.word	0x2000037c

08003658 <delay_ms>:

void delay_ms(uint32_t ms) {
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	uint32_t now = SysTickCnt;
 8003660:	4b08      	ldr	r3, [pc, #32]	; (8003684 <delay_ms+0x2c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	60fb      	str	r3, [r7, #12]
	while((now + ms) > SysTickCnt) __NOP();
 8003666:	e000      	b.n	800366a <delay_ms+0x12>
 8003668:	bf00      	nop
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	441a      	add	r2, r3
 8003670:	4b04      	ldr	r3, [pc, #16]	; (8003684 <delay_ms+0x2c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d8f7      	bhi.n	8003668 <delay_ms+0x10>
}
 8003678:	3714      	adds	r7, #20
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	2000037c 	.word	0x2000037c

08003688 <ssd1306_text>:

//WRITE STRING ON DISPLAY
void ssd1306_text(char *data1){
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
	ssd1306_Fill(White);
 8003690:	2001      	movs	r0, #1
 8003692:	f7fd f803 	bl	800069c <ssd1306_Fill>
	ssd1306_SetCursor(2, 1);
 8003696:	2002      	movs	r0, #2
 8003698:	2101      	movs	r1, #1
 800369a:	f7fd f96b 	bl	8000974 <ssd1306_SetCursor>
	ssd1306_WriteString(data1, Font_6x8, Black);
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <ssd1306_text+0x30>)
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80036a6:	2300      	movs	r3, #0
 80036a8:	f7fd f93a 	bl	8000920 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80036ac:	f7fd f818 	bl	80006e0 <ssd1306_UpdateScreen>
}
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	20000000 	.word	0x20000000

080036bc <float2string>:

void float2string(float value, char *variable, char *unit, char *str){
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08e      	sub	sp, #56	; 0x38
 80036c0:	af04      	add	r7, sp, #16
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	607a      	str	r2, [r7, #4]
 80036c8:	603b      	str	r3, [r7, #0]
	//uint16_t to string: from stackoverflow.com/questions/905928/using-floats-with-sprintf-in-embedded-c
	char *tmpSign = (value < 0) ? "-" : "";
 80036ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80036ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d6:	d501      	bpl.n	80036dc <float2string+0x20>
 80036d8:	4b26      	ldr	r3, [pc, #152]	; (8003774 <float2string+0xb8>)
 80036da:	e000      	b.n	80036de <float2string+0x22>
 80036dc:	4b26      	ldr	r3, [pc, #152]	; (8003778 <float2string+0xbc>)
 80036de:	627b      	str	r3, [r7, #36]	; 0x24
	float tmpVal = (value < 0) ? -value : value;
 80036e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80036e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ec:	d504      	bpl.n	80036f8 <float2string+0x3c>
 80036ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80036f2:	eef1 7a67 	vneg.f32	s15, s15
 80036f6:	e001      	b.n	80036fc <float2string+0x40>
 80036f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80036fc:	edc7 7a08 	vstr	s15, [r7, #32]

	int tmpInt1 = tmpVal;                  	// Get the integer (678)
 8003700:	edd7 7a08 	vldr	s15, [r7, #32]
 8003704:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003708:	ee17 3a90 	vmov	r3, s15
 800370c:	61fb      	str	r3, [r7, #28]
	float tmpFrac = tmpVal - tmpInt1;      	// Get fraction (0.0123)
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	ee07 3a90 	vmov	s15, r3
 8003714:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003718:	ed97 7a08 	vldr	s14, [r7, #32]
 800371c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003720:	edc7 7a06 	vstr	s15, [r7, #24]
	int tmpInt2 = trunc(tmpFrac * 100);  	// Turn into integer (123) - For changing decimal place: change 10 to 100 or 1000
 8003724:	edd7 7a06 	vldr	s15, [r7, #24]
 8003728:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800377c <float2string+0xc0>
 800372c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003730:	ee17 0a90 	vmov	r0, s15
 8003734:	f000 fa1c 	bl	8003b70 <__aeabi_f2d>
 8003738:	4602      	mov	r2, r0
 800373a:	460b      	mov	r3, r1
 800373c:	4610      	mov	r0, r2
 800373e:	4619      	mov	r1, r3
 8003740:	f000 f882 	bl	8003848 <trunc>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4610      	mov	r0, r2
 800374a:	4619      	mov	r1, r3
 800374c:	f000 fcfe 	bl	800414c <__aeabi_d2iz>
 8003750:	4603      	mov	r3, r0
 8003752:	617b      	str	r3, [r7, #20]

	sprintf(str, "%s %s%d.%02d %s", variable, tmpSign, tmpInt1, tmpInt2, unit);
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	9302      	str	r3, [sp, #8]
 8003760:	6838      	ldr	r0, [r7, #0]
 8003762:	4907      	ldr	r1, [pc, #28]	; (8003780 <float2string+0xc4>)
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	f001 fc20 	bl	8004fac <siprintf>
}
 800376c:	3728      	adds	r7, #40	; 0x28
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	0800847c 	.word	0x0800847c
 8003778:	08008480 	.word	0x08008480
 800377c:	42c80000 	.word	0x42c80000
 8003780:	08008484 	.word	0x08008484
 8003784:	00000000 	.word	0x00000000

08003788 <main>:


int main(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b09e      	sub	sp, #120	; 0x78
 800378c:	af00      	add	r7, sp, #0
	//DAVE
	DAVE_Init();
 800378e:	f7ff fecd 	bl	800352c <DAVE_Init>
	float voltage;
	float current;
	float power;

	//OPEN COMMUNICATION WITH I2C
	SysTick_Config(SystemCoreClock / 1000);
 8003792:	4b25      	ldr	r3, [pc, #148]	; (8003828 <main+0xa0>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a25      	ldr	r2, [pc, #148]	; (800382c <main+0xa4>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	099b      	lsrs	r3, r3, #6
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff ff14 	bl	80035cc <SysTick_Config>
	ssd1306_Init(I2C_MASTER_0.channel, &delay_ms);
 80037a4:	4b22      	ldr	r3, [pc, #136]	; (8003830 <main+0xa8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4618      	mov	r0, r3
 80037aa:	4922      	ldr	r1, [pc, #136]	; (8003834 <main+0xac>)
 80037ac:	f7fc ff00 	bl	80005b0 <ssd1306_Init>

	while(1)
	{
		//GET RESULT FROM ADC
		adc = result;
 80037b0:	4b21      	ldr	r3, [pc, #132]	; (8003838 <main+0xb0>)
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	ee07 3a90 	vmov	s15, r3
 80037b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037bc:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74

		//CALCULATE
		voltage = adc * (3.3/4096.0);
 80037c0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80037c2:	f000 f9d5 	bl	8003b70 <__aeabi_f2d>
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	4610      	mov	r0, r2
 80037cc:	4619      	mov	r1, r3
 80037ce:	a314      	add	r3, pc, #80	; (adr r3, 8003820 <main+0x98>)
 80037d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d4:	f000 fa20 	bl	8003c18 <__aeabi_dmul>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4610      	mov	r0, r2
 80037de:	4619      	mov	r1, r3
 80037e0:	f000 fcdc 	bl	800419c <__aeabi_d2f>
 80037e4:	4603      	mov	r3, r0
 80037e6:	673b      	str	r3, [r7, #112]	; 0x70
		current = voltage * 10;
 80037e8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80037ec:	eeb2 7a04 	vmov.f32	s14, #36	; 0x24
 80037f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f4:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		power = current * 230;
 80037f8:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80037fc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800383c <main+0xb4>
 8003800:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003804:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

		//POWER STRING
		char power_str [100];
		float2string(power, "Power:", "W", power_str);
 8003808:	1d3b      	adds	r3, r7, #4
 800380a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800380c:	490c      	ldr	r1, [pc, #48]	; (8003840 <main+0xb8>)
 800380e:	4a0d      	ldr	r2, [pc, #52]	; (8003844 <main+0xbc>)
 8003810:	f7ff ff54 	bl	80036bc <float2string>

		//DISPLAY THE STRING'S
		ssd1306_text(power_str);
 8003814:	1d3b      	adds	r3, r7, #4
 8003816:	4618      	mov	r0, r3
 8003818:	f7ff ff36 	bl	8003688 <ssd1306_text>
	}
 800381c:	e7c8      	b.n	80037b0 <main+0x28>
 800381e:	bf00      	nop
 8003820:	66666666 	.word	0x66666666
 8003824:	3f4a6666 	.word	0x3f4a6666
 8003828:	2000ffc0 	.word	0x2000ffc0
 800382c:	10624dd3 	.word	0x10624dd3
 8003830:	20000034 	.word	0x20000034
 8003834:	08003659 	.word	0x08003659
 8003838:	20000398 	.word	0x20000398
 800383c:	43660000 	.word	0x43660000
 8003840:	08008494 	.word	0x08008494
 8003844:	0800849c 	.word	0x0800849c

08003848 <trunc>:
 8003848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800384e:	f2a6 34ff 	subw	r4, r6, #1023	; 0x3ff
 8003852:	2c13      	cmp	r4, #19
 8003854:	460b      	mov	r3, r1
 8003856:	460d      	mov	r5, r1
 8003858:	dc0d      	bgt.n	8003876 <trunc+0x2e>
 800385a:	2c00      	cmp	r4, #0
 800385c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003860:	db1a      	blt.n	8003898 <trunc+0x50>
 8003862:	4b10      	ldr	r3, [pc, #64]	; (80038a4 <trunc+0x5c>)
 8003864:	4123      	asrs	r3, r4
 8003866:	ea25 0503 	bic.w	r5, r5, r3
 800386a:	2200      	movs	r2, #0
 800386c:	ea45 0301 	orr.w	r3, r5, r1
 8003870:	4610      	mov	r0, r2
 8003872:	4619      	mov	r1, r3
 8003874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003876:	2c33      	cmp	r4, #51	; 0x33
 8003878:	4602      	mov	r2, r0
 800387a:	dd03      	ble.n	8003884 <trunc+0x3c>
 800387c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8003880:	d00d      	beq.n	800389e <trunc+0x56>
 8003882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003884:	f2a6 4613 	subw	r6, r6, #1043	; 0x413
 8003888:	f04f 31ff 	mov.w	r1, #4294967295
 800388c:	40f1      	lsrs	r1, r6
 800388e:	ea20 0201 	bic.w	r2, r0, r1
 8003892:	4610      	mov	r0, r2
 8003894:	4629      	mov	r1, r5
 8003896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003898:	2200      	movs	r2, #0
 800389a:	4610      	mov	r0, r2
 800389c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800389e:	f000 f809 	bl	80038b4 <__adddf3>
 80038a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038a4:	000fffff 	.word	0x000fffff

080038a8 <__aeabi_drsub>:
 80038a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80038ac:	e002      	b.n	80038b4 <__adddf3>
 80038ae:	bf00      	nop

080038b0 <__aeabi_dsub>:
 80038b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080038b4 <__adddf3>:
 80038b4:	b530      	push	{r4, r5, lr}
 80038b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80038ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80038be:	ea94 0f05 	teq	r4, r5
 80038c2:	bf08      	it	eq
 80038c4:	ea90 0f02 	teqeq	r0, r2
 80038c8:	bf1f      	itttt	ne
 80038ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80038ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80038d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80038d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80038da:	f000 80e2 	beq.w	8003aa2 <__adddf3+0x1ee>
 80038de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80038e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80038e6:	bfb8      	it	lt
 80038e8:	426d      	neglt	r5, r5
 80038ea:	dd0c      	ble.n	8003906 <__adddf3+0x52>
 80038ec:	442c      	add	r4, r5
 80038ee:	ea80 0202 	eor.w	r2, r0, r2
 80038f2:	ea81 0303 	eor.w	r3, r1, r3
 80038f6:	ea82 0000 	eor.w	r0, r2, r0
 80038fa:	ea83 0101 	eor.w	r1, r3, r1
 80038fe:	ea80 0202 	eor.w	r2, r0, r2
 8003902:	ea81 0303 	eor.w	r3, r1, r3
 8003906:	2d36      	cmp	r5, #54	; 0x36
 8003908:	bf88      	it	hi
 800390a:	bd30      	pophi	{r4, r5, pc}
 800390c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8003910:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003914:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8003918:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800391c:	d002      	beq.n	8003924 <__adddf3+0x70>
 800391e:	4240      	negs	r0, r0
 8003920:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003924:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8003928:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800392c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003930:	d002      	beq.n	8003938 <__adddf3+0x84>
 8003932:	4252      	negs	r2, r2
 8003934:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8003938:	ea94 0f05 	teq	r4, r5
 800393c:	f000 80a7 	beq.w	8003a8e <__adddf3+0x1da>
 8003940:	f1a4 0401 	sub.w	r4, r4, #1
 8003944:	f1d5 0e20 	rsbs	lr, r5, #32
 8003948:	db0d      	blt.n	8003966 <__adddf3+0xb2>
 800394a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800394e:	fa22 f205 	lsr.w	r2, r2, r5
 8003952:	1880      	adds	r0, r0, r2
 8003954:	f141 0100 	adc.w	r1, r1, #0
 8003958:	fa03 f20e 	lsl.w	r2, r3, lr
 800395c:	1880      	adds	r0, r0, r2
 800395e:	fa43 f305 	asr.w	r3, r3, r5
 8003962:	4159      	adcs	r1, r3
 8003964:	e00e      	b.n	8003984 <__adddf3+0xd0>
 8003966:	f1a5 0520 	sub.w	r5, r5, #32
 800396a:	f10e 0e20 	add.w	lr, lr, #32
 800396e:	2a01      	cmp	r2, #1
 8003970:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003974:	bf28      	it	cs
 8003976:	f04c 0c02 	orrcs.w	ip, ip, #2
 800397a:	fa43 f305 	asr.w	r3, r3, r5
 800397e:	18c0      	adds	r0, r0, r3
 8003980:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003984:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003988:	d507      	bpl.n	800399a <__adddf3+0xe6>
 800398a:	f04f 0e00 	mov.w	lr, #0
 800398e:	f1dc 0c00 	rsbs	ip, ip, #0
 8003992:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003996:	eb6e 0101 	sbc.w	r1, lr, r1
 800399a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800399e:	d31b      	bcc.n	80039d8 <__adddf3+0x124>
 80039a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80039a4:	d30c      	bcc.n	80039c0 <__adddf3+0x10c>
 80039a6:	0849      	lsrs	r1, r1, #1
 80039a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80039ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80039b0:	f104 0401 	add.w	r4, r4, #1
 80039b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80039b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80039bc:	f080 809a 	bcs.w	8003af4 <__adddf3+0x240>
 80039c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80039c4:	bf08      	it	eq
 80039c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80039ca:	f150 0000 	adcs.w	r0, r0, #0
 80039ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80039d2:	ea41 0105 	orr.w	r1, r1, r5
 80039d6:	bd30      	pop	{r4, r5, pc}
 80039d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80039dc:	4140      	adcs	r0, r0
 80039de:	eb41 0101 	adc.w	r1, r1, r1
 80039e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80039e6:	f1a4 0401 	sub.w	r4, r4, #1
 80039ea:	d1e9      	bne.n	80039c0 <__adddf3+0x10c>
 80039ec:	f091 0f00 	teq	r1, #0
 80039f0:	bf04      	itt	eq
 80039f2:	4601      	moveq	r1, r0
 80039f4:	2000      	moveq	r0, #0
 80039f6:	fab1 f381 	clz	r3, r1
 80039fa:	bf08      	it	eq
 80039fc:	3320      	addeq	r3, #32
 80039fe:	f1a3 030b 	sub.w	r3, r3, #11
 8003a02:	f1b3 0220 	subs.w	r2, r3, #32
 8003a06:	da0c      	bge.n	8003a22 <__adddf3+0x16e>
 8003a08:	320c      	adds	r2, #12
 8003a0a:	dd08      	ble.n	8003a1e <__adddf3+0x16a>
 8003a0c:	f102 0c14 	add.w	ip, r2, #20
 8003a10:	f1c2 020c 	rsb	r2, r2, #12
 8003a14:	fa01 f00c 	lsl.w	r0, r1, ip
 8003a18:	fa21 f102 	lsr.w	r1, r1, r2
 8003a1c:	e00c      	b.n	8003a38 <__adddf3+0x184>
 8003a1e:	f102 0214 	add.w	r2, r2, #20
 8003a22:	bfd8      	it	le
 8003a24:	f1c2 0c20 	rsble	ip, r2, #32
 8003a28:	fa01 f102 	lsl.w	r1, r1, r2
 8003a2c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003a30:	bfdc      	itt	le
 8003a32:	ea41 010c 	orrle.w	r1, r1, ip
 8003a36:	4090      	lslle	r0, r2
 8003a38:	1ae4      	subs	r4, r4, r3
 8003a3a:	bfa2      	ittt	ge
 8003a3c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003a40:	4329      	orrge	r1, r5
 8003a42:	bd30      	popge	{r4, r5, pc}
 8003a44:	ea6f 0404 	mvn.w	r4, r4
 8003a48:	3c1f      	subs	r4, #31
 8003a4a:	da1c      	bge.n	8003a86 <__adddf3+0x1d2>
 8003a4c:	340c      	adds	r4, #12
 8003a4e:	dc0e      	bgt.n	8003a6e <__adddf3+0x1ba>
 8003a50:	f104 0414 	add.w	r4, r4, #20
 8003a54:	f1c4 0220 	rsb	r2, r4, #32
 8003a58:	fa20 f004 	lsr.w	r0, r0, r4
 8003a5c:	fa01 f302 	lsl.w	r3, r1, r2
 8003a60:	ea40 0003 	orr.w	r0, r0, r3
 8003a64:	fa21 f304 	lsr.w	r3, r1, r4
 8003a68:	ea45 0103 	orr.w	r1, r5, r3
 8003a6c:	bd30      	pop	{r4, r5, pc}
 8003a6e:	f1c4 040c 	rsb	r4, r4, #12
 8003a72:	f1c4 0220 	rsb	r2, r4, #32
 8003a76:	fa20 f002 	lsr.w	r0, r0, r2
 8003a7a:	fa01 f304 	lsl.w	r3, r1, r4
 8003a7e:	ea40 0003 	orr.w	r0, r0, r3
 8003a82:	4629      	mov	r1, r5
 8003a84:	bd30      	pop	{r4, r5, pc}
 8003a86:	fa21 f004 	lsr.w	r0, r1, r4
 8003a8a:	4629      	mov	r1, r5
 8003a8c:	bd30      	pop	{r4, r5, pc}
 8003a8e:	f094 0f00 	teq	r4, #0
 8003a92:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003a96:	bf06      	itte	eq
 8003a98:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003a9c:	3401      	addeq	r4, #1
 8003a9e:	3d01      	subne	r5, #1
 8003aa0:	e74e      	b.n	8003940 <__adddf3+0x8c>
 8003aa2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003aa6:	bf18      	it	ne
 8003aa8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003aac:	d029      	beq.n	8003b02 <__adddf3+0x24e>
 8003aae:	ea94 0f05 	teq	r4, r5
 8003ab2:	bf08      	it	eq
 8003ab4:	ea90 0f02 	teqeq	r0, r2
 8003ab8:	d005      	beq.n	8003ac6 <__adddf3+0x212>
 8003aba:	ea54 0c00 	orrs.w	ip, r4, r0
 8003abe:	bf04      	itt	eq
 8003ac0:	4619      	moveq	r1, r3
 8003ac2:	4610      	moveq	r0, r2
 8003ac4:	bd30      	pop	{r4, r5, pc}
 8003ac6:	ea91 0f03 	teq	r1, r3
 8003aca:	bf1e      	ittt	ne
 8003acc:	2100      	movne	r1, #0
 8003ace:	2000      	movne	r0, #0
 8003ad0:	bd30      	popne	{r4, r5, pc}
 8003ad2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003ad6:	d105      	bne.n	8003ae4 <__adddf3+0x230>
 8003ad8:	0040      	lsls	r0, r0, #1
 8003ada:	4149      	adcs	r1, r1
 8003adc:	bf28      	it	cs
 8003ade:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8003ae2:	bd30      	pop	{r4, r5, pc}
 8003ae4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8003ae8:	bf3c      	itt	cc
 8003aea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8003aee:	bd30      	popcc	{r4, r5, pc}
 8003af0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003af4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8003af8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003afc:	f04f 0000 	mov.w	r0, #0
 8003b00:	bd30      	pop	{r4, r5, pc}
 8003b02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003b06:	bf1a      	itte	ne
 8003b08:	4619      	movne	r1, r3
 8003b0a:	4610      	movne	r0, r2
 8003b0c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003b10:	bf1c      	itt	ne
 8003b12:	460b      	movne	r3, r1
 8003b14:	4602      	movne	r2, r0
 8003b16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003b1a:	bf06      	itte	eq
 8003b1c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003b20:	ea91 0f03 	teqeq	r1, r3
 8003b24:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003b28:	bd30      	pop	{r4, r5, pc}
 8003b2a:	bf00      	nop

08003b2c <__aeabi_ui2d>:
 8003b2c:	f090 0f00 	teq	r0, #0
 8003b30:	bf04      	itt	eq
 8003b32:	2100      	moveq	r1, #0
 8003b34:	4770      	bxeq	lr
 8003b36:	b530      	push	{r4, r5, lr}
 8003b38:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003b3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003b40:	f04f 0500 	mov.w	r5, #0
 8003b44:	f04f 0100 	mov.w	r1, #0
 8003b48:	e750      	b.n	80039ec <__adddf3+0x138>
 8003b4a:	bf00      	nop

08003b4c <__aeabi_i2d>:
 8003b4c:	f090 0f00 	teq	r0, #0
 8003b50:	bf04      	itt	eq
 8003b52:	2100      	moveq	r1, #0
 8003b54:	4770      	bxeq	lr
 8003b56:	b530      	push	{r4, r5, lr}
 8003b58:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003b5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003b60:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003b64:	bf48      	it	mi
 8003b66:	4240      	negmi	r0, r0
 8003b68:	f04f 0100 	mov.w	r1, #0
 8003b6c:	e73e      	b.n	80039ec <__adddf3+0x138>
 8003b6e:	bf00      	nop

08003b70 <__aeabi_f2d>:
 8003b70:	0042      	lsls	r2, r0, #1
 8003b72:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003b76:	ea4f 0131 	mov.w	r1, r1, rrx
 8003b7a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003b7e:	bf1f      	itttt	ne
 8003b80:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8003b84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003b88:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8003b8c:	4770      	bxne	lr
 8003b8e:	f092 0f00 	teq	r2, #0
 8003b92:	bf14      	ite	ne
 8003b94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003b98:	4770      	bxeq	lr
 8003b9a:	b530      	push	{r4, r5, lr}
 8003b9c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003ba0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003ba4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003ba8:	e720      	b.n	80039ec <__adddf3+0x138>
 8003baa:	bf00      	nop

08003bac <__aeabi_ul2d>:
 8003bac:	ea50 0201 	orrs.w	r2, r0, r1
 8003bb0:	bf08      	it	eq
 8003bb2:	4770      	bxeq	lr
 8003bb4:	b530      	push	{r4, r5, lr}
 8003bb6:	f04f 0500 	mov.w	r5, #0
 8003bba:	e00a      	b.n	8003bd2 <__aeabi_l2d+0x16>

08003bbc <__aeabi_l2d>:
 8003bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8003bc0:	bf08      	it	eq
 8003bc2:	4770      	bxeq	lr
 8003bc4:	b530      	push	{r4, r5, lr}
 8003bc6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8003bca:	d502      	bpl.n	8003bd2 <__aeabi_l2d+0x16>
 8003bcc:	4240      	negs	r0, r0
 8003bce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003bd2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003bd6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003bda:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003bde:	f43f aedc 	beq.w	800399a <__adddf3+0xe6>
 8003be2:	f04f 0203 	mov.w	r2, #3
 8003be6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003bea:	bf18      	it	ne
 8003bec:	3203      	addne	r2, #3
 8003bee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003bf2:	bf18      	it	ne
 8003bf4:	3203      	addne	r2, #3
 8003bf6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003bfa:	f1c2 0320 	rsb	r3, r2, #32
 8003bfe:	fa00 fc03 	lsl.w	ip, r0, r3
 8003c02:	fa20 f002 	lsr.w	r0, r0, r2
 8003c06:	fa01 fe03 	lsl.w	lr, r1, r3
 8003c0a:	ea40 000e 	orr.w	r0, r0, lr
 8003c0e:	fa21 f102 	lsr.w	r1, r1, r2
 8003c12:	4414      	add	r4, r2
 8003c14:	e6c1      	b.n	800399a <__adddf3+0xe6>
 8003c16:	bf00      	nop

08003c18 <__aeabi_dmul>:
 8003c18:	b570      	push	{r4, r5, r6, lr}
 8003c1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003c1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003c22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003c26:	bf1d      	ittte	ne
 8003c28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003c2c:	ea94 0f0c 	teqne	r4, ip
 8003c30:	ea95 0f0c 	teqne	r5, ip
 8003c34:	f000 f8de 	bleq	8003df4 <__aeabi_dmul+0x1dc>
 8003c38:	442c      	add	r4, r5
 8003c3a:	ea81 0603 	eor.w	r6, r1, r3
 8003c3e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003c42:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003c46:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003c4a:	bf18      	it	ne
 8003c4c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003c50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003c54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c58:	d038      	beq.n	8003ccc <__aeabi_dmul+0xb4>
 8003c5a:	fba0 ce02 	umull	ip, lr, r0, r2
 8003c5e:	f04f 0500 	mov.w	r5, #0
 8003c62:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003c66:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8003c6a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003c6e:	f04f 0600 	mov.w	r6, #0
 8003c72:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003c76:	f09c 0f00 	teq	ip, #0
 8003c7a:	bf18      	it	ne
 8003c7c:	f04e 0e01 	orrne.w	lr, lr, #1
 8003c80:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8003c84:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003c88:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8003c8c:	d204      	bcs.n	8003c98 <__aeabi_dmul+0x80>
 8003c8e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003c92:	416d      	adcs	r5, r5
 8003c94:	eb46 0606 	adc.w	r6, r6, r6
 8003c98:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003c9c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003ca0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003ca4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003ca8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003cac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003cb0:	bf88      	it	hi
 8003cb2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003cb6:	d81e      	bhi.n	8003cf6 <__aeabi_dmul+0xde>
 8003cb8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8003cbc:	bf08      	it	eq
 8003cbe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003cc2:	f150 0000 	adcs.w	r0, r0, #0
 8003cc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003cca:	bd70      	pop	{r4, r5, r6, pc}
 8003ccc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003cd0:	ea46 0101 	orr.w	r1, r6, r1
 8003cd4:	ea40 0002 	orr.w	r0, r0, r2
 8003cd8:	ea81 0103 	eor.w	r1, r1, r3
 8003cdc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003ce0:	bfc2      	ittt	gt
 8003ce2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003ce6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003cea:	bd70      	popgt	{r4, r5, r6, pc}
 8003cec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003cf0:	f04f 0e00 	mov.w	lr, #0
 8003cf4:	3c01      	subs	r4, #1
 8003cf6:	f300 80ab 	bgt.w	8003e50 <__aeabi_dmul+0x238>
 8003cfa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8003cfe:	bfde      	ittt	le
 8003d00:	2000      	movle	r0, #0
 8003d02:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003d06:	bd70      	pople	{r4, r5, r6, pc}
 8003d08:	f1c4 0400 	rsb	r4, r4, #0
 8003d0c:	3c20      	subs	r4, #32
 8003d0e:	da35      	bge.n	8003d7c <__aeabi_dmul+0x164>
 8003d10:	340c      	adds	r4, #12
 8003d12:	dc1b      	bgt.n	8003d4c <__aeabi_dmul+0x134>
 8003d14:	f104 0414 	add.w	r4, r4, #20
 8003d18:	f1c4 0520 	rsb	r5, r4, #32
 8003d1c:	fa00 f305 	lsl.w	r3, r0, r5
 8003d20:	fa20 f004 	lsr.w	r0, r0, r4
 8003d24:	fa01 f205 	lsl.w	r2, r1, r5
 8003d28:	ea40 0002 	orr.w	r0, r0, r2
 8003d2c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8003d30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003d34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003d38:	fa21 f604 	lsr.w	r6, r1, r4
 8003d3c:	eb42 0106 	adc.w	r1, r2, r6
 8003d40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003d44:	bf08      	it	eq
 8003d46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003d4a:	bd70      	pop	{r4, r5, r6, pc}
 8003d4c:	f1c4 040c 	rsb	r4, r4, #12
 8003d50:	f1c4 0520 	rsb	r5, r4, #32
 8003d54:	fa00 f304 	lsl.w	r3, r0, r4
 8003d58:	fa20 f005 	lsr.w	r0, r0, r5
 8003d5c:	fa01 f204 	lsl.w	r2, r1, r4
 8003d60:	ea40 0002 	orr.w	r0, r0, r2
 8003d64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003d68:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003d6c:	f141 0100 	adc.w	r1, r1, #0
 8003d70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003d74:	bf08      	it	eq
 8003d76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	f1c4 0520 	rsb	r5, r4, #32
 8003d80:	fa00 f205 	lsl.w	r2, r0, r5
 8003d84:	ea4e 0e02 	orr.w	lr, lr, r2
 8003d88:	fa20 f304 	lsr.w	r3, r0, r4
 8003d8c:	fa01 f205 	lsl.w	r2, r1, r5
 8003d90:	ea43 0302 	orr.w	r3, r3, r2
 8003d94:	fa21 f004 	lsr.w	r0, r1, r4
 8003d98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003d9c:	fa21 f204 	lsr.w	r2, r1, r4
 8003da0:	ea20 0002 	bic.w	r0, r0, r2
 8003da4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003da8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003dac:	bf08      	it	eq
 8003dae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003db2:	bd70      	pop	{r4, r5, r6, pc}
 8003db4:	f094 0f00 	teq	r4, #0
 8003db8:	d10f      	bne.n	8003dda <__aeabi_dmul+0x1c2>
 8003dba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8003dbe:	0040      	lsls	r0, r0, #1
 8003dc0:	eb41 0101 	adc.w	r1, r1, r1
 8003dc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003dc8:	bf08      	it	eq
 8003dca:	3c01      	subeq	r4, #1
 8003dcc:	d0f7      	beq.n	8003dbe <__aeabi_dmul+0x1a6>
 8003dce:	ea41 0106 	orr.w	r1, r1, r6
 8003dd2:	f095 0f00 	teq	r5, #0
 8003dd6:	bf18      	it	ne
 8003dd8:	4770      	bxne	lr
 8003dda:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8003dde:	0052      	lsls	r2, r2, #1
 8003de0:	eb43 0303 	adc.w	r3, r3, r3
 8003de4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003de8:	bf08      	it	eq
 8003dea:	3d01      	subeq	r5, #1
 8003dec:	d0f7      	beq.n	8003dde <__aeabi_dmul+0x1c6>
 8003dee:	ea43 0306 	orr.w	r3, r3, r6
 8003df2:	4770      	bx	lr
 8003df4:	ea94 0f0c 	teq	r4, ip
 8003df8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003dfc:	bf18      	it	ne
 8003dfe:	ea95 0f0c 	teqne	r5, ip
 8003e02:	d00c      	beq.n	8003e1e <__aeabi_dmul+0x206>
 8003e04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003e08:	bf18      	it	ne
 8003e0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003e0e:	d1d1      	bne.n	8003db4 <__aeabi_dmul+0x19c>
 8003e10:	ea81 0103 	eor.w	r1, r1, r3
 8003e14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003e18:	f04f 0000 	mov.w	r0, #0
 8003e1c:	bd70      	pop	{r4, r5, r6, pc}
 8003e1e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003e22:	bf06      	itte	eq
 8003e24:	4610      	moveq	r0, r2
 8003e26:	4619      	moveq	r1, r3
 8003e28:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003e2c:	d019      	beq.n	8003e62 <__aeabi_dmul+0x24a>
 8003e2e:	ea94 0f0c 	teq	r4, ip
 8003e32:	d102      	bne.n	8003e3a <__aeabi_dmul+0x222>
 8003e34:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003e38:	d113      	bne.n	8003e62 <__aeabi_dmul+0x24a>
 8003e3a:	ea95 0f0c 	teq	r5, ip
 8003e3e:	d105      	bne.n	8003e4c <__aeabi_dmul+0x234>
 8003e40:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003e44:	bf1c      	itt	ne
 8003e46:	4610      	movne	r0, r2
 8003e48:	4619      	movne	r1, r3
 8003e4a:	d10a      	bne.n	8003e62 <__aeabi_dmul+0x24a>
 8003e4c:	ea81 0103 	eor.w	r1, r1, r3
 8003e50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003e54:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003e58:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003e5c:	f04f 0000 	mov.w	r0, #0
 8003e60:	bd70      	pop	{r4, r5, r6, pc}
 8003e62:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003e66:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8003e6a:	bd70      	pop	{r4, r5, r6, pc}

08003e6c <__aeabi_ddiv>:
 8003e6c:	b570      	push	{r4, r5, r6, lr}
 8003e6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003e72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003e76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003e7a:	bf1d      	ittte	ne
 8003e7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003e80:	ea94 0f0c 	teqne	r4, ip
 8003e84:	ea95 0f0c 	teqne	r5, ip
 8003e88:	f000 f8a7 	bleq	8003fda <__aeabi_ddiv+0x16e>
 8003e8c:	eba4 0405 	sub.w	r4, r4, r5
 8003e90:	ea81 0e03 	eor.w	lr, r1, r3
 8003e94:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003e98:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003e9c:	f000 8088 	beq.w	8003fb0 <__aeabi_ddiv+0x144>
 8003ea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003ea4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003ea8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003eac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003eb0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003eb4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003eb8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003ebc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003ec0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003ec4:	429d      	cmp	r5, r3
 8003ec6:	bf08      	it	eq
 8003ec8:	4296      	cmpeq	r6, r2
 8003eca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8003ece:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003ed2:	d202      	bcs.n	8003eda <__aeabi_ddiv+0x6e>
 8003ed4:	085b      	lsrs	r3, r3, #1
 8003ed6:	ea4f 0232 	mov.w	r2, r2, rrx
 8003eda:	1ab6      	subs	r6, r6, r2
 8003edc:	eb65 0503 	sbc.w	r5, r5, r3
 8003ee0:	085b      	lsrs	r3, r3, #1
 8003ee2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003ee6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003eea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8003eee:	ebb6 0e02 	subs.w	lr, r6, r2
 8003ef2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003ef6:	bf22      	ittt	cs
 8003ef8:	1ab6      	subcs	r6, r6, r2
 8003efa:	4675      	movcs	r5, lr
 8003efc:	ea40 000c 	orrcs.w	r0, r0, ip
 8003f00:	085b      	lsrs	r3, r3, #1
 8003f02:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f06:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f0e:	bf22      	ittt	cs
 8003f10:	1ab6      	subcs	r6, r6, r2
 8003f12:	4675      	movcs	r5, lr
 8003f14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003f18:	085b      	lsrs	r3, r3, #1
 8003f1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f26:	bf22      	ittt	cs
 8003f28:	1ab6      	subcs	r6, r6, r2
 8003f2a:	4675      	movcs	r5, lr
 8003f2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003f30:	085b      	lsrs	r3, r3, #1
 8003f32:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f36:	ebb6 0e02 	subs.w	lr, r6, r2
 8003f3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003f3e:	bf22      	ittt	cs
 8003f40:	1ab6      	subcs	r6, r6, r2
 8003f42:	4675      	movcs	r5, lr
 8003f44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003f48:	ea55 0e06 	orrs.w	lr, r5, r6
 8003f4c:	d018      	beq.n	8003f80 <__aeabi_ddiv+0x114>
 8003f4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8003f52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8003f56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8003f5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003f5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8003f62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003f66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003f6a:	d1c0      	bne.n	8003eee <__aeabi_ddiv+0x82>
 8003f6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003f70:	d10b      	bne.n	8003f8a <__aeabi_ddiv+0x11e>
 8003f72:	ea41 0100 	orr.w	r1, r1, r0
 8003f76:	f04f 0000 	mov.w	r0, #0
 8003f7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003f7e:	e7b6      	b.n	8003eee <__aeabi_ddiv+0x82>
 8003f80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003f84:	bf04      	itt	eq
 8003f86:	4301      	orreq	r1, r0
 8003f88:	2000      	moveq	r0, #0
 8003f8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003f8e:	bf88      	it	hi
 8003f90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003f94:	f63f aeaf 	bhi.w	8003cf6 <__aeabi_dmul+0xde>
 8003f98:	ebb5 0c03 	subs.w	ip, r5, r3
 8003f9c:	bf04      	itt	eq
 8003f9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003fa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003fa6:	f150 0000 	adcs.w	r0, r0, #0
 8003faa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003fae:	bd70      	pop	{r4, r5, r6, pc}
 8003fb0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003fb4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003fb8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003fbc:	bfc2      	ittt	gt
 8003fbe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003fc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003fc6:	bd70      	popgt	{r4, r5, r6, pc}
 8003fc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003fcc:	f04f 0e00 	mov.w	lr, #0
 8003fd0:	3c01      	subs	r4, #1
 8003fd2:	e690      	b.n	8003cf6 <__aeabi_dmul+0xde>
 8003fd4:	ea45 0e06 	orr.w	lr, r5, r6
 8003fd8:	e68d      	b.n	8003cf6 <__aeabi_dmul+0xde>
 8003fda:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003fde:	ea94 0f0c 	teq	r4, ip
 8003fe2:	bf08      	it	eq
 8003fe4:	ea95 0f0c 	teqeq	r5, ip
 8003fe8:	f43f af3b 	beq.w	8003e62 <__aeabi_dmul+0x24a>
 8003fec:	ea94 0f0c 	teq	r4, ip
 8003ff0:	d10a      	bne.n	8004008 <__aeabi_ddiv+0x19c>
 8003ff2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003ff6:	f47f af34 	bne.w	8003e62 <__aeabi_dmul+0x24a>
 8003ffa:	ea95 0f0c 	teq	r5, ip
 8003ffe:	f47f af25 	bne.w	8003e4c <__aeabi_dmul+0x234>
 8004002:	4610      	mov	r0, r2
 8004004:	4619      	mov	r1, r3
 8004006:	e72c      	b.n	8003e62 <__aeabi_dmul+0x24a>
 8004008:	ea95 0f0c 	teq	r5, ip
 800400c:	d106      	bne.n	800401c <__aeabi_ddiv+0x1b0>
 800400e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004012:	f43f aefd 	beq.w	8003e10 <__aeabi_dmul+0x1f8>
 8004016:	4610      	mov	r0, r2
 8004018:	4619      	mov	r1, r3
 800401a:	e722      	b.n	8003e62 <__aeabi_dmul+0x24a>
 800401c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004020:	bf18      	it	ne
 8004022:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004026:	f47f aec5 	bne.w	8003db4 <__aeabi_dmul+0x19c>
 800402a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800402e:	f47f af0d 	bne.w	8003e4c <__aeabi_dmul+0x234>
 8004032:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8004036:	f47f aeeb 	bne.w	8003e10 <__aeabi_dmul+0x1f8>
 800403a:	e712      	b.n	8003e62 <__aeabi_dmul+0x24a>

0800403c <__gedf2>:
 800403c:	f04f 3cff 	mov.w	ip, #4294967295
 8004040:	e006      	b.n	8004050 <__cmpdf2+0x4>
 8004042:	bf00      	nop

08004044 <__ledf2>:
 8004044:	f04f 0c01 	mov.w	ip, #1
 8004048:	e002      	b.n	8004050 <__cmpdf2+0x4>
 800404a:	bf00      	nop

0800404c <__cmpdf2>:
 800404c:	f04f 0c01 	mov.w	ip, #1
 8004050:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004054:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004058:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800405c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004060:	bf18      	it	ne
 8004062:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004066:	d01b      	beq.n	80040a0 <__cmpdf2+0x54>
 8004068:	b001      	add	sp, #4
 800406a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800406e:	bf0c      	ite	eq
 8004070:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004074:	ea91 0f03 	teqne	r1, r3
 8004078:	bf02      	ittt	eq
 800407a:	ea90 0f02 	teqeq	r0, r2
 800407e:	2000      	moveq	r0, #0
 8004080:	4770      	bxeq	lr
 8004082:	f110 0f00 	cmn.w	r0, #0
 8004086:	ea91 0f03 	teq	r1, r3
 800408a:	bf58      	it	pl
 800408c:	4299      	cmppl	r1, r3
 800408e:	bf08      	it	eq
 8004090:	4290      	cmpeq	r0, r2
 8004092:	bf2c      	ite	cs
 8004094:	17d8      	asrcs	r0, r3, #31
 8004096:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800409a:	f040 0001 	orr.w	r0, r0, #1
 800409e:	4770      	bx	lr
 80040a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80040a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80040a8:	d102      	bne.n	80040b0 <__cmpdf2+0x64>
 80040aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80040ae:	d107      	bne.n	80040c0 <__cmpdf2+0x74>
 80040b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80040b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80040b8:	d1d6      	bne.n	8004068 <__cmpdf2+0x1c>
 80040ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80040be:	d0d3      	beq.n	8004068 <__cmpdf2+0x1c>
 80040c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop

080040c8 <__aeabi_cdrcmple>:
 80040c8:	4684      	mov	ip, r0
 80040ca:	4610      	mov	r0, r2
 80040cc:	4662      	mov	r2, ip
 80040ce:	468c      	mov	ip, r1
 80040d0:	4619      	mov	r1, r3
 80040d2:	4663      	mov	r3, ip
 80040d4:	e000      	b.n	80040d8 <__aeabi_cdcmpeq>
 80040d6:	bf00      	nop

080040d8 <__aeabi_cdcmpeq>:
 80040d8:	b501      	push	{r0, lr}
 80040da:	f7ff ffb7 	bl	800404c <__cmpdf2>
 80040de:	2800      	cmp	r0, #0
 80040e0:	bf48      	it	mi
 80040e2:	f110 0f00 	cmnmi.w	r0, #0
 80040e6:	bd01      	pop	{r0, pc}

080040e8 <__aeabi_dcmpeq>:
 80040e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80040ec:	f7ff fff4 	bl	80040d8 <__aeabi_cdcmpeq>
 80040f0:	bf0c      	ite	eq
 80040f2:	2001      	moveq	r0, #1
 80040f4:	2000      	movne	r0, #0
 80040f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80040fa:	bf00      	nop

080040fc <__aeabi_dcmplt>:
 80040fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004100:	f7ff ffea 	bl	80040d8 <__aeabi_cdcmpeq>
 8004104:	bf34      	ite	cc
 8004106:	2001      	movcc	r0, #1
 8004108:	2000      	movcs	r0, #0
 800410a:	f85d fb08 	ldr.w	pc, [sp], #8
 800410e:	bf00      	nop

08004110 <__aeabi_dcmple>:
 8004110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004114:	f7ff ffe0 	bl	80040d8 <__aeabi_cdcmpeq>
 8004118:	bf94      	ite	ls
 800411a:	2001      	movls	r0, #1
 800411c:	2000      	movhi	r0, #0
 800411e:	f85d fb08 	ldr.w	pc, [sp], #8
 8004122:	bf00      	nop

08004124 <__aeabi_dcmpge>:
 8004124:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004128:	f7ff ffce 	bl	80040c8 <__aeabi_cdrcmple>
 800412c:	bf94      	ite	ls
 800412e:	2001      	movls	r0, #1
 8004130:	2000      	movhi	r0, #0
 8004132:	f85d fb08 	ldr.w	pc, [sp], #8
 8004136:	bf00      	nop

08004138 <__aeabi_dcmpgt>:
 8004138:	f84d ed08 	str.w	lr, [sp, #-8]!
 800413c:	f7ff ffc4 	bl	80040c8 <__aeabi_cdrcmple>
 8004140:	bf34      	ite	cc
 8004142:	2001      	movcc	r0, #1
 8004144:	2000      	movcs	r0, #0
 8004146:	f85d fb08 	ldr.w	pc, [sp], #8
 800414a:	bf00      	nop

0800414c <__aeabi_d2iz>:
 800414c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004150:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8004154:	d215      	bcs.n	8004182 <__aeabi_d2iz+0x36>
 8004156:	d511      	bpl.n	800417c <__aeabi_d2iz+0x30>
 8004158:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800415c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004160:	d912      	bls.n	8004188 <__aeabi_d2iz+0x3c>
 8004162:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004166:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800416a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800416e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004172:	fa23 f002 	lsr.w	r0, r3, r2
 8004176:	bf18      	it	ne
 8004178:	4240      	negne	r0, r0
 800417a:	4770      	bx	lr
 800417c:	f04f 0000 	mov.w	r0, #0
 8004180:	4770      	bx	lr
 8004182:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004186:	d105      	bne.n	8004194 <__aeabi_d2iz+0x48>
 8004188:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800418c:	bf08      	it	eq
 800418e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8004192:	4770      	bx	lr
 8004194:	f04f 0000 	mov.w	r0, #0
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop

0800419c <__aeabi_d2f>:
 800419c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80041a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80041a4:	bf24      	itt	cs
 80041a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80041aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80041ae:	d90d      	bls.n	80041cc <__aeabi_d2f+0x30>
 80041b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80041b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80041b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80041bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80041c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80041c4:	bf08      	it	eq
 80041c6:	f020 0001 	biceq.w	r0, r0, #1
 80041ca:	4770      	bx	lr
 80041cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80041d0:	d121      	bne.n	8004216 <__aeabi_d2f+0x7a>
 80041d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80041d6:	bfbc      	itt	lt
 80041d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80041dc:	4770      	bxlt	lr
 80041de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80041e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80041e6:	f1c2 0218 	rsb	r2, r2, #24
 80041ea:	f1c2 0c20 	rsb	ip, r2, #32
 80041ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80041f2:	fa20 f002 	lsr.w	r0, r0, r2
 80041f6:	bf18      	it	ne
 80041f8:	f040 0001 	orrne.w	r0, r0, #1
 80041fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004200:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004204:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004208:	ea40 000c 	orr.w	r0, r0, ip
 800420c:	fa23 f302 	lsr.w	r3, r3, r2
 8004210:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004214:	e7cc      	b.n	80041b0 <__aeabi_d2f+0x14>
 8004216:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800421a:	d107      	bne.n	800422c <__aeabi_d2f+0x90>
 800421c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8004220:	bf1e      	ittt	ne
 8004222:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8004226:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800422a:	4770      	bxne	lr
 800422c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8004230:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8004234:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop

0800423c <__errno>:
 800423c:	4b01      	ldr	r3, [pc, #4]	; (8004244 <__errno+0x8>)
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000128 	.word	0x20000128

08004248 <__libc_init_array>:
 8004248:	b570      	push	{r4, r5, r6, lr}
 800424a:	4b0e      	ldr	r3, [pc, #56]	; (8004284 <__libc_init_array+0x3c>)
 800424c:	4c0e      	ldr	r4, [pc, #56]	; (8004288 <__libc_init_array+0x40>)
 800424e:	1ae4      	subs	r4, r4, r3
 8004250:	10a4      	asrs	r4, r4, #2
 8004252:	2500      	movs	r5, #0
 8004254:	461e      	mov	r6, r3
 8004256:	42a5      	cmp	r5, r4
 8004258:	d004      	beq.n	8004264 <__libc_init_array+0x1c>
 800425a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800425e:	4798      	blx	r3
 8004260:	3501      	adds	r5, #1
 8004262:	e7f8      	b.n	8004256 <__libc_init_array+0xe>
 8004264:	f7fe f816 	bl	8002294 <_init>
 8004268:	4c08      	ldr	r4, [pc, #32]	; (800428c <__libc_init_array+0x44>)
 800426a:	4b09      	ldr	r3, [pc, #36]	; (8004290 <__libc_init_array+0x48>)
 800426c:	1ae4      	subs	r4, r4, r3
 800426e:	10a4      	asrs	r4, r4, #2
 8004270:	2500      	movs	r5, #0
 8004272:	461e      	mov	r6, r3
 8004274:	42a5      	cmp	r5, r4
 8004276:	d004      	beq.n	8004282 <__libc_init_array+0x3a>
 8004278:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800427c:	4798      	blx	r3
 800427e:	3501      	adds	r5, #1
 8004280:	e7f8      	b.n	8004274 <__libc_init_array+0x2c>
 8004282:	bd70      	pop	{r4, r5, r6, pc}
 8004284:	20000168 	.word	0x20000168
 8004288:	20000168 	.word	0x20000168
 800428c:	20000168 	.word	0x20000168
 8004290:	20000168 	.word	0x20000168

08004294 <memcpy>:
 8004294:	b510      	push	{r4, lr}
 8004296:	1e43      	subs	r3, r0, #1
 8004298:	440a      	add	r2, r1
 800429a:	4291      	cmp	r1, r2
 800429c:	d004      	beq.n	80042a8 <memcpy+0x14>
 800429e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042a6:	e7f8      	b.n	800429a <memcpy+0x6>
 80042a8:	bd10      	pop	{r4, pc}

080042aa <memset>:
 80042aa:	4402      	add	r2, r0
 80042ac:	4603      	mov	r3, r0
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d002      	beq.n	80042b8 <memset+0xe>
 80042b2:	f803 1b01 	strb.w	r1, [r3], #1
 80042b6:	e7fa      	b.n	80042ae <memset+0x4>
 80042b8:	4770      	bx	lr

080042ba <__cvt>:
 80042ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80042c4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80042c6:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80042c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80042cc:	461d      	mov	r5, r3
 80042ce:	bfb8      	it	lt
 80042d0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80042d4:	f027 0720 	bic.w	r7, r7, #32
 80042d8:	bfb6      	itet	lt
 80042da:	461d      	movlt	r5, r3
 80042dc:	2300      	movge	r3, #0
 80042de:	232d      	movlt	r3, #45	; 0x2d
 80042e0:	4614      	mov	r4, r2
 80042e2:	bfb8      	it	lt
 80042e4:	4614      	movlt	r4, r2
 80042e6:	2f46      	cmp	r7, #70	; 0x46
 80042e8:	700b      	strb	r3, [r1, #0]
 80042ea:	d003      	beq.n	80042f4 <__cvt+0x3a>
 80042ec:	2f45      	cmp	r7, #69	; 0x45
 80042ee:	d103      	bne.n	80042f8 <__cvt+0x3e>
 80042f0:	3601      	adds	r6, #1
 80042f2:	e001      	b.n	80042f8 <__cvt+0x3e>
 80042f4:	2303      	movs	r3, #3
 80042f6:	e000      	b.n	80042fa <__cvt+0x40>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e88d 0448 	stmia.w	sp, {r3, r6, sl}
 80042fe:	ab06      	add	r3, sp, #24
 8004300:	9303      	str	r3, [sp, #12]
 8004302:	ab07      	add	r3, sp, #28
 8004304:	9304      	str	r3, [sp, #16]
 8004306:	4622      	mov	r2, r4
 8004308:	462b      	mov	r3, r5
 800430a:	f001 fdd9 	bl	8005ec0 <_dtoa_r>
 800430e:	2f47      	cmp	r7, #71	; 0x47
 8004310:	4680      	mov	r8, r0
 8004312:	d102      	bne.n	800431a <__cvt+0x60>
 8004314:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004316:	07db      	lsls	r3, r3, #31
 8004318:	d526      	bpl.n	8004368 <__cvt+0xae>
 800431a:	2f46      	cmp	r7, #70	; 0x46
 800431c:	eb08 0906 	add.w	r9, r8, r6
 8004320:	d111      	bne.n	8004346 <__cvt+0x8c>
 8004322:	f898 3000 	ldrb.w	r3, [r8]
 8004326:	2b30      	cmp	r3, #48	; 0x30
 8004328:	d10a      	bne.n	8004340 <__cvt+0x86>
 800432a:	4620      	mov	r0, r4
 800432c:	4629      	mov	r1, r5
 800432e:	2200      	movs	r2, #0
 8004330:	2300      	movs	r3, #0
 8004332:	f7ff fed9 	bl	80040e8 <__aeabi_dcmpeq>
 8004336:	b918      	cbnz	r0, 8004340 <__cvt+0x86>
 8004338:	f1c6 0601 	rsb	r6, r6, #1
 800433c:	f8ca 6000 	str.w	r6, [sl]
 8004340:	f8da 3000 	ldr.w	r3, [sl]
 8004344:	4499      	add	r9, r3
 8004346:	4620      	mov	r0, r4
 8004348:	4629      	mov	r1, r5
 800434a:	2200      	movs	r2, #0
 800434c:	2300      	movs	r3, #0
 800434e:	f7ff fecb 	bl	80040e8 <__aeabi_dcmpeq>
 8004352:	b108      	cbz	r0, 8004358 <__cvt+0x9e>
 8004354:	f8cd 901c 	str.w	r9, [sp, #28]
 8004358:	9b07      	ldr	r3, [sp, #28]
 800435a:	454b      	cmp	r3, r9
 800435c:	d204      	bcs.n	8004368 <__cvt+0xae>
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	9207      	str	r2, [sp, #28]
 8004362:	2230      	movs	r2, #48	; 0x30
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e7f7      	b.n	8004358 <__cvt+0x9e>
 8004368:	9b07      	ldr	r3, [sp, #28]
 800436a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800436c:	ebc8 0303 	rsb	r3, r8, r3
 8004370:	4640      	mov	r0, r8
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	b008      	add	sp, #32
 8004376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800437a <__exponent>:
 800437a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800437c:	4603      	mov	r3, r0
 800437e:	2900      	cmp	r1, #0
 8004380:	bfb8      	it	lt
 8004382:	4249      	neglt	r1, r1
 8004384:	f803 2b02 	strb.w	r2, [r3], #2
 8004388:	bfb4      	ite	lt
 800438a:	222d      	movlt	r2, #45	; 0x2d
 800438c:	222b      	movge	r2, #43	; 0x2b
 800438e:	2909      	cmp	r1, #9
 8004390:	7042      	strb	r2, [r0, #1]
 8004392:	dd19      	ble.n	80043c8 <__exponent+0x4e>
 8004394:	f10d 0407 	add.w	r4, sp, #7
 8004398:	4626      	mov	r6, r4
 800439a:	220a      	movs	r2, #10
 800439c:	fb91 f5f2 	sdiv	r5, r1, r2
 80043a0:	fb02 1115 	mls	r1, r2, r5, r1
 80043a4:	3130      	adds	r1, #48	; 0x30
 80043a6:	2d09      	cmp	r5, #9
 80043a8:	f804 1d01 	strb.w	r1, [r4, #-1]!
 80043ac:	4629      	mov	r1, r5
 80043ae:	dcf4      	bgt.n	800439a <__exponent+0x20>
 80043b0:	3130      	adds	r1, #48	; 0x30
 80043b2:	1e65      	subs	r5, r4, #1
 80043b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80043b8:	42b5      	cmp	r5, r6
 80043ba:	461a      	mov	r2, r3
 80043bc:	d20a      	bcs.n	80043d4 <__exponent+0x5a>
 80043be:	f815 2b01 	ldrb.w	r2, [r5], #1
 80043c2:	f803 2b01 	strb.w	r2, [r3], #1
 80043c6:	e7f7      	b.n	80043b8 <__exponent+0x3e>
 80043c8:	2430      	movs	r4, #48	; 0x30
 80043ca:	461a      	mov	r2, r3
 80043cc:	4421      	add	r1, r4
 80043ce:	f802 4b02 	strb.w	r4, [r2], #2
 80043d2:	7059      	strb	r1, [r3, #1]
 80043d4:	1a10      	subs	r0, r2, r0
 80043d6:	b002      	add	sp, #8
 80043d8:	bd70      	pop	{r4, r5, r6, pc}
	...

080043dc <_printf_float>:
 80043dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e0:	b091      	sub	sp, #68	; 0x44
 80043e2:	468b      	mov	fp, r1
 80043e4:	4615      	mov	r5, r2
 80043e6:	461e      	mov	r6, r3
 80043e8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80043ea:	4604      	mov	r4, r0
 80043ec:	f002 fe38 	bl	8007060 <_localeconv_r>
 80043f0:	f8d0 a000 	ldr.w	sl, [r0]
 80043f4:	4650      	mov	r0, sl
 80043f6:	f000 fdfd 	bl	8004ff4 <strlen>
 80043fa:	2300      	movs	r3, #0
 80043fc:	930e      	str	r3, [sp, #56]	; 0x38
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	9009      	str	r0, [sp, #36]	; 0x24
 8004402:	3307      	adds	r3, #7
 8004404:	f023 0307 	bic.w	r3, r3, #7
 8004408:	e9d3 0100 	ldrd	r0, r1, [r3]
 800440c:	f103 0208 	add.w	r2, r3, #8
 8004410:	f89b 8018 	ldrb.w	r8, [fp, #24]
 8004414:	603a      	str	r2, [r7, #0]
 8004416:	e9cb 0112 	strd	r0, r1, [fp, #72]	; 0x48
 800441a:	f000 fd99 	bl	8004f50 <__fpclassifyd>
 800441e:	2801      	cmp	r0, #1
 8004420:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 8004424:	d119      	bne.n	800445a <_printf_float+0x7e>
 8004426:	2200      	movs	r2, #0
 8004428:	2300      	movs	r3, #0
 800442a:	f7ff fe67 	bl	80040fc <__aeabi_dcmplt>
 800442e:	b110      	cbz	r0, 8004436 <_printf_float+0x5a>
 8004430:	232d      	movs	r3, #45	; 0x2d
 8004432:	f88b 3043 	strb.w	r3, [fp, #67]	; 0x43
 8004436:	4ba0      	ldr	r3, [pc, #640]	; (80046b8 <_printf_float+0x2dc>)
 8004438:	4fa0      	ldr	r7, [pc, #640]	; (80046bc <_printf_float+0x2e0>)
 800443a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800443e:	bf88      	it	hi
 8004440:	461f      	movhi	r7, r3
 8004442:	2303      	movs	r3, #3
 8004444:	f8cb 3010 	str.w	r3, [fp, #16]
 8004448:	f8db 3000 	ldr.w	r3, [fp]
 800444c:	f023 0304 	bic.w	r3, r3, #4
 8004450:	f8cb 3000 	str.w	r3, [fp]
 8004454:	f04f 0900 	mov.w	r9, #0
 8004458:	e0a1      	b.n	800459e <_printf_float+0x1c2>
 800445a:	f000 fd79 	bl	8004f50 <__fpclassifyd>
 800445e:	f8db 3000 	ldr.w	r3, [fp]
 8004462:	b948      	cbnz	r0, 8004478 <_printf_float+0x9c>
 8004464:	4a96      	ldr	r2, [pc, #600]	; (80046c0 <_printf_float+0x2e4>)
 8004466:	4f97      	ldr	r7, [pc, #604]	; (80046c4 <_printf_float+0x2e8>)
 8004468:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800446c:	bf88      	it	hi
 800446e:	4617      	movhi	r7, r2
 8004470:	2203      	movs	r2, #3
 8004472:	f8cb 2010 	str.w	r2, [fp, #16]
 8004476:	e7e9      	b.n	800444c <_printf_float+0x70>
 8004478:	f8db 2004 	ldr.w	r2, [fp, #4]
 800447c:	ed9b 7b12 	vldr	d7, [fp, #72]	; 0x48
 8004480:	1c57      	adds	r7, r2, #1
 8004482:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8004486:	d101      	bne.n	800448c <_printf_float+0xb0>
 8004488:	2206      	movs	r2, #6
 800448a:	e009      	b.n	80044a0 <_printf_float+0xc4>
 800448c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004490:	d002      	beq.n	8004498 <_printf_float+0xbc>
 8004492:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004496:	d105      	bne.n	80044a4 <_printf_float+0xc8>
 8004498:	2a00      	cmp	r2, #0
 800449a:	f040 81c7 	bne.w	800482c <_printf_float+0x450>
 800449e:	2201      	movs	r2, #1
 80044a0:	f8cb 2004 	str.w	r2, [fp, #4]
 80044a4:	f8db 2004 	ldr.w	r2, [fp, #4]
 80044a8:	f8cd 8010 	str.w	r8, [sp, #16]
 80044ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044b0:	e88d 000c 	stmia.w	sp, {r2, r3}
 80044b4:	f8cb 3000 	str.w	r3, [fp]
 80044b8:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80044bc:	9302      	str	r3, [sp, #8]
 80044be:	ab0d      	add	r3, sp, #52	; 0x34
 80044c0:	9303      	str	r3, [sp, #12]
 80044c2:	ab0e      	add	r3, sp, #56	; 0x38
 80044c4:	9305      	str	r3, [sp, #20]
 80044c6:	2300      	movs	r3, #0
 80044c8:	9306      	str	r3, [sp, #24]
 80044ca:	4620      	mov	r0, r4
 80044cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80044d0:	f7ff fef3 	bl	80042ba <__cvt>
 80044d4:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80044d8:	2b47      	cmp	r3, #71	; 0x47
 80044da:	4607      	mov	r7, r0
 80044dc:	d10a      	bne.n	80044f4 <_printf_float+0x118>
 80044de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044e0:	1cd8      	adds	r0, r3, #3
 80044e2:	db03      	blt.n	80044ec <_printf_float+0x110>
 80044e4:	f8db 2004 	ldr.w	r2, [fp, #4]
 80044e8:	4293      	cmp	r3, r2
 80044ea:	dd37      	ble.n	800455c <_printf_float+0x180>
 80044ec:	f1a8 0802 	sub.w	r8, r8, #2
 80044f0:	fa5f f888 	uxtb.w	r8, r8
 80044f4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80044f8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044fa:	d815      	bhi.n	8004528 <_printf_float+0x14c>
 80044fc:	3901      	subs	r1, #1
 80044fe:	4642      	mov	r2, r8
 8004500:	f10b 0050 	add.w	r0, fp, #80	; 0x50
 8004504:	910d      	str	r1, [sp, #52]	; 0x34
 8004506:	f7ff ff38 	bl	800437a <__exponent>
 800450a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800450c:	1883      	adds	r3, r0, r2
 800450e:	2a01      	cmp	r2, #1
 8004510:	4681      	mov	r9, r0
 8004512:	f8cb 3010 	str.w	r3, [fp, #16]
 8004516:	dc03      	bgt.n	8004520 <_printf_float+0x144>
 8004518:	f8db 2000 	ldr.w	r2, [fp]
 800451c:	07d1      	lsls	r1, r2, #31
 800451e:	d538      	bpl.n	8004592 <_printf_float+0x1b6>
 8004520:	3301      	adds	r3, #1
 8004522:	f8cb 3010 	str.w	r3, [fp, #16]
 8004526:	e034      	b.n	8004592 <_printf_float+0x1b6>
 8004528:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800452c:	d118      	bne.n	8004560 <_printf_float+0x184>
 800452e:	2900      	cmp	r1, #0
 8004530:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004534:	dd09      	ble.n	800454a <_printf_float+0x16e>
 8004536:	f8cb 1010 	str.w	r1, [fp, #16]
 800453a:	b91b      	cbnz	r3, 8004544 <_printf_float+0x168>
 800453c:	f8db 2000 	ldr.w	r2, [fp]
 8004540:	07d2      	lsls	r2, r2, #31
 8004542:	d521      	bpl.n	8004588 <_printf_float+0x1ac>
 8004544:	3301      	adds	r3, #1
 8004546:	440b      	add	r3, r1
 8004548:	e01c      	b.n	8004584 <_printf_float+0x1a8>
 800454a:	b91b      	cbnz	r3, 8004554 <_printf_float+0x178>
 800454c:	f8db 2000 	ldr.w	r2, [fp]
 8004550:	07d0      	lsls	r0, r2, #31
 8004552:	d501      	bpl.n	8004558 <_printf_float+0x17c>
 8004554:	3302      	adds	r3, #2
 8004556:	e015      	b.n	8004584 <_printf_float+0x1a8>
 8004558:	2301      	movs	r3, #1
 800455a:	e013      	b.n	8004584 <_printf_float+0x1a8>
 800455c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004560:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004564:	4293      	cmp	r3, r2
 8004566:	db07      	blt.n	8004578 <_printf_float+0x19c>
 8004568:	f8db 2000 	ldr.w	r2, [fp]
 800456c:	f8cb 3010 	str.w	r3, [fp, #16]
 8004570:	07d1      	lsls	r1, r2, #31
 8004572:	d509      	bpl.n	8004588 <_printf_float+0x1ac>
 8004574:	3301      	adds	r3, #1
 8004576:	e005      	b.n	8004584 <_printf_float+0x1a8>
 8004578:	2b00      	cmp	r3, #0
 800457a:	bfd4      	ite	le
 800457c:	f1c3 0302 	rsble	r3, r3, #2
 8004580:	2301      	movgt	r3, #1
 8004582:	4413      	add	r3, r2
 8004584:	f8cb 3010 	str.w	r3, [fp, #16]
 8004588:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800458a:	f8cb 3058 	str.w	r3, [fp, #88]	; 0x58
 800458e:	f04f 0900 	mov.w	r9, #0
 8004592:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004596:	b113      	cbz	r3, 800459e <_printf_float+0x1c2>
 8004598:	232d      	movs	r3, #45	; 0x2d
 800459a:	f88b 3043 	strb.w	r3, [fp, #67]	; 0x43
 800459e:	9600      	str	r6, [sp, #0]
 80045a0:	4620      	mov	r0, r4
 80045a2:	4659      	mov	r1, fp
 80045a4:	aa0f      	add	r2, sp, #60	; 0x3c
 80045a6:	462b      	mov	r3, r5
 80045a8:	f000 f95c 	bl	8004864 <_printf_common>
 80045ac:	3001      	adds	r0, #1
 80045ae:	d102      	bne.n	80045b6 <_printf_float+0x1da>
 80045b0:	f04f 30ff 	mov.w	r0, #4294967295
 80045b4:	e152      	b.n	800485c <_printf_float+0x480>
 80045b6:	f8db 3000 	ldr.w	r3, [fp]
 80045ba:	055a      	lsls	r2, r3, #21
 80045bc:	d405      	bmi.n	80045ca <_printf_float+0x1ee>
 80045be:	4620      	mov	r0, r4
 80045c0:	4629      	mov	r1, r5
 80045c2:	463a      	mov	r2, r7
 80045c4:	f8db 3010 	ldr.w	r3, [fp, #16]
 80045c8:	e108      	b.n	80047dc <_printf_float+0x400>
 80045ca:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80045ce:	f240 80d0 	bls.w	8004772 <_printf_float+0x396>
 80045d2:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 80045d6:	2200      	movs	r2, #0
 80045d8:	2300      	movs	r3, #0
 80045da:	f7ff fd85 	bl	80040e8 <__aeabi_dcmpeq>
 80045de:	b350      	cbz	r0, 8004636 <_printf_float+0x25a>
 80045e0:	4620      	mov	r0, r4
 80045e2:	4629      	mov	r1, r5
 80045e4:	4a38      	ldr	r2, [pc, #224]	; (80046c8 <_printf_float+0x2ec>)
 80045e6:	2301      	movs	r3, #1
 80045e8:	47b0      	blx	r6
 80045ea:	3001      	adds	r0, #1
 80045ec:	d0e0      	beq.n	80045b0 <_printf_float+0x1d4>
 80045ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80045f2:	429a      	cmp	r2, r3
 80045f4:	db09      	blt.n	800460a <_printf_float+0x22e>
 80045f6:	f8db 3000 	ldr.w	r3, [fp]
 80045fa:	07d8      	lsls	r0, r3, #31
 80045fc:	d405      	bmi.n	800460a <_printf_float+0x22e>
 80045fe:	f8db 3000 	ldr.w	r3, [fp]
 8004602:	079f      	lsls	r7, r3, #30
 8004604:	f100 8110 	bmi.w	8004828 <_printf_float+0x44c>
 8004608:	e107      	b.n	800481a <_printf_float+0x43e>
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	4652      	mov	r2, sl
 8004610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004612:	47b0      	blx	r6
 8004614:	3001      	adds	r0, #1
 8004616:	d0cb      	beq.n	80045b0 <_printf_float+0x1d4>
 8004618:	2700      	movs	r7, #0
 800461a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800461c:	3b01      	subs	r3, #1
 800461e:	429f      	cmp	r7, r3
 8004620:	daed      	bge.n	80045fe <_printf_float+0x222>
 8004622:	4620      	mov	r0, r4
 8004624:	4629      	mov	r1, r5
 8004626:	f10b 021a 	add.w	r2, fp, #26
 800462a:	2301      	movs	r3, #1
 800462c:	47b0      	blx	r6
 800462e:	3001      	adds	r0, #1
 8004630:	d0be      	beq.n	80045b0 <_printf_float+0x1d4>
 8004632:	3701      	adds	r7, #1
 8004634:	e7f1      	b.n	800461a <_printf_float+0x23e>
 8004636:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004638:	2b00      	cmp	r3, #0
 800463a:	dc29      	bgt.n	8004690 <_printf_float+0x2b4>
 800463c:	4620      	mov	r0, r4
 800463e:	4629      	mov	r1, r5
 8004640:	4a21      	ldr	r2, [pc, #132]	; (80046c8 <_printf_float+0x2ec>)
 8004642:	2301      	movs	r3, #1
 8004644:	47b0      	blx	r6
 8004646:	3001      	adds	r0, #1
 8004648:	d0b2      	beq.n	80045b0 <_printf_float+0x1d4>
 800464a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800464c:	b92b      	cbnz	r3, 800465a <_printf_float+0x27e>
 800464e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004650:	b91b      	cbnz	r3, 800465a <_printf_float+0x27e>
 8004652:	f8db 3000 	ldr.w	r3, [fp]
 8004656:	07d9      	lsls	r1, r3, #31
 8004658:	d5d1      	bpl.n	80045fe <_printf_float+0x222>
 800465a:	4620      	mov	r0, r4
 800465c:	4629      	mov	r1, r5
 800465e:	4652      	mov	r2, sl
 8004660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004662:	47b0      	blx	r6
 8004664:	3001      	adds	r0, #1
 8004666:	d0a3      	beq.n	80045b0 <_printf_float+0x1d4>
 8004668:	f04f 0800 	mov.w	r8, #0
 800466c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800466e:	425b      	negs	r3, r3
 8004670:	4598      	cmp	r8, r3
 8004672:	4620      	mov	r0, r4
 8004674:	4629      	mov	r1, r5
 8004676:	da08      	bge.n	800468a <_printf_float+0x2ae>
 8004678:	f10b 021a 	add.w	r2, fp, #26
 800467c:	2301      	movs	r3, #1
 800467e:	47b0      	blx	r6
 8004680:	3001      	adds	r0, #1
 8004682:	d095      	beq.n	80045b0 <_printf_float+0x1d4>
 8004684:	f108 0801 	add.w	r8, r8, #1
 8004688:	e7f0      	b.n	800466c <_printf_float+0x290>
 800468a:	463a      	mov	r2, r7
 800468c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800468e:	e0a5      	b.n	80047dc <_printf_float+0x400>
 8004690:	f8db 2058 	ldr.w	r2, [fp, #88]	; 0x58
 8004694:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004696:	429a      	cmp	r2, r3
 8004698:	bfa8      	it	ge
 800469a:	461a      	movge	r2, r3
 800469c:	2a00      	cmp	r2, #0
 800469e:	4691      	mov	r9, r2
 80046a0:	dc02      	bgt.n	80046a8 <_printf_float+0x2cc>
 80046a2:	f04f 0800 	mov.w	r8, #0
 80046a6:	e01c      	b.n	80046e2 <_printf_float+0x306>
 80046a8:	4620      	mov	r0, r4
 80046aa:	4629      	mov	r1, r5
 80046ac:	463a      	mov	r2, r7
 80046ae:	464b      	mov	r3, r9
 80046b0:	47b0      	blx	r6
 80046b2:	3001      	adds	r0, #1
 80046b4:	d1f5      	bne.n	80046a2 <_printf_float+0x2c6>
 80046b6:	e77b      	b.n	80045b0 <_printf_float+0x1d4>
 80046b8:	080084a6 	.word	0x080084a6
 80046bc:	080084a2 	.word	0x080084a2
 80046c0:	080084ae 	.word	0x080084ae
 80046c4:	080084aa 	.word	0x080084aa
 80046c8:	080084b2 	.word	0x080084b2
 80046cc:	4620      	mov	r0, r4
 80046ce:	4629      	mov	r1, r5
 80046d0:	f10b 021a 	add.w	r2, fp, #26
 80046d4:	2301      	movs	r3, #1
 80046d6:	47b0      	blx	r6
 80046d8:	3001      	adds	r0, #1
 80046da:	f43f af69 	beq.w	80045b0 <_printf_float+0x1d4>
 80046de:	f108 0801 	add.w	r8, r8, #1
 80046e2:	f8db 3058 	ldr.w	r3, [fp, #88]	; 0x58
 80046e6:	f1b9 0f00 	cmp.w	r9, #0
 80046ea:	bfac      	ite	ge
 80046ec:	ebc9 0203 	rsbge	r2, r9, r3
 80046f0:	461a      	movlt	r2, r3
 80046f2:	4590      	cmp	r8, r2
 80046f4:	dbea      	blt.n	80046cc <_printf_float+0x2f0>
 80046f6:	eb07 0803 	add.w	r8, r7, r3
 80046fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80046fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046fe:	429a      	cmp	r2, r3
 8004700:	db10      	blt.n	8004724 <_printf_float+0x348>
 8004702:	f8db 3000 	ldr.w	r3, [fp]
 8004706:	07da      	lsls	r2, r3, #31
 8004708:	d40c      	bmi.n	8004724 <_printf_float+0x348>
 800470a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800470c:	4417      	add	r7, r2
 800470e:	ebc8 0307 	rsb	r3, r8, r7
 8004712:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004714:	1bd2      	subs	r2, r2, r7
 8004716:	4293      	cmp	r3, r2
 8004718:	bfa8      	it	ge
 800471a:	4613      	movge	r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	461f      	mov	r7, r3
 8004720:	dc08      	bgt.n	8004734 <_printf_float+0x358>
 8004722:	e00e      	b.n	8004742 <_printf_float+0x366>
 8004724:	4620      	mov	r0, r4
 8004726:	4629      	mov	r1, r5
 8004728:	4652      	mov	r2, sl
 800472a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800472c:	47b0      	blx	r6
 800472e:	3001      	adds	r0, #1
 8004730:	d1eb      	bne.n	800470a <_printf_float+0x32e>
 8004732:	e73d      	b.n	80045b0 <_printf_float+0x1d4>
 8004734:	4620      	mov	r0, r4
 8004736:	4629      	mov	r1, r5
 8004738:	4642      	mov	r2, r8
 800473a:	47b0      	blx	r6
 800473c:	3001      	adds	r0, #1
 800473e:	f43f af37 	beq.w	80045b0 <_printf_float+0x1d4>
 8004742:	f04f 0800 	mov.w	r8, #0
 8004746:	e00a      	b.n	800475e <_printf_float+0x382>
 8004748:	4620      	mov	r0, r4
 800474a:	4629      	mov	r1, r5
 800474c:	f10b 021a 	add.w	r2, fp, #26
 8004750:	2301      	movs	r3, #1
 8004752:	47b0      	blx	r6
 8004754:	3001      	adds	r0, #1
 8004756:	f43f af2b 	beq.w	80045b0 <_printf_float+0x1d4>
 800475a:	f108 0801 	add.w	r8, r8, #1
 800475e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004762:	2f00      	cmp	r7, #0
 8004764:	eba3 0302 	sub.w	r3, r3, r2
 8004768:	bfa8      	it	ge
 800476a:	1bdb      	subge	r3, r3, r7
 800476c:	4598      	cmp	r8, r3
 800476e:	dbeb      	blt.n	8004748 <_printf_float+0x36c>
 8004770:	e745      	b.n	80045fe <_printf_float+0x222>
 8004772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004774:	2a01      	cmp	r2, #1
 8004776:	dc01      	bgt.n	800477c <_printf_float+0x3a0>
 8004778:	07db      	lsls	r3, r3, #31
 800477a:	d536      	bpl.n	80047ea <_printf_float+0x40e>
 800477c:	4620      	mov	r0, r4
 800477e:	4629      	mov	r1, r5
 8004780:	463a      	mov	r2, r7
 8004782:	2301      	movs	r3, #1
 8004784:	47b0      	blx	r6
 8004786:	3001      	adds	r0, #1
 8004788:	f43f af12 	beq.w	80045b0 <_printf_float+0x1d4>
 800478c:	4620      	mov	r0, r4
 800478e:	4629      	mov	r1, r5
 8004790:	4652      	mov	r2, sl
 8004792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004794:	47b0      	blx	r6
 8004796:	3001      	adds	r0, #1
 8004798:	f43f af0a 	beq.w	80045b0 <_printf_float+0x1d4>
 800479c:	e9db 0112 	ldrd	r0, r1, [fp, #72]	; 0x48
 80047a0:	2200      	movs	r2, #0
 80047a2:	2300      	movs	r3, #0
 80047a4:	f7ff fca0 	bl	80040e8 <__aeabi_dcmpeq>
 80047a8:	b9e8      	cbnz	r0, 80047e6 <_printf_float+0x40a>
 80047aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047ac:	4620      	mov	r0, r4
 80047ae:	4629      	mov	r1, r5
 80047b0:	1c7a      	adds	r2, r7, #1
 80047b2:	3b01      	subs	r3, #1
 80047b4:	e01d      	b.n	80047f2 <_printf_float+0x416>
 80047b6:	4620      	mov	r0, r4
 80047b8:	4629      	mov	r1, r5
 80047ba:	f10b 021a 	add.w	r2, fp, #26
 80047be:	2301      	movs	r3, #1
 80047c0:	47b0      	blx	r6
 80047c2:	3001      	adds	r0, #1
 80047c4:	f43f aef4 	beq.w	80045b0 <_printf_float+0x1d4>
 80047c8:	3701      	adds	r7, #1
 80047ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047cc:	3b01      	subs	r3, #1
 80047ce:	429f      	cmp	r7, r3
 80047d0:	dbf1      	blt.n	80047b6 <_printf_float+0x3da>
 80047d2:	4620      	mov	r0, r4
 80047d4:	4629      	mov	r1, r5
 80047d6:	f10b 0250 	add.w	r2, fp, #80	; 0x50
 80047da:	464b      	mov	r3, r9
 80047dc:	47b0      	blx	r6
 80047de:	3001      	adds	r0, #1
 80047e0:	f47f af0d 	bne.w	80045fe <_printf_float+0x222>
 80047e4:	e6e4      	b.n	80045b0 <_printf_float+0x1d4>
 80047e6:	2700      	movs	r7, #0
 80047e8:	e7ef      	b.n	80047ca <_printf_float+0x3ee>
 80047ea:	4620      	mov	r0, r4
 80047ec:	4629      	mov	r1, r5
 80047ee:	463a      	mov	r2, r7
 80047f0:	2301      	movs	r3, #1
 80047f2:	47b0      	blx	r6
 80047f4:	3001      	adds	r0, #1
 80047f6:	d1ec      	bne.n	80047d2 <_printf_float+0x3f6>
 80047f8:	e6da      	b.n	80045b0 <_printf_float+0x1d4>
 80047fa:	4620      	mov	r0, r4
 80047fc:	4629      	mov	r1, r5
 80047fe:	f10b 0219 	add.w	r2, fp, #25
 8004802:	2301      	movs	r3, #1
 8004804:	47b0      	blx	r6
 8004806:	3001      	adds	r0, #1
 8004808:	f43f aed2 	beq.w	80045b0 <_printf_float+0x1d4>
 800480c:	3701      	adds	r7, #1
 800480e:	f8db 300c 	ldr.w	r3, [fp, #12]
 8004812:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004814:	1a9b      	subs	r3, r3, r2
 8004816:	429f      	cmp	r7, r3
 8004818:	dbef      	blt.n	80047fa <_printf_float+0x41e>
 800481a:	f8db 000c 	ldr.w	r0, [fp, #12]
 800481e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004820:	4298      	cmp	r0, r3
 8004822:	bfb8      	it	lt
 8004824:	4618      	movlt	r0, r3
 8004826:	e019      	b.n	800485c <_printf_float+0x480>
 8004828:	2700      	movs	r7, #0
 800482a:	e7f0      	b.n	800480e <_printf_float+0x432>
 800482c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004830:	e88d 000c 	stmia.w	sp, {r2, r3}
 8004834:	f8cb 3000 	str.w	r3, [fp]
 8004838:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800483c:	9302      	str	r3, [sp, #8]
 800483e:	ab0d      	add	r3, sp, #52	; 0x34
 8004840:	9303      	str	r3, [sp, #12]
 8004842:	ab0e      	add	r3, sp, #56	; 0x38
 8004844:	9305      	str	r3, [sp, #20]
 8004846:	2300      	movs	r3, #0
 8004848:	9306      	str	r3, [sp, #24]
 800484a:	f8cd 8010 	str.w	r8, [sp, #16]
 800484e:	4620      	mov	r0, r4
 8004850:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004854:	f7ff fd31 	bl	80042ba <__cvt>
 8004858:	4607      	mov	r7, r0
 800485a:	e640      	b.n	80044de <_printf_float+0x102>
 800485c:	b011      	add	sp, #68	; 0x44
 800485e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004862:	bf00      	nop

08004864 <_printf_common>:
 8004864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004868:	4691      	mov	r9, r2
 800486a:	461f      	mov	r7, r3
 800486c:	688a      	ldr	r2, [r1, #8]
 800486e:	690b      	ldr	r3, [r1, #16]
 8004870:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004874:	4293      	cmp	r3, r2
 8004876:	bfb8      	it	lt
 8004878:	4613      	movlt	r3, r2
 800487a:	f8c9 3000 	str.w	r3, [r9]
 800487e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004882:	4606      	mov	r6, r0
 8004884:	460c      	mov	r4, r1
 8004886:	b112      	cbz	r2, 800488e <_printf_common+0x2a>
 8004888:	3301      	adds	r3, #1
 800488a:	f8c9 3000 	str.w	r3, [r9]
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	0699      	lsls	r1, r3, #26
 8004892:	bf42      	ittt	mi
 8004894:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004898:	3302      	addmi	r3, #2
 800489a:	f8c9 3000 	strmi.w	r3, [r9]
 800489e:	6825      	ldr	r5, [r4, #0]
 80048a0:	f015 0506 	ands.w	r5, r5, #6
 80048a4:	d01c      	beq.n	80048e0 <_printf_common+0x7c>
 80048a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	3300      	adds	r3, #0
 80048ae:	bf18      	it	ne
 80048b0:	2301      	movne	r3, #1
 80048b2:	0692      	lsls	r2, r2, #26
 80048b4:	d51f      	bpl.n	80048f6 <_printf_common+0x92>
 80048b6:	18e1      	adds	r1, r4, r3
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	2030      	movs	r0, #48	; 0x30
 80048bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048c0:	4422      	add	r2, r4
 80048c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048ca:	3302      	adds	r3, #2
 80048cc:	e013      	b.n	80048f6 <_printf_common+0x92>
 80048ce:	4630      	mov	r0, r6
 80048d0:	4639      	mov	r1, r7
 80048d2:	f104 0219 	add.w	r2, r4, #25
 80048d6:	2301      	movs	r3, #1
 80048d8:	47c0      	blx	r8
 80048da:	3001      	adds	r0, #1
 80048dc:	d007      	beq.n	80048ee <_printf_common+0x8a>
 80048de:	3501      	adds	r5, #1
 80048e0:	68e3      	ldr	r3, [r4, #12]
 80048e2:	f8d9 2000 	ldr.w	r2, [r9]
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	429d      	cmp	r5, r3
 80048ea:	dbf0      	blt.n	80048ce <_printf_common+0x6a>
 80048ec:	e7db      	b.n	80048a6 <_printf_common+0x42>
 80048ee:	f04f 30ff 	mov.w	r0, #4294967295
 80048f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048f6:	4630      	mov	r0, r6
 80048f8:	4639      	mov	r1, r7
 80048fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048fe:	47c0      	blx	r8
 8004900:	3001      	adds	r0, #1
 8004902:	d0f4      	beq.n	80048ee <_printf_common+0x8a>
 8004904:	6822      	ldr	r2, [r4, #0]
 8004906:	f8d9 5000 	ldr.w	r5, [r9]
 800490a:	68e3      	ldr	r3, [r4, #12]
 800490c:	f002 0206 	and.w	r2, r2, #6
 8004910:	2a04      	cmp	r2, #4
 8004912:	bf08      	it	eq
 8004914:	1b5d      	subeq	r5, r3, r5
 8004916:	6922      	ldr	r2, [r4, #16]
 8004918:	68a3      	ldr	r3, [r4, #8]
 800491a:	bf0c      	ite	eq
 800491c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004920:	2500      	movne	r5, #0
 8004922:	4293      	cmp	r3, r2
 8004924:	bfc4      	itt	gt
 8004926:	1a9b      	subgt	r3, r3, r2
 8004928:	18ed      	addgt	r5, r5, r3
 800492a:	f04f 0900 	mov.w	r9, #0
 800492e:	45a9      	cmp	r9, r5
 8004930:	da0a      	bge.n	8004948 <_printf_common+0xe4>
 8004932:	4630      	mov	r0, r6
 8004934:	4639      	mov	r1, r7
 8004936:	f104 021a 	add.w	r2, r4, #26
 800493a:	2301      	movs	r3, #1
 800493c:	47c0      	blx	r8
 800493e:	3001      	adds	r0, #1
 8004940:	d0d5      	beq.n	80048ee <_printf_common+0x8a>
 8004942:	f109 0901 	add.w	r9, r9, #1
 8004946:	e7f2      	b.n	800492e <_printf_common+0xca>
 8004948:	2000      	movs	r0, #0
 800494a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004950 <_printf_i>:
 8004950:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8004954:	460c      	mov	r4, r1
 8004956:	4617      	mov	r7, r2
 8004958:	7e22      	ldrb	r2, [r4, #24]
 800495a:	2a6e      	cmp	r2, #110	; 0x6e
 800495c:	4698      	mov	r8, r3
 800495e:	4606      	mov	r6, r0
 8004960:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004962:	f101 0143 	add.w	r1, r1, #67	; 0x43
 8004966:	f000 80a9 	beq.w	8004abc <_printf_i+0x16c>
 800496a:	d812      	bhi.n	8004992 <_printf_i+0x42>
 800496c:	2a63      	cmp	r2, #99	; 0x63
 800496e:	d023      	beq.n	80049b8 <_printf_i+0x68>
 8004970:	d80a      	bhi.n	8004988 <_printf_i+0x38>
 8004972:	2a00      	cmp	r2, #0
 8004974:	f000 80b6 	beq.w	8004ae4 <_printf_i+0x194>
 8004978:	2a58      	cmp	r2, #88	; 0x58
 800497a:	f040 80c5 	bne.w	8004b08 <_printf_i+0x1b8>
 800497e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004982:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8004b7c <_printf_i+0x22c>
 8004986:	e051      	b.n	8004a2c <_printf_i+0xdc>
 8004988:	2a64      	cmp	r2, #100	; 0x64
 800498a:	d01e      	beq.n	80049ca <_printf_i+0x7a>
 800498c:	2a69      	cmp	r2, #105	; 0x69
 800498e:	d01c      	beq.n	80049ca <_printf_i+0x7a>
 8004990:	e0ba      	b.n	8004b08 <_printf_i+0x1b8>
 8004992:	2a73      	cmp	r2, #115	; 0x73
 8004994:	f000 80aa 	beq.w	8004aec <_printf_i+0x19c>
 8004998:	d809      	bhi.n	80049ae <_printf_i+0x5e>
 800499a:	2a6f      	cmp	r2, #111	; 0x6f
 800499c:	d02b      	beq.n	80049f6 <_printf_i+0xa6>
 800499e:	2a70      	cmp	r2, #112	; 0x70
 80049a0:	f040 80b2 	bne.w	8004b08 <_printf_i+0x1b8>
 80049a4:	6822      	ldr	r2, [r4, #0]
 80049a6:	f042 0220 	orr.w	r2, r2, #32
 80049aa:	6022      	str	r2, [r4, #0]
 80049ac:	e039      	b.n	8004a22 <_printf_i+0xd2>
 80049ae:	2a75      	cmp	r2, #117	; 0x75
 80049b0:	d021      	beq.n	80049f6 <_printf_i+0xa6>
 80049b2:	2a78      	cmp	r2, #120	; 0x78
 80049b4:	d035      	beq.n	8004a22 <_printf_i+0xd2>
 80049b6:	e0a7      	b.n	8004b08 <_printf_i+0x1b8>
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	1d11      	adds	r1, r2, #4
 80049bc:	6019      	str	r1, [r3, #0]
 80049be:	6813      	ldr	r3, [r2, #0]
 80049c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049c8:	e0a2      	b.n	8004b10 <_printf_i+0x1c0>
 80049ca:	6820      	ldr	r0, [r4, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80049d2:	d003      	beq.n	80049dc <_printf_i+0x8c>
 80049d4:	1d10      	adds	r0, r2, #4
 80049d6:	6018      	str	r0, [r3, #0]
 80049d8:	6813      	ldr	r3, [r2, #0]
 80049da:	e005      	b.n	80049e8 <_printf_i+0x98>
 80049dc:	0645      	lsls	r5, r0, #25
 80049de:	d5f9      	bpl.n	80049d4 <_printf_i+0x84>
 80049e0:	1d10      	adds	r0, r2, #4
 80049e2:	6018      	str	r0, [r3, #0]
 80049e4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	da3b      	bge.n	8004a64 <_printf_i+0x114>
 80049ec:	222d      	movs	r2, #45	; 0x2d
 80049ee:	425b      	negs	r3, r3
 80049f0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049f4:	e036      	b.n	8004a64 <_printf_i+0x114>
 80049f6:	6820      	ldr	r0, [r4, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	f010 0f80 	tst.w	r0, #128	; 0x80
 80049fe:	d003      	beq.n	8004a08 <_printf_i+0xb8>
 8004a00:	1d10      	adds	r0, r2, #4
 8004a02:	6018      	str	r0, [r3, #0]
 8004a04:	6813      	ldr	r3, [r2, #0]
 8004a06:	e004      	b.n	8004a12 <_printf_i+0xc2>
 8004a08:	0640      	lsls	r0, r0, #25
 8004a0a:	d5f9      	bpl.n	8004a00 <_printf_i+0xb0>
 8004a0c:	1d10      	adds	r0, r2, #4
 8004a0e:	6018      	str	r0, [r3, #0]
 8004a10:	8813      	ldrh	r3, [r2, #0]
 8004a12:	7e22      	ldrb	r2, [r4, #24]
 8004a14:	f8df e164 	ldr.w	lr, [pc, #356]	; 8004b7c <_printf_i+0x22c>
 8004a18:	2a6f      	cmp	r2, #111	; 0x6f
 8004a1a:	bf0c      	ite	eq
 8004a1c:	2208      	moveq	r2, #8
 8004a1e:	220a      	movne	r2, #10
 8004a20:	e01c      	b.n	8004a5c <_printf_i+0x10c>
 8004a22:	2278      	movs	r2, #120	; 0x78
 8004a24:	f8df e158 	ldr.w	lr, [pc, #344]	; 8004b80 <_printf_i+0x230>
 8004a28:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004a2c:	6822      	ldr	r2, [r4, #0]
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004a34:	f100 0504 	add.w	r5, r0, #4
 8004a38:	601d      	str	r5, [r3, #0]
 8004a3a:	d001      	beq.n	8004a40 <_printf_i+0xf0>
 8004a3c:	6803      	ldr	r3, [r0, #0]
 8004a3e:	e002      	b.n	8004a46 <_printf_i+0xf6>
 8004a40:	0655      	lsls	r5, r2, #25
 8004a42:	d5fb      	bpl.n	8004a3c <_printf_i+0xec>
 8004a44:	8803      	ldrh	r3, [r0, #0]
 8004a46:	07d0      	lsls	r0, r2, #31
 8004a48:	bf44      	itt	mi
 8004a4a:	f042 0220 	orrmi.w	r2, r2, #32
 8004a4e:	6022      	strmi	r2, [r4, #0]
 8004a50:	b91b      	cbnz	r3, 8004a5a <_printf_i+0x10a>
 8004a52:	6822      	ldr	r2, [r4, #0]
 8004a54:	f022 0220 	bic.w	r2, r2, #32
 8004a58:	6022      	str	r2, [r4, #0]
 8004a5a:	2210      	movs	r2, #16
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004a62:	e002      	b.n	8004a6a <_printf_i+0x11a>
 8004a64:	f8df e114 	ldr.w	lr, [pc, #276]	; 8004b7c <_printf_i+0x22c>
 8004a68:	220a      	movs	r2, #10
 8004a6a:	6865      	ldr	r5, [r4, #4]
 8004a6c:	60a5      	str	r5, [r4, #8]
 8004a6e:	2d00      	cmp	r5, #0
 8004a70:	bfa2      	ittt	ge
 8004a72:	6820      	ldrge	r0, [r4, #0]
 8004a74:	f020 0004 	bicge.w	r0, r0, #4
 8004a78:	6020      	strge	r0, [r4, #0]
 8004a7a:	b903      	cbnz	r3, 8004a7e <_printf_i+0x12e>
 8004a7c:	b165      	cbz	r5, 8004a98 <_printf_i+0x148>
 8004a7e:	460d      	mov	r5, r1
 8004a80:	fbb3 f0f2 	udiv	r0, r3, r2
 8004a84:	fb02 3310 	mls	r3, r2, r0, r3
 8004a88:	f81e 3003 	ldrb.w	r3, [lr, r3]
 8004a8c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004a90:	4603      	mov	r3, r0
 8004a92:	2800      	cmp	r0, #0
 8004a94:	d1f4      	bne.n	8004a80 <_printf_i+0x130>
 8004a96:	e000      	b.n	8004a9a <_printf_i+0x14a>
 8004a98:	460d      	mov	r5, r1
 8004a9a:	2a08      	cmp	r2, #8
 8004a9c:	d10b      	bne.n	8004ab6 <_printf_i+0x166>
 8004a9e:	6823      	ldr	r3, [r4, #0]
 8004aa0:	07da      	lsls	r2, r3, #31
 8004aa2:	d508      	bpl.n	8004ab6 <_printf_i+0x166>
 8004aa4:	6923      	ldr	r3, [r4, #16]
 8004aa6:	6862      	ldr	r2, [r4, #4]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	bfde      	ittt	le
 8004aac:	2330      	movle	r3, #48	; 0x30
 8004aae:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ab2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ab6:	1b49      	subs	r1, r1, r5
 8004ab8:	6121      	str	r1, [r4, #16]
 8004aba:	e02e      	b.n	8004b1a <_printf_i+0x1ca>
 8004abc:	6825      	ldr	r5, [r4, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	6960      	ldr	r0, [r4, #20]
 8004ac2:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004ac6:	d003      	beq.n	8004ad0 <_printf_i+0x180>
 8004ac8:	1d15      	adds	r5, r2, #4
 8004aca:	601d      	str	r5, [r3, #0]
 8004acc:	6813      	ldr	r3, [r2, #0]
 8004ace:	e008      	b.n	8004ae2 <_printf_i+0x192>
 8004ad0:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004ad4:	f102 0504 	add.w	r5, r2, #4
 8004ad8:	601d      	str	r5, [r3, #0]
 8004ada:	6813      	ldr	r3, [r2, #0]
 8004adc:	d001      	beq.n	8004ae2 <_printf_i+0x192>
 8004ade:	8018      	strh	r0, [r3, #0]
 8004ae0:	e000      	b.n	8004ae4 <_printf_i+0x194>
 8004ae2:	6018      	str	r0, [r3, #0]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	6123      	str	r3, [r4, #16]
 8004ae8:	460d      	mov	r5, r1
 8004aea:	e016      	b.n	8004b1a <_printf_i+0x1ca>
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	1d11      	adds	r1, r2, #4
 8004af0:	6019      	str	r1, [r3, #0]
 8004af2:	6815      	ldr	r5, [r2, #0]
 8004af4:	6862      	ldr	r2, [r4, #4]
 8004af6:	4628      	mov	r0, r5
 8004af8:	2100      	movs	r1, #0
 8004afa:	f002 fabd 	bl	8007078 <memchr>
 8004afe:	b108      	cbz	r0, 8004b04 <_printf_i+0x1b4>
 8004b00:	1b40      	subs	r0, r0, r5
 8004b02:	6060      	str	r0, [r4, #4]
 8004b04:	6863      	ldr	r3, [r4, #4]
 8004b06:	e004      	b.n	8004b12 <_printf_i+0x1c2>
 8004b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b0c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004b10:	2301      	movs	r3, #1
 8004b12:	6123      	str	r3, [r4, #16]
 8004b14:	2300      	movs	r3, #0
 8004b16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b1a:	f8cd 8000 	str.w	r8, [sp]
 8004b1e:	4630      	mov	r0, r6
 8004b20:	4621      	mov	r1, r4
 8004b22:	aa03      	add	r2, sp, #12
 8004b24:	463b      	mov	r3, r7
 8004b26:	f7ff fe9d 	bl	8004864 <_printf_common>
 8004b2a:	3001      	adds	r0, #1
 8004b2c:	d102      	bne.n	8004b34 <_printf_i+0x1e4>
 8004b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b32:	e01f      	b.n	8004b74 <_printf_i+0x224>
 8004b34:	4630      	mov	r0, r6
 8004b36:	4639      	mov	r1, r7
 8004b38:	462a      	mov	r2, r5
 8004b3a:	6923      	ldr	r3, [r4, #16]
 8004b3c:	47c0      	blx	r8
 8004b3e:	3001      	adds	r0, #1
 8004b40:	d0f5      	beq.n	8004b2e <_printf_i+0x1de>
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	079b      	lsls	r3, r3, #30
 8004b46:	d405      	bmi.n	8004b54 <_printf_i+0x204>
 8004b48:	68e0      	ldr	r0, [r4, #12]
 8004b4a:	9b03      	ldr	r3, [sp, #12]
 8004b4c:	4298      	cmp	r0, r3
 8004b4e:	bfb8      	it	lt
 8004b50:	4618      	movlt	r0, r3
 8004b52:	e00f      	b.n	8004b74 <_printf_i+0x224>
 8004b54:	2500      	movs	r5, #0
 8004b56:	68e3      	ldr	r3, [r4, #12]
 8004b58:	9a03      	ldr	r2, [sp, #12]
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	429d      	cmp	r5, r3
 8004b5e:	daf3      	bge.n	8004b48 <_printf_i+0x1f8>
 8004b60:	4630      	mov	r0, r6
 8004b62:	4639      	mov	r1, r7
 8004b64:	f104 0219 	add.w	r2, r4, #25
 8004b68:	2301      	movs	r3, #1
 8004b6a:	47c0      	blx	r8
 8004b6c:	3001      	adds	r0, #1
 8004b6e:	d0de      	beq.n	8004b2e <_printf_i+0x1de>
 8004b70:	3501      	adds	r5, #1
 8004b72:	e7f0      	b.n	8004b56 <_printf_i+0x206>
 8004b74:	b004      	add	sp, #16
 8004b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b7a:	bf00      	nop
 8004b7c:	080084b4 	.word	0x080084b4
 8004b80:	080084c5 	.word	0x080084c5

08004b84 <_scanf_float>:
 8004b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b88:	4699      	mov	r9, r3
 8004b8a:	688b      	ldr	r3, [r1, #8]
 8004b8c:	4615      	mov	r5, r2
 8004b8e:	1e5a      	subs	r2, r3, #1
 8004b90:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004b94:	bf81      	itttt	hi
 8004b96:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004b9a:	eb03 0c02 	addhi.w	ip, r3, r2
 8004b9e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004ba2:	608b      	strhi	r3, [r1, #8]
 8004ba4:	680b      	ldr	r3, [r1, #0]
 8004ba6:	460f      	mov	r7, r1
 8004ba8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004bac:	b087      	sub	sp, #28
 8004bae:	f847 3b1c 	str.w	r3, [r7], #28
 8004bb2:	f04f 0b00 	mov.w	fp, #0
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	460c      	mov	r4, r1
 8004bba:	bf98      	it	ls
 8004bbc:	f04f 0c00 	movls.w	ip, #0
 8004bc0:	46b8      	mov	r8, r7
 8004bc2:	465a      	mov	r2, fp
 8004bc4:	f8cd b00c 	str.w	fp, [sp, #12]
 8004bc8:	f8cd b008 	str.w	fp, [sp, #8]
 8004bcc:	46da      	mov	sl, fp
 8004bce:	f8cd b004 	str.w	fp, [sp, #4]
 8004bd2:	68a1      	ldr	r1, [r4, #8]
 8004bd4:	2900      	cmp	r1, #0
 8004bd6:	f000 80ec 	beq.w	8004db2 <_scanf_float+0x22e>
 8004bda:	682b      	ldr	r3, [r5, #0]
 8004bdc:	781b      	ldrb	r3, [r3, #0]
 8004bde:	2b49      	cmp	r3, #73	; 0x49
 8004be0:	d070      	beq.n	8004cc4 <_scanf_float+0x140>
 8004be2:	d816      	bhi.n	8004c12 <_scanf_float+0x8e>
 8004be4:	2b39      	cmp	r3, #57	; 0x39
 8004be6:	d80d      	bhi.n	8004c04 <_scanf_float+0x80>
 8004be8:	2b31      	cmp	r3, #49	; 0x31
 8004bea:	d240      	bcs.n	8004c6e <_scanf_float+0xea>
 8004bec:	2b2d      	cmp	r3, #45	; 0x2d
 8004bee:	d046      	beq.n	8004c7e <_scanf_float+0xfa>
 8004bf0:	d802      	bhi.n	8004bf8 <_scanf_float+0x74>
 8004bf2:	2b2b      	cmp	r3, #43	; 0x2b
 8004bf4:	d043      	beq.n	8004c7e <_scanf_float+0xfa>
 8004bf6:	e0dc      	b.n	8004db2 <_scanf_float+0x22e>
 8004bf8:	2b2e      	cmp	r3, #46	; 0x2e
 8004bfa:	f000 8092 	beq.w	8004d22 <_scanf_float+0x19e>
 8004bfe:	2b30      	cmp	r3, #48	; 0x30
 8004c00:	d023      	beq.n	8004c4a <_scanf_float+0xc6>
 8004c02:	e0d6      	b.n	8004db2 <_scanf_float+0x22e>
 8004c04:	2b45      	cmp	r3, #69	; 0x45
 8004c06:	f000 8095 	beq.w	8004d34 <_scanf_float+0x1b0>
 8004c0a:	2b46      	cmp	r3, #70	; 0x46
 8004c0c:	d077      	beq.n	8004cfe <_scanf_float+0x17a>
 8004c0e:	2b41      	cmp	r3, #65	; 0x41
 8004c10:	e00c      	b.n	8004c2c <_scanf_float+0xa8>
 8004c12:	2b65      	cmp	r3, #101	; 0x65
 8004c14:	f000 808e 	beq.w	8004d34 <_scanf_float+0x1b0>
 8004c18:	d80a      	bhi.n	8004c30 <_scanf_float+0xac>
 8004c1a:	2b54      	cmp	r3, #84	; 0x54
 8004c1c:	d075      	beq.n	8004d0a <_scanf_float+0x186>
 8004c1e:	d802      	bhi.n	8004c26 <_scanf_float+0xa2>
 8004c20:	2b4e      	cmp	r3, #78	; 0x4e
 8004c22:	d034      	beq.n	8004c8e <_scanf_float+0x10a>
 8004c24:	e0c5      	b.n	8004db2 <_scanf_float+0x22e>
 8004c26:	2b59      	cmp	r3, #89	; 0x59
 8004c28:	d075      	beq.n	8004d16 <_scanf_float+0x192>
 8004c2a:	2b61      	cmp	r3, #97	; 0x61
 8004c2c:	d046      	beq.n	8004cbc <_scanf_float+0x138>
 8004c2e:	e0c0      	b.n	8004db2 <_scanf_float+0x22e>
 8004c30:	2b6e      	cmp	r3, #110	; 0x6e
 8004c32:	d02c      	beq.n	8004c8e <_scanf_float+0x10a>
 8004c34:	d804      	bhi.n	8004c40 <_scanf_float+0xbc>
 8004c36:	2b66      	cmp	r3, #102	; 0x66
 8004c38:	d061      	beq.n	8004cfe <_scanf_float+0x17a>
 8004c3a:	2b69      	cmp	r3, #105	; 0x69
 8004c3c:	d042      	beq.n	8004cc4 <_scanf_float+0x140>
 8004c3e:	e0b8      	b.n	8004db2 <_scanf_float+0x22e>
 8004c40:	2b74      	cmp	r3, #116	; 0x74
 8004c42:	d062      	beq.n	8004d0a <_scanf_float+0x186>
 8004c44:	2b79      	cmp	r3, #121	; 0x79
 8004c46:	d066      	beq.n	8004d16 <_scanf_float+0x192>
 8004c48:	e0b3      	b.n	8004db2 <_scanf_float+0x22e>
 8004c4a:	6820      	ldr	r0, [r4, #0]
 8004c4c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004c50:	d00d      	beq.n	8004c6e <_scanf_float+0xea>
 8004c52:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004c56:	6020      	str	r0, [r4, #0]
 8004c58:	f10a 0a01 	add.w	sl, sl, #1
 8004c5c:	f1bc 0f00 	cmp.w	ip, #0
 8004c60:	f000 808a 	beq.w	8004d78 <_scanf_float+0x1f4>
 8004c64:	3101      	adds	r1, #1
 8004c66:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004c6a:	60a1      	str	r1, [r4, #8]
 8004c6c:	e084      	b.n	8004d78 <_scanf_float+0x1f4>
 8004c6e:	eb12 0f0b 	cmn.w	r2, fp
 8004c72:	f040 809e 	bne.w	8004db2 <_scanf_float+0x22e>
 8004c76:	6821      	ldr	r1, [r4, #0]
 8004c78:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004c7c:	e005      	b.n	8004c8a <_scanf_float+0x106>
 8004c7e:	6821      	ldr	r1, [r4, #0]
 8004c80:	0608      	lsls	r0, r1, #24
 8004c82:	f140 8096 	bpl.w	8004db2 <_scanf_float+0x22e>
 8004c86:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004c8a:	6021      	str	r1, [r4, #0]
 8004c8c:	e070      	b.n	8004d70 <_scanf_float+0x1ec>
 8004c8e:	b96a      	cbnz	r2, 8004cac <_scanf_float+0x128>
 8004c90:	f1ba 0f00 	cmp.w	sl, #0
 8004c94:	d10c      	bne.n	8004cb0 <_scanf_float+0x12c>
 8004c96:	6821      	ldr	r1, [r4, #0]
 8004c98:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004c9c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004ca0:	d106      	bne.n	8004cb0 <_scanf_float+0x12c>
 8004ca2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004ca6:	6021      	str	r1, [r4, #0]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	e061      	b.n	8004d70 <_scanf_float+0x1ec>
 8004cac:	2a02      	cmp	r2, #2
 8004cae:	d05e      	beq.n	8004d6e <_scanf_float+0x1ea>
 8004cb0:	f1bb 0f01 	cmp.w	fp, #1
 8004cb4:	d01e      	beq.n	8004cf4 <_scanf_float+0x170>
 8004cb6:	f1bb 0f04 	cmp.w	fp, #4
 8004cba:	e01a      	b.n	8004cf2 <_scanf_float+0x16e>
 8004cbc:	2a01      	cmp	r2, #1
 8004cbe:	d178      	bne.n	8004db2 <_scanf_float+0x22e>
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	e055      	b.n	8004d70 <_scanf_float+0x1ec>
 8004cc4:	f1bb 0f00 	cmp.w	fp, #0
 8004cc8:	d10e      	bne.n	8004ce8 <_scanf_float+0x164>
 8004cca:	f1ba 0f00 	cmp.w	sl, #0
 8004cce:	d173      	bne.n	8004db8 <_scanf_float+0x234>
 8004cd0:	6821      	ldr	r1, [r4, #0]
 8004cd2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004cd6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004cda:	d171      	bne.n	8004dc0 <_scanf_float+0x23c>
 8004cdc:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004ce0:	6021      	str	r1, [r4, #0]
 8004ce2:	f04f 0b01 	mov.w	fp, #1
 8004ce6:	e043      	b.n	8004d70 <_scanf_float+0x1ec>
 8004ce8:	f1bb 0f03 	cmp.w	fp, #3
 8004cec:	d002      	beq.n	8004cf4 <_scanf_float+0x170>
 8004cee:	f1bb 0f05 	cmp.w	fp, #5
 8004cf2:	d15e      	bne.n	8004db2 <_scanf_float+0x22e>
 8004cf4:	f10b 0b01 	add.w	fp, fp, #1
 8004cf8:	fa5f fb8b 	uxtb.w	fp, fp
 8004cfc:	e038      	b.n	8004d70 <_scanf_float+0x1ec>
 8004cfe:	f1bb 0f02 	cmp.w	fp, #2
 8004d02:	d156      	bne.n	8004db2 <_scanf_float+0x22e>
 8004d04:	f04f 0b03 	mov.w	fp, #3
 8004d08:	e032      	b.n	8004d70 <_scanf_float+0x1ec>
 8004d0a:	f1bb 0f06 	cmp.w	fp, #6
 8004d0e:	d150      	bne.n	8004db2 <_scanf_float+0x22e>
 8004d10:	f04f 0b07 	mov.w	fp, #7
 8004d14:	e02c      	b.n	8004d70 <_scanf_float+0x1ec>
 8004d16:	f1bb 0f07 	cmp.w	fp, #7
 8004d1a:	d14a      	bne.n	8004db2 <_scanf_float+0x22e>
 8004d1c:	f04f 0b08 	mov.w	fp, #8
 8004d20:	e026      	b.n	8004d70 <_scanf_float+0x1ec>
 8004d22:	6821      	ldr	r1, [r4, #0]
 8004d24:	0588      	lsls	r0, r1, #22
 8004d26:	d544      	bpl.n	8004db2 <_scanf_float+0x22e>
 8004d28:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004d2c:	6021      	str	r1, [r4, #0]
 8004d2e:	f8cd a004 	str.w	sl, [sp, #4]
 8004d32:	e01d      	b.n	8004d70 <_scanf_float+0x1ec>
 8004d34:	6821      	ldr	r1, [r4, #0]
 8004d36:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004d3a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004d3e:	d004      	beq.n	8004d4a <_scanf_float+0x1c6>
 8004d40:	0548      	lsls	r0, r1, #21
 8004d42:	d536      	bpl.n	8004db2 <_scanf_float+0x22e>
 8004d44:	f1ba 0f00 	cmp.w	sl, #0
 8004d48:	d03a      	beq.n	8004dc0 <_scanf_float+0x23c>
 8004d4a:	0588      	lsls	r0, r1, #22
 8004d4c:	bf5c      	itt	pl
 8004d4e:	9801      	ldrpl	r0, [sp, #4]
 8004d50:	f8cd 800c 	strpl.w	r8, [sp, #12]
 8004d54:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004d58:	bf58      	it	pl
 8004d5a:	ebc0 000a 	rsbpl	r0, r0, sl
 8004d5e:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004d62:	bf58      	it	pl
 8004d64:	9002      	strpl	r0, [sp, #8]
 8004d66:	6021      	str	r1, [r4, #0]
 8004d68:	f04f 0a00 	mov.w	sl, #0
 8004d6c:	e000      	b.n	8004d70 <_scanf_float+0x1ec>
 8004d6e:	2203      	movs	r2, #3
 8004d70:	f888 3000 	strb.w	r3, [r8]
 8004d74:	f108 0801 	add.w	r8, r8, #1
 8004d78:	68a3      	ldr	r3, [r4, #8]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	60a3      	str	r3, [r4, #8]
 8004d7e:	6923      	ldr	r3, [r4, #16]
 8004d80:	3301      	adds	r3, #1
 8004d82:	6123      	str	r3, [r4, #16]
 8004d84:	686b      	ldr	r3, [r5, #4]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	606b      	str	r3, [r5, #4]
 8004d8c:	dd03      	ble.n	8004d96 <_scanf_float+0x212>
 8004d8e:	682b      	ldr	r3, [r5, #0]
 8004d90:	3301      	adds	r3, #1
 8004d92:	602b      	str	r3, [r5, #0]
 8004d94:	e71d      	b.n	8004bd2 <_scanf_float+0x4e>
 8004d96:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004d9a:	9205      	str	r2, [sp, #20]
 8004d9c:	4630      	mov	r0, r6
 8004d9e:	4629      	mov	r1, r5
 8004da0:	f8cd c010 	str.w	ip, [sp, #16]
 8004da4:	4798      	blx	r3
 8004da6:	f8dd c010 	ldr.w	ip, [sp, #16]
 8004daa:	9a05      	ldr	r2, [sp, #20]
 8004dac:	2800      	cmp	r0, #0
 8004dae:	f43f af10 	beq.w	8004bd2 <_scanf_float+0x4e>
 8004db2:	f1ba 0f00 	cmp.w	sl, #0
 8004db6:	d003      	beq.n	8004dc0 <_scanf_float+0x23c>
 8004db8:	6823      	ldr	r3, [r4, #0]
 8004dba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dbe:	6023      	str	r3, [r4, #0]
 8004dc0:	3a01      	subs	r2, #1
 8004dc2:	2a01      	cmp	r2, #1
 8004dc4:	d80e      	bhi.n	8004de4 <_scanf_float+0x260>
 8004dc6:	45b8      	cmp	r8, r7
 8004dc8:	d90a      	bls.n	8004de0 <_scanf_float+0x25c>
 8004dca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004dce:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	462a      	mov	r2, r5
 8004dd6:	4798      	blx	r3
 8004dd8:	6923      	ldr	r3, [r4, #16]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	6123      	str	r3, [r4, #16]
 8004dde:	e7f2      	b.n	8004dc6 <_scanf_float+0x242>
 8004de0:	2501      	movs	r5, #1
 8004de2:	e0ae      	b.n	8004f42 <_scanf_float+0x3be>
 8004de4:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004de8:	2b06      	cmp	r3, #6
 8004dea:	d822      	bhi.n	8004e32 <_scanf_float+0x2ae>
 8004dec:	f1bb 0f02 	cmp.w	fp, #2
 8004df0:	d912      	bls.n	8004e18 <_scanf_float+0x294>
 8004df2:	f1ab 0b03 	sub.w	fp, fp, #3
 8004df6:	fa5f fb8b 	uxtb.w	fp, fp
 8004dfa:	ebcb 0b08 	rsb	fp, fp, r8
 8004dfe:	45d8      	cmp	r8, fp
 8004e00:	d017      	beq.n	8004e32 <_scanf_float+0x2ae>
 8004e02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e06:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
 8004e0a:	4630      	mov	r0, r6
 8004e0c:	462a      	mov	r2, r5
 8004e0e:	4798      	blx	r3
 8004e10:	6923      	ldr	r3, [r4, #16]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	6123      	str	r3, [r4, #16]
 8004e16:	e7f2      	b.n	8004dfe <_scanf_float+0x27a>
 8004e18:	45b8      	cmp	r8, r7
 8004e1a:	d9e1      	bls.n	8004de0 <_scanf_float+0x25c>
 8004e1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e20:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
 8004e24:	4630      	mov	r0, r6
 8004e26:	462a      	mov	r2, r5
 8004e28:	4798      	blx	r3
 8004e2a:	6923      	ldr	r3, [r4, #16]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	6123      	str	r3, [r4, #16]
 8004e30:	e7f2      	b.n	8004e18 <_scanf_float+0x294>
 8004e32:	6823      	ldr	r3, [r4, #0]
 8004e34:	05da      	lsls	r2, r3, #23
 8004e36:	d52c      	bpl.n	8004e92 <_scanf_float+0x30e>
 8004e38:	055b      	lsls	r3, r3, #21
 8004e3a:	d50c      	bpl.n	8004e56 <_scanf_float+0x2d2>
 8004e3c:	45b8      	cmp	r8, r7
 8004e3e:	d9cf      	bls.n	8004de0 <_scanf_float+0x25c>
 8004e40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e44:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
 8004e48:	4630      	mov	r0, r6
 8004e4a:	462a      	mov	r2, r5
 8004e4c:	4798      	blx	r3
 8004e4e:	6923      	ldr	r3, [r4, #16]
 8004e50:	3b01      	subs	r3, #1
 8004e52:	6123      	str	r3, [r4, #16]
 8004e54:	e7f2      	b.n	8004e3c <_scanf_float+0x2b8>
 8004e56:	f818 1c01 	ldrb.w	r1, [r8, #-1]
 8004e5a:	6923      	ldr	r3, [r4, #16]
 8004e5c:	2965      	cmp	r1, #101	; 0x65
 8004e5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e62:	f108 3bff 	add.w	fp, r8, #4294967295
 8004e66:	6123      	str	r3, [r4, #16]
 8004e68:	d00d      	beq.n	8004e86 <_scanf_float+0x302>
 8004e6a:	2945      	cmp	r1, #69	; 0x45
 8004e6c:	d00b      	beq.n	8004e86 <_scanf_float+0x302>
 8004e6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e72:	4630      	mov	r0, r6
 8004e74:	462a      	mov	r2, r5
 8004e76:	4798      	blx	r3
 8004e78:	6923      	ldr	r3, [r4, #16]
 8004e7a:	f818 1c02 	ldrb.w	r1, [r8, #-2]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	f1a8 0b02 	sub.w	fp, r8, #2
 8004e84:	6123      	str	r3, [r4, #16]
 8004e86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e8a:	4630      	mov	r0, r6
 8004e8c:	462a      	mov	r2, r5
 8004e8e:	4798      	blx	r3
 8004e90:	46d8      	mov	r8, fp
 8004e92:	6825      	ldr	r5, [r4, #0]
 8004e94:	f015 0510 	ands.w	r5, r5, #16
 8004e98:	d152      	bne.n	8004f40 <_scanf_float+0x3bc>
 8004e9a:	f888 5000 	strb.w	r5, [r8]
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004ea4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ea8:	d105      	bne.n	8004eb6 <_scanf_float+0x332>
 8004eaa:	9b01      	ldr	r3, [sp, #4]
 8004eac:	ebc3 030a 	rsb	r3, r3, sl
 8004eb0:	425a      	negs	r2, r3
 8004eb2:	b96b      	cbnz	r3, 8004ed0 <_scanf_float+0x34c>
 8004eb4:	e016      	b.n	8004ee4 <_scanf_float+0x360>
 8004eb6:	9b02      	ldr	r3, [sp, #8]
 8004eb8:	b1a3      	cbz	r3, 8004ee4 <_scanf_float+0x360>
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	462a      	mov	r2, r5
 8004ebe:	1c59      	adds	r1, r3, #1
 8004ec0:	4630      	mov	r0, r6
 8004ec2:	230a      	movs	r3, #10
 8004ec4:	f000 fee8 	bl	8005c98 <_strtol_r>
 8004ec8:	9b02      	ldr	r3, [sp, #8]
 8004eca:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ece:	1ac2      	subs	r2, r0, r3
 8004ed0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004ed4:	4598      	cmp	r8, r3
 8004ed6:	bf28      	it	cs
 8004ed8:	f504 78b7 	addcs.w	r8, r4, #366	; 0x16e
 8004edc:	4640      	mov	r0, r8
 8004ede:	491b      	ldr	r1, [pc, #108]	; (8004f4c <_scanf_float+0x3c8>)
 8004ee0:	f000 f864 	bl	8004fac <siprintf>
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	4639      	mov	r1, r7
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f000 f8c1 	bl	8005070 <_strtod_r>
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	f8d9 3000 	ldr.w	r3, [r9]
 8004ef4:	f012 0f02 	tst.w	r2, #2
 8004ef8:	4606      	mov	r6, r0
 8004efa:	460f      	mov	r7, r1
 8004efc:	d003      	beq.n	8004f06 <_scanf_float+0x382>
 8004efe:	1d1a      	adds	r2, r3, #4
 8004f00:	f8c9 2000 	str.w	r2, [r9]
 8004f04:	e006      	b.n	8004f14 <_scanf_float+0x390>
 8004f06:	f012 0f04 	tst.w	r2, #4
 8004f0a:	f103 0204 	add.w	r2, r3, #4
 8004f0e:	f8c9 2000 	str.w	r2, [r9]
 8004f12:	d003      	beq.n	8004f1c <_scanf_float+0x398>
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	e9c3 6700 	strd	r6, r7, [r3]
 8004f1a:	e00d      	b.n	8004f38 <_scanf_float+0x3b4>
 8004f1c:	f8d3 8000 	ldr.w	r8, [r3]
 8004f20:	f000 f816 	bl	8004f50 <__fpclassifyd>
 8004f24:	b910      	cbnz	r0, 8004f2c <_scanf_float+0x3a8>
 8004f26:	f000 f83d 	bl	8004fa4 <nanf>
 8004f2a:	e003      	b.n	8004f34 <_scanf_float+0x3b0>
 8004f2c:	4630      	mov	r0, r6
 8004f2e:	4639      	mov	r1, r7
 8004f30:	f7ff f934 	bl	800419c <__aeabi_d2f>
 8004f34:	f8c8 0000 	str.w	r0, [r8]
 8004f38:	68e3      	ldr	r3, [r4, #12]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	60e3      	str	r3, [r4, #12]
 8004f3e:	e000      	b.n	8004f42 <_scanf_float+0x3be>
 8004f40:	2500      	movs	r5, #0
 8004f42:	4628      	mov	r0, r5
 8004f44:	b007      	add	sp, #28
 8004f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f4a:	bf00      	nop
 8004f4c:	080084d6 	.word	0x080084d6

08004f50 <__fpclassifyd>:
 8004f50:	460a      	mov	r2, r1
 8004f52:	f031 4100 	bics.w	r1, r1, #2147483648	; 0x80000000
 8004f56:	b510      	push	{r4, lr}
 8004f58:	4603      	mov	r3, r0
 8004f5a:	d01b      	beq.n	8004f94 <__fpclassifyd+0x44>
 8004f5c:	480f      	ldr	r0, [pc, #60]	; (8004f9c <__fpclassifyd+0x4c>)
 8004f5e:	f5a2 1480 	sub.w	r4, r2, #1048576	; 0x100000
 8004f62:	4284      	cmp	r4, r0
 8004f64:	d910      	bls.n	8004f88 <__fpclassifyd+0x38>
 8004f66:	f102 42ff 	add.w	r2, r2, #2139095040	; 0x7f800000
 8004f6a:	480c      	ldr	r0, [pc, #48]	; (8004f9c <__fpclassifyd+0x4c>)
 8004f6c:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8004f70:	4282      	cmp	r2, r0
 8004f72:	d909      	bls.n	8004f88 <__fpclassifyd+0x38>
 8004f74:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004f78:	d308      	bcc.n	8004f8c <__fpclassifyd+0x3c>
 8004f7a:	4a09      	ldr	r2, [pc, #36]	; (8004fa0 <__fpclassifyd+0x50>)
 8004f7c:	4291      	cmp	r1, r2
 8004f7e:	d107      	bne.n	8004f90 <__fpclassifyd+0x40>
 8004f80:	fab3 f083 	clz	r0, r3
 8004f84:	0940      	lsrs	r0, r0, #5
 8004f86:	bd10      	pop	{r4, pc}
 8004f88:	2004      	movs	r0, #4
 8004f8a:	bd10      	pop	{r4, pc}
 8004f8c:	2003      	movs	r0, #3
 8004f8e:	bd10      	pop	{r4, pc}
 8004f90:	2000      	movs	r0, #0
 8004f92:	bd10      	pop	{r4, pc}
 8004f94:	2800      	cmp	r0, #0
 8004f96:	d1e6      	bne.n	8004f66 <__fpclassifyd+0x16>
 8004f98:	2002      	movs	r0, #2
 8004f9a:	bd10      	pop	{r4, pc}
 8004f9c:	7fdfffff 	.word	0x7fdfffff
 8004fa0:	7ff00000 	.word	0x7ff00000

08004fa4 <nanf>:
 8004fa4:	4800      	ldr	r0, [pc, #0]	; (8004fa8 <nanf+0x4>)
 8004fa6:	4770      	bx	lr
 8004fa8:	7fc00000 	.word	0x7fc00000

08004fac <siprintf>:
 8004fac:	b40e      	push	{r1, r2, r3}
 8004fae:	b500      	push	{lr}
 8004fb0:	b09c      	sub	sp, #112	; 0x70
 8004fb2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004fb6:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004fba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fbe:	9104      	str	r1, [sp, #16]
 8004fc0:	9107      	str	r1, [sp, #28]
 8004fc2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004fc6:	ab1d      	add	r3, sp, #116	; 0x74
 8004fc8:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004fcc:	4908      	ldr	r1, [pc, #32]	; (8004ff0 <siprintf+0x44>)
 8004fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fd2:	9002      	str	r0, [sp, #8]
 8004fd4:	9006      	str	r0, [sp, #24]
 8004fd6:	6808      	ldr	r0, [r1, #0]
 8004fd8:	9301      	str	r3, [sp, #4]
 8004fda:	a902      	add	r1, sp, #8
 8004fdc:	f002 fd54 	bl	8007a88 <_svfiprintf_r>
 8004fe0:	9b02      	ldr	r3, [sp, #8]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	b01c      	add	sp, #112	; 0x70
 8004fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fec:	b003      	add	sp, #12
 8004fee:	4770      	bx	lr
 8004ff0:	20000128 	.word	0x20000128

08004ff4 <strlen>:
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ffa:	2a00      	cmp	r2, #0
 8004ffc:	d1fb      	bne.n	8004ff6 <strlen+0x2>
 8004ffe:	1a18      	subs	r0, r3, r0
 8005000:	3801      	subs	r0, #1
 8005002:	4770      	bx	lr

08005004 <match>:
 8005004:	b530      	push	{r4, r5, lr}
 8005006:	6803      	ldr	r3, [r0, #0]
 8005008:	f811 4b01 	ldrb.w	r4, [r1], #1
 800500c:	3301      	adds	r3, #1
 800500e:	b14c      	cbz	r4, 8005024 <match+0x20>
 8005010:	781a      	ldrb	r2, [r3, #0]
 8005012:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005016:	2d19      	cmp	r5, #25
 8005018:	bf98      	it	ls
 800501a:	3220      	addls	r2, #32
 800501c:	42a2      	cmp	r2, r4
 800501e:	d0f3      	beq.n	8005008 <match+0x4>
 8005020:	2000      	movs	r0, #0
 8005022:	bd30      	pop	{r4, r5, pc}
 8005024:	6003      	str	r3, [r0, #0]
 8005026:	2001      	movs	r0, #1
 8005028:	bd30      	pop	{r4, r5, pc}

0800502a <sulp>:
 800502a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800502e:	460f      	mov	r7, r1
 8005030:	4690      	mov	r8, r2
 8005032:	f002 fafd 	bl	8007630 <__ulp>
 8005036:	4604      	mov	r4, r0
 8005038:	460d      	mov	r5, r1
 800503a:	f1b8 0f00 	cmp.w	r8, #0
 800503e:	d011      	beq.n	8005064 <sulp+0x3a>
 8005040:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005044:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005048:	2b00      	cmp	r3, #0
 800504a:	dd0b      	ble.n	8005064 <sulp+0x3a>
 800504c:	051b      	lsls	r3, r3, #20
 800504e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005052:	2400      	movs	r4, #0
 8005054:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005058:	4622      	mov	r2, r4
 800505a:	462b      	mov	r3, r5
 800505c:	f7fe fddc 	bl	8003c18 <__aeabi_dmul>
 8005060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005064:	4620      	mov	r0, r4
 8005066:	4629      	mov	r1, r5
 8005068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800506c:	0000      	movs	r0, r0
	...

08005070 <_strtod_r>:
 8005070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	b09f      	sub	sp, #124	; 0x7c
 8005076:	2300      	movs	r3, #0
 8005078:	4683      	mov	fp, r0
 800507a:	468a      	mov	sl, r1
 800507c:	9216      	str	r2, [sp, #88]	; 0x58
 800507e:	931a      	str	r3, [sp, #104]	; 0x68
 8005080:	f04f 0800 	mov.w	r8, #0
 8005084:	f04f 0900 	mov.w	r9, #0
 8005088:	9119      	str	r1, [sp, #100]	; 0x64
 800508a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800508c:	781a      	ldrb	r2, [r3, #0]
 800508e:	2a0d      	cmp	r2, #13
 8005090:	d805      	bhi.n	800509e <_strtod_r+0x2e>
 8005092:	2a09      	cmp	r2, #9
 8005094:	d213      	bcs.n	80050be <_strtod_r+0x4e>
 8005096:	2a00      	cmp	r2, #0
 8005098:	f000 81be 	beq.w	8005418 <_strtod_r+0x3a8>
 800509c:	e012      	b.n	80050c4 <_strtod_r+0x54>
 800509e:	2a2b      	cmp	r2, #43	; 0x2b
 80050a0:	d006      	beq.n	80050b0 <_strtod_r+0x40>
 80050a2:	2a2d      	cmp	r2, #45	; 0x2d
 80050a4:	d002      	beq.n	80050ac <_strtod_r+0x3c>
 80050a6:	2a20      	cmp	r2, #32
 80050a8:	d10c      	bne.n	80050c4 <_strtod_r+0x54>
 80050aa:	e008      	b.n	80050be <_strtod_r+0x4e>
 80050ac:	2201      	movs	r2, #1
 80050ae:	e000      	b.n	80050b2 <_strtod_r+0x42>
 80050b0:	2200      	movs	r2, #0
 80050b2:	9209      	str	r2, [sp, #36]	; 0x24
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	9219      	str	r2, [sp, #100]	; 0x64
 80050b8:	785b      	ldrb	r3, [r3, #1]
 80050ba:	b92b      	cbnz	r3, 80050c8 <_strtod_r+0x58>
 80050bc:	e1ac      	b.n	8005418 <_strtod_r+0x3a8>
 80050be:	3301      	adds	r3, #1
 80050c0:	9319      	str	r3, [sp, #100]	; 0x64
 80050c2:	e7e2      	b.n	800508a <_strtod_r+0x1a>
 80050c4:	2300      	movs	r3, #0
 80050c6:	9309      	str	r3, [sp, #36]	; 0x24
 80050c8:	9c19      	ldr	r4, [sp, #100]	; 0x64
 80050ca:	7823      	ldrb	r3, [r4, #0]
 80050cc:	2b30      	cmp	r3, #48	; 0x30
 80050ce:	d15c      	bne.n	800518a <_strtod_r+0x11a>
 80050d0:	7863      	ldrb	r3, [r4, #1]
 80050d2:	2b58      	cmp	r3, #88	; 0x58
 80050d4:	d001      	beq.n	80050da <_strtod_r+0x6a>
 80050d6:	2b78      	cmp	r3, #120	; 0x78
 80050d8:	d14c      	bne.n	8005174 <_strtod_r+0x104>
 80050da:	ab1a      	add	r3, sp, #104	; 0x68
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e0:	9301      	str	r3, [sp, #4]
 80050e2:	4658      	mov	r0, fp
 80050e4:	a919      	add	r1, sp, #100	; 0x64
 80050e6:	4ab1      	ldr	r2, [pc, #708]	; (80053ac <_strtod_r+0x33c>)
 80050e8:	ab1b      	add	r3, sp, #108	; 0x6c
 80050ea:	f001 fcf8 	bl	8006ade <__gethex>
 80050ee:	f010 0607 	ands.w	r6, r0, #7
 80050f2:	4605      	mov	r5, r0
 80050f4:	f000 859b 	beq.w	8005c2e <_strtod_r+0xbbe>
 80050f8:	2e06      	cmp	r6, #6
 80050fa:	d105      	bne.n	8005108 <_strtod_r+0x98>
 80050fc:	3401      	adds	r4, #1
 80050fe:	2300      	movs	r3, #0
 8005100:	9419      	str	r4, [sp, #100]	; 0x64
 8005102:	9309      	str	r3, [sp, #36]	; 0x24
 8005104:	f000 bd93 	b.w	8005c2e <_strtod_r+0xbbe>
 8005108:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800510a:	b13a      	cbz	r2, 800511c <_strtod_r+0xac>
 800510c:	a81c      	add	r0, sp, #112	; 0x70
 800510e:	2135      	movs	r1, #53	; 0x35
 8005110:	f002 fb7c 	bl	800780c <__copybits>
 8005114:	4658      	mov	r0, fp
 8005116:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005118:	f001 fff2 	bl	8007100 <_Bfree>
 800511c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800511e:	2e06      	cmp	r6, #6
 8005120:	d821      	bhi.n	8005166 <_strtod_r+0xf6>
 8005122:	e8df f006 	tbb	[pc, r6]
 8005126:	0d04      	.short	0x0d04
 8005128:	0d1c1708 	.word	0x0d1c1708
 800512c:	04          	.byte	0x04
 800512d:	00          	.byte	0x00
 800512e:	f04f 0900 	mov.w	r9, #0
 8005132:	46c8      	mov	r8, r9
 8005134:	e017      	b.n	8005166 <_strtod_r+0xf6>
 8005136:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800513a:	f8dd 9074 	ldr.w	r9, [sp, #116]	; 0x74
 800513e:	e012      	b.n	8005166 <_strtod_r+0xf6>
 8005140:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005142:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8005146:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800514a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800514e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005152:	e008      	b.n	8005166 <_strtod_r+0xf6>
 8005154:	f8df 9258 	ldr.w	r9, [pc, #600]	; 80053b0 <_strtod_r+0x340>
 8005158:	f04f 0800 	mov.w	r8, #0
 800515c:	e003      	b.n	8005166 <_strtod_r+0xf6>
 800515e:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005162:	f04f 38ff 	mov.w	r8, #4294967295
 8005166:	0729      	lsls	r1, r5, #28
 8005168:	f140 8561 	bpl.w	8005c2e <_strtod_r+0xbbe>
 800516c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005170:	f000 bd5d 	b.w	8005c2e <_strtod_r+0xbbe>
 8005174:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	9219      	str	r2, [sp, #100]	; 0x64
 800517a:	785b      	ldrb	r3, [r3, #1]
 800517c:	2b30      	cmp	r3, #48	; 0x30
 800517e:	d0f9      	beq.n	8005174 <_strtod_r+0x104>
 8005180:	2b00      	cmp	r3, #0
 8005182:	f000 8554 	beq.w	8005c2e <_strtod_r+0xbbe>
 8005186:	2301      	movs	r3, #1
 8005188:	e000      	b.n	800518c <_strtod_r+0x11c>
 800518a:	2300      	movs	r3, #0
 800518c:	2600      	movs	r6, #0
 800518e:	9304      	str	r3, [sp, #16]
 8005190:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005192:	9305      	str	r3, [sp, #20]
 8005194:	9603      	str	r6, [sp, #12]
 8005196:	4635      	mov	r5, r6
 8005198:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800519a:	7827      	ldrb	r7, [r4, #0]
 800519c:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	2a09      	cmp	r2, #9
 80051a4:	d810      	bhi.n	80051c8 <_strtod_r+0x158>
 80051a6:	2d08      	cmp	r5, #8
 80051a8:	bfd8      	it	le
 80051aa:	9903      	ldrle	r1, [sp, #12]
 80051ac:	f04f 020a 	mov.w	r2, #10
 80051b0:	bfd8      	it	le
 80051b2:	fb02 3301 	mlale	r3, r2, r1, r3
 80051b6:	f104 0401 	add.w	r4, r4, #1
 80051ba:	bfd4      	ite	le
 80051bc:	9303      	strle	r3, [sp, #12]
 80051be:	fb02 3606 	mlagt	r6, r2, r6, r3
 80051c2:	3501      	adds	r5, #1
 80051c4:	9419      	str	r4, [sp, #100]	; 0x64
 80051c6:	e7e7      	b.n	8005198 <_strtod_r+0x128>
 80051c8:	4658      	mov	r0, fp
 80051ca:	f001 ff49 	bl	8007060 <_localeconv_r>
 80051ce:	6801      	ldr	r1, [r0, #0]
 80051d0:	9102      	str	r1, [sp, #8]
 80051d2:	4658      	mov	r0, fp
 80051d4:	f001 ff44 	bl	8007060 <_localeconv_r>
 80051d8:	6800      	ldr	r0, [r0, #0]
 80051da:	f7ff ff0b 	bl	8004ff4 <strlen>
 80051de:	9902      	ldr	r1, [sp, #8]
 80051e0:	4602      	mov	r2, r0
 80051e2:	4620      	mov	r0, r4
 80051e4:	f002 fd52 	bl	8007c8c <strncmp>
 80051e8:	b128      	cbz	r0, 80051f6 <_strtod_r+0x186>
 80051ea:	2000      	movs	r0, #0
 80051ec:	463b      	mov	r3, r7
 80051ee:	462c      	mov	r4, r5
 80051f0:	9002      	str	r0, [sp, #8]
 80051f2:	4607      	mov	r7, r0
 80051f4:	e05d      	b.n	80052b2 <_strtod_r+0x242>
 80051f6:	9002      	str	r0, [sp, #8]
 80051f8:	4658      	mov	r0, fp
 80051fa:	f001 ff31 	bl	8007060 <_localeconv_r>
 80051fe:	6800      	ldr	r0, [r0, #0]
 8005200:	f7ff fef8 	bl	8004ff4 <strlen>
 8005204:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005206:	9902      	ldr	r1, [sp, #8]
 8005208:	181a      	adds	r2, r3, r0
 800520a:	9219      	str	r2, [sp, #100]	; 0x64
 800520c:	5c1b      	ldrb	r3, [r3, r0]
 800520e:	2d00      	cmp	r5, #0
 8005210:	d147      	bne.n	80052a2 <_strtod_r+0x232>
 8005212:	4628      	mov	r0, r5
 8005214:	2b30      	cmp	r3, #48	; 0x30
 8005216:	d105      	bne.n	8005224 <_strtod_r+0x1b4>
 8005218:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	9219      	str	r2, [sp, #100]	; 0x64
 800521e:	3001      	adds	r0, #1
 8005220:	785b      	ldrb	r3, [r3, #1]
 8005222:	e7f7      	b.n	8005214 <_strtod_r+0x1a4>
 8005224:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005228:	2a08      	cmp	r2, #8
 800522a:	d848      	bhi.n	80052be <_strtod_r+0x24e>
 800522c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800522e:	9002      	str	r0, [sp, #8]
 8005230:	2000      	movs	r0, #0
 8005232:	9205      	str	r2, [sp, #20]
 8005234:	4604      	mov	r4, r0
 8005236:	3b30      	subs	r3, #48	; 0x30
 8005238:	f100 0101 	add.w	r1, r0, #1
 800523c:	d02b      	beq.n	8005296 <_strtod_r+0x226>
 800523e:	9a02      	ldr	r2, [sp, #8]
 8005240:	440a      	add	r2, r1
 8005242:	9202      	str	r2, [sp, #8]
 8005244:	1907      	adds	r7, r0, r4
 8005246:	4621      	mov	r1, r4
 8005248:	42b9      	cmp	r1, r7
 800524a:	d013      	beq.n	8005274 <_strtod_r+0x204>
 800524c:	3101      	adds	r1, #1
 800524e:	f101 3eff 	add.w	lr, r1, #4294967295
 8005252:	f1be 0f08 	cmp.w	lr, #8
 8005256:	dc06      	bgt.n	8005266 <_strtod_r+0x1f6>
 8005258:	9a03      	ldr	r2, [sp, #12]
 800525a:	f04f 0e0a 	mov.w	lr, #10
 800525e:	fb0e f202 	mul.w	r2, lr, r2
 8005262:	9203      	str	r2, [sp, #12]
 8005264:	e7f0      	b.n	8005248 <_strtod_r+0x1d8>
 8005266:	2910      	cmp	r1, #16
 8005268:	bfdc      	itt	le
 800526a:	f04f 0e0a 	movle.w	lr, #10
 800526e:	fb0e f606 	mulle.w	r6, lr, r6
 8005272:	e7e9      	b.n	8005248 <_strtod_r+0x1d8>
 8005274:	4420      	add	r0, r4
 8005276:	2808      	cmp	r0, #8
 8005278:	f100 0401 	add.w	r4, r0, #1
 800527c:	dc05      	bgt.n	800528a <_strtod_r+0x21a>
 800527e:	9a03      	ldr	r2, [sp, #12]
 8005280:	210a      	movs	r1, #10
 8005282:	fb01 3302 	mla	r3, r1, r2, r3
 8005286:	9303      	str	r3, [sp, #12]
 8005288:	e004      	b.n	8005294 <_strtod_r+0x224>
 800528a:	2c10      	cmp	r4, #16
 800528c:	bfdc      	itt	le
 800528e:	210a      	movle	r1, #10
 8005290:	fb01 3606 	mlale	r6, r1, r6, r3
 8005294:	2100      	movs	r1, #0
 8005296:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005298:	1c58      	adds	r0, r3, #1
 800529a:	9019      	str	r0, [sp, #100]	; 0x64
 800529c:	785b      	ldrb	r3, [r3, #1]
 800529e:	4608      	mov	r0, r1
 80052a0:	e002      	b.n	80052a8 <_strtod_r+0x238>
 80052a2:	462c      	mov	r4, r5
 80052a4:	4608      	mov	r0, r1
 80052a6:	9102      	str	r1, [sp, #8]
 80052a8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80052ac:	2909      	cmp	r1, #9
 80052ae:	d9c2      	bls.n	8005236 <_strtod_r+0x1c6>
 80052b0:	2701      	movs	r7, #1
 80052b2:	2b65      	cmp	r3, #101	; 0x65
 80052b4:	d001      	beq.n	80052ba <_strtod_r+0x24a>
 80052b6:	2b45      	cmp	r3, #69	; 0x45
 80052b8:	d160      	bne.n	800537c <_strtod_r+0x30c>
 80052ba:	b974      	cbnz	r4, 80052da <_strtod_r+0x26a>
 80052bc:	e005      	b.n	80052ca <_strtod_r+0x25a>
 80052be:	2b65      	cmp	r3, #101	; 0x65
 80052c0:	f040 84c3 	bne.w	8005c4a <_strtod_r+0xbda>
 80052c4:	2300      	movs	r3, #0
 80052c6:	9302      	str	r3, [sp, #8]
 80052c8:	2701      	movs	r7, #1
 80052ca:	b928      	cbnz	r0, 80052d8 <_strtod_r+0x268>
 80052cc:	9b04      	ldr	r3, [sp, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 80a2 	beq.w	8005418 <_strtod_r+0x3a8>
 80052d4:	4604      	mov	r4, r0
 80052d6:	e000      	b.n	80052da <_strtod_r+0x26a>
 80052d8:	2400      	movs	r4, #0
 80052da:	f8dd a064 	ldr.w	sl, [sp, #100]	; 0x64
 80052de:	f10a 0301 	add.w	r3, sl, #1
 80052e2:	9319      	str	r3, [sp, #100]	; 0x64
 80052e4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80052e8:	2b2b      	cmp	r3, #43	; 0x2b
 80052ea:	d007      	beq.n	80052fc <_strtod_r+0x28c>
 80052ec:	2b2d      	cmp	r3, #45	; 0x2d
 80052ee:	d002      	beq.n	80052f6 <_strtod_r+0x286>
 80052f0:	f04f 0c00 	mov.w	ip, #0
 80052f4:	e009      	b.n	800530a <_strtod_r+0x29a>
 80052f6:	f04f 0c01 	mov.w	ip, #1
 80052fa:	e001      	b.n	8005300 <_strtod_r+0x290>
 80052fc:	f04f 0c00 	mov.w	ip, #0
 8005300:	f10a 0302 	add.w	r3, sl, #2
 8005304:	9319      	str	r3, [sp, #100]	; 0x64
 8005306:	f89a 3002 	ldrb.w	r3, [sl, #2]
 800530a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800530e:	2909      	cmp	r1, #9
 8005310:	d832      	bhi.n	8005378 <_strtod_r+0x308>
 8005312:	4619      	mov	r1, r3
 8005314:	2930      	cmp	r1, #48	; 0x30
 8005316:	d104      	bne.n	8005322 <_strtod_r+0x2b2>
 8005318:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800531a:	1c59      	adds	r1, r3, #1
 800531c:	9119      	str	r1, [sp, #100]	; 0x64
 800531e:	7859      	ldrb	r1, [r3, #1]
 8005320:	e7f8      	b.n	8005314 <_strtod_r+0x2a4>
 8005322:	f1a1 0e31 	sub.w	lr, r1, #49	; 0x31
 8005326:	f1be 0f08 	cmp.w	lr, #8
 800532a:	460b      	mov	r3, r1
 800532c:	d826      	bhi.n	800537c <_strtod_r+0x30c>
 800532e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005330:	9306      	str	r3, [sp, #24]
 8005332:	3930      	subs	r1, #48	; 0x30
 8005334:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005336:	f103 0e01 	add.w	lr, r3, #1
 800533a:	f8cd e064 	str.w	lr, [sp, #100]	; 0x64
 800533e:	785b      	ldrb	r3, [r3, #1]
 8005340:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8005344:	2a09      	cmp	r2, #9
 8005346:	d805      	bhi.n	8005354 <_strtod_r+0x2e4>
 8005348:	f04f 0e0a 	mov.w	lr, #10
 800534c:	fb0e 3101 	mla	r1, lr, r1, r3
 8005350:	3930      	subs	r1, #48	; 0x30
 8005352:	e7ef      	b.n	8005334 <_strtod_r+0x2c4>
 8005354:	9a06      	ldr	r2, [sp, #24]
 8005356:	ebc2 0e0e 	rsb	lr, r2, lr
 800535a:	f1be 0f08 	cmp.w	lr, #8
 800535e:	f644 6e1f 	movw	lr, #19999	; 0x4e1f
 8005362:	dc03      	bgt.n	800536c <_strtod_r+0x2fc>
 8005364:	4571      	cmp	r1, lr
 8005366:	bfa8      	it	ge
 8005368:	4671      	movge	r1, lr
 800536a:	e000      	b.n	800536e <_strtod_r+0x2fe>
 800536c:	4671      	mov	r1, lr
 800536e:	f1bc 0f00 	cmp.w	ip, #0
 8005372:	d004      	beq.n	800537e <_strtod_r+0x30e>
 8005374:	4249      	negs	r1, r1
 8005376:	e002      	b.n	800537e <_strtod_r+0x30e>
 8005378:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
 800537c:	2100      	movs	r1, #0
 800537e:	2c00      	cmp	r4, #0
 8005380:	d154      	bne.n	800542c <_strtod_r+0x3bc>
 8005382:	2800      	cmp	r0, #0
 8005384:	f040 8453 	bne.w	8005c2e <_strtod_r+0xbbe>
 8005388:	9a04      	ldr	r2, [sp, #16]
 800538a:	2a00      	cmp	r2, #0
 800538c:	f040 844f 	bne.w	8005c2e <_strtod_r+0xbbe>
 8005390:	2f00      	cmp	r7, #0
 8005392:	d141      	bne.n	8005418 <_strtod_r+0x3a8>
 8005394:	2b4e      	cmp	r3, #78	; 0x4e
 8005396:	d020      	beq.n	80053da <_strtod_r+0x36a>
 8005398:	dc02      	bgt.n	80053a0 <_strtod_r+0x330>
 800539a:	2b49      	cmp	r3, #73	; 0x49
 800539c:	d00a      	beq.n	80053b4 <_strtod_r+0x344>
 800539e:	e03b      	b.n	8005418 <_strtod_r+0x3a8>
 80053a0:	2b69      	cmp	r3, #105	; 0x69
 80053a2:	d007      	beq.n	80053b4 <_strtod_r+0x344>
 80053a4:	2b6e      	cmp	r3, #110	; 0x6e
 80053a6:	d018      	beq.n	80053da <_strtod_r+0x36a>
 80053a8:	e036      	b.n	8005418 <_strtod_r+0x3a8>
 80053aa:	bf00      	nop
 80053ac:	080084dc 	.word	0x080084dc
 80053b0:	7ff00000 	.word	0x7ff00000
 80053b4:	a819      	add	r0, sp, #100	; 0x64
 80053b6:	49a6      	ldr	r1, [pc, #664]	; (8005650 <_strtod_r+0x5e0>)
 80053b8:	f7ff fe24 	bl	8005004 <match>
 80053bc:	b360      	cbz	r0, 8005418 <_strtod_r+0x3a8>
 80053be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053c0:	49a4      	ldr	r1, [pc, #656]	; (8005654 <_strtod_r+0x5e4>)
 80053c2:	3b01      	subs	r3, #1
 80053c4:	a819      	add	r0, sp, #100	; 0x64
 80053c6:	9319      	str	r3, [sp, #100]	; 0x64
 80053c8:	f7ff fe1c 	bl	8005004 <match>
 80053cc:	b910      	cbnz	r0, 80053d4 <_strtod_r+0x364>
 80053ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053d0:	3301      	adds	r3, #1
 80053d2:	9319      	str	r3, [sp, #100]	; 0x64
 80053d4:	f8df 9294 	ldr.w	r9, [pc, #660]	; 800566c <_strtod_r+0x5fc>
 80053d8:	e01a      	b.n	8005410 <_strtod_r+0x3a0>
 80053da:	a819      	add	r0, sp, #100	; 0x64
 80053dc:	499e      	ldr	r1, [pc, #632]	; (8005658 <_strtod_r+0x5e8>)
 80053de:	f7ff fe11 	bl	8005004 <match>
 80053e2:	b1c8      	cbz	r0, 8005418 <_strtod_r+0x3a8>
 80053e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b28      	cmp	r3, #40	; 0x28
 80053ea:	d10f      	bne.n	800540c <_strtod_r+0x39c>
 80053ec:	a819      	add	r0, sp, #100	; 0x64
 80053ee:	499b      	ldr	r1, [pc, #620]	; (800565c <_strtod_r+0x5ec>)
 80053f0:	aa1c      	add	r2, sp, #112	; 0x70
 80053f2:	f001 fdab 	bl	8006f4c <__hexnan>
 80053f6:	2805      	cmp	r0, #5
 80053f8:	d108      	bne.n	800540c <_strtod_r+0x39c>
 80053fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80053fc:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8005400:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005404:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005408:	f000 bc11 	b.w	8005c2e <_strtod_r+0xbbe>
 800540c:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8005670 <_strtod_r+0x600>
 8005410:	f04f 0800 	mov.w	r8, #0
 8005414:	f000 bc0b 	b.w	8005c2e <_strtod_r+0xbbe>
 8005418:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800541a:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 8410 	beq.w	8005c44 <_strtod_r+0xbd4>
 8005424:	2300      	movs	r3, #0
 8005426:	9309      	str	r3, [sp, #36]	; 0x24
 8005428:	f000 bc03 	b.w	8005c32 <_strtod_r+0xbc2>
 800542c:	9b02      	ldr	r3, [sp, #8]
 800542e:	9803      	ldr	r0, [sp, #12]
 8005430:	1acb      	subs	r3, r1, r3
 8005432:	2d00      	cmp	r5, #0
 8005434:	bf14      	ite	ne
 8005436:	46aa      	movne	sl, r5
 8005438:	46a2      	moveq	sl, r4
 800543a:	2c10      	cmp	r4, #16
 800543c:	4625      	mov	r5, r4
 800543e:	9304      	str	r3, [sp, #16]
 8005440:	bfa8      	it	ge
 8005442:	2510      	movge	r5, #16
 8005444:	f7fe fb72 	bl	8003b2c <__aeabi_ui2d>
 8005448:	2d09      	cmp	r5, #9
 800544a:	4680      	mov	r8, r0
 800544c:	4689      	mov	r9, r1
 800544e:	dd13      	ble.n	8005478 <_strtod_r+0x408>
 8005450:	4b83      	ldr	r3, [pc, #524]	; (8005660 <_strtod_r+0x5f0>)
 8005452:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005456:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800545a:	f7fe fbdd 	bl	8003c18 <__aeabi_dmul>
 800545e:	4680      	mov	r8, r0
 8005460:	4630      	mov	r0, r6
 8005462:	4689      	mov	r9, r1
 8005464:	f7fe fb62 	bl	8003b2c <__aeabi_ui2d>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	4640      	mov	r0, r8
 800546e:	4649      	mov	r1, r9
 8005470:	f7fe fa20 	bl	80038b4 <__adddf3>
 8005474:	4680      	mov	r8, r0
 8005476:	4689      	mov	r9, r1
 8005478:	2c0f      	cmp	r4, #15
 800547a:	dc37      	bgt.n	80054ec <_strtod_r+0x47c>
 800547c:	9b04      	ldr	r3, [sp, #16]
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 83d5 	beq.w	8005c2e <_strtod_r+0xbbe>
 8005484:	dd24      	ble.n	80054d0 <_strtod_r+0x460>
 8005486:	2b16      	cmp	r3, #22
 8005488:	dc07      	bgt.n	800549a <_strtod_r+0x42a>
 800548a:	4a75      	ldr	r2, [pc, #468]	; (8005660 <_strtod_r+0x5f0>)
 800548c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8005490:	e9d2 0100 	ldrd	r0, r1, [r2]
 8005494:	464b      	mov	r3, r9
 8005496:	4642      	mov	r2, r8
 8005498:	e015      	b.n	80054c6 <_strtod_r+0x456>
 800549a:	9a04      	ldr	r2, [sp, #16]
 800549c:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80054a0:	429a      	cmp	r2, r3
 80054a2:	dc23      	bgt.n	80054ec <_strtod_r+0x47c>
 80054a4:	4d6e      	ldr	r5, [pc, #440]	; (8005660 <_strtod_r+0x5f0>)
 80054a6:	f1c4 040f 	rsb	r4, r4, #15
 80054aa:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 80054ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80054b2:	4642      	mov	r2, r8
 80054b4:	464b      	mov	r3, r9
 80054b6:	f7fe fbaf 	bl	8003c18 <__aeabi_dmul>
 80054ba:	9b04      	ldr	r3, [sp, #16]
 80054bc:	1b1c      	subs	r4, r3, r4
 80054be:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80054c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054c6:	f7fe fba7 	bl	8003c18 <__aeabi_dmul>
 80054ca:	4680      	mov	r8, r0
 80054cc:	4689      	mov	r9, r1
 80054ce:	e3ae      	b.n	8005c2e <_strtod_r+0xbbe>
 80054d0:	9b04      	ldr	r3, [sp, #16]
 80054d2:	f113 0f16 	cmn.w	r3, #22
 80054d6:	db09      	blt.n	80054ec <_strtod_r+0x47c>
 80054d8:	4a61      	ldr	r2, [pc, #388]	; (8005660 <_strtod_r+0x5f0>)
 80054da:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80054de:	4640      	mov	r0, r8
 80054e0:	4649      	mov	r1, r9
 80054e2:	e9d2 2300 	ldrd	r2, r3, [r2]
 80054e6:	f7fe fcc1 	bl	8003e6c <__aeabi_ddiv>
 80054ea:	e7ee      	b.n	80054ca <_strtod_r+0x45a>
 80054ec:	9b04      	ldr	r3, [sp, #16]
 80054ee:	1b65      	subs	r5, r4, r5
 80054f0:	441d      	add	r5, r3
 80054f2:	2d00      	cmp	r5, #0
 80054f4:	dd54      	ble.n	80055a0 <_strtod_r+0x530>
 80054f6:	f015 020f 	ands.w	r2, r5, #15
 80054fa:	d00a      	beq.n	8005512 <_strtod_r+0x4a2>
 80054fc:	4b58      	ldr	r3, [pc, #352]	; (8005660 <_strtod_r+0x5f0>)
 80054fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005502:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005506:	4642      	mov	r2, r8
 8005508:	464b      	mov	r3, r9
 800550a:	f7fe fb85 	bl	8003c18 <__aeabi_dmul>
 800550e:	4680      	mov	r8, r0
 8005510:	4689      	mov	r9, r1
 8005512:	f035 050f 	bics.w	r5, r5, #15
 8005516:	f000 80b1 	beq.w	800567c <_strtod_r+0x60c>
 800551a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800551e:	dd0b      	ble.n	8005538 <_strtod_r+0x4c8>
 8005520:	2400      	movs	r4, #0
 8005522:	46a2      	mov	sl, r4
 8005524:	9405      	str	r4, [sp, #20]
 8005526:	9403      	str	r4, [sp, #12]
 8005528:	2322      	movs	r3, #34	; 0x22
 800552a:	f8cb 3000 	str.w	r3, [fp]
 800552e:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800566c <_strtod_r+0x5fc>
 8005532:	f04f 0800 	mov.w	r8, #0
 8005536:	e180      	b.n	800583a <_strtod_r+0x7ca>
 8005538:	4649      	mov	r1, r9
 800553a:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8005674 <_strtod_r+0x604>
 800553e:	112d      	asrs	r5, r5, #4
 8005540:	4640      	mov	r0, r8
 8005542:	2700      	movs	r7, #0
 8005544:	464e      	mov	r6, r9
 8005546:	2d01      	cmp	r5, #1
 8005548:	dd0a      	ble.n	8005560 <_strtod_r+0x4f0>
 800554a:	07ea      	lsls	r2, r5, #31
 800554c:	d503      	bpl.n	8005556 <_strtod_r+0x4e6>
 800554e:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005552:	f7fe fb61 	bl	8003c18 <__aeabi_dmul>
 8005556:	3701      	adds	r7, #1
 8005558:	106d      	asrs	r5, r5, #1
 800555a:	f109 0908 	add.w	r9, r9, #8
 800555e:	e7f2      	b.n	8005546 <_strtod_r+0x4d6>
 8005560:	4680      	mov	r8, r0
 8005562:	f1a1 7954 	sub.w	r9, r1, #55574528	; 0x3500000
 8005566:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
 800556a:	4642      	mov	r2, r8
 800556c:	464b      	mov	r3, r9
 800556e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8005572:	f7fe fb51 	bl	8003c18 <__aeabi_dmul>
 8005576:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800557a:	4689      	mov	r9, r1
 800557c:	460a      	mov	r2, r1
 800557e:	0d1b      	lsrs	r3, r3, #20
 8005580:	4938      	ldr	r1, [pc, #224]	; (8005664 <_strtod_r+0x5f4>)
 8005582:	051b      	lsls	r3, r3, #20
 8005584:	428b      	cmp	r3, r1
 8005586:	4680      	mov	r8, r0
 8005588:	d8ca      	bhi.n	8005520 <_strtod_r+0x4b0>
 800558a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800558e:	428b      	cmp	r3, r1
 8005590:	bf86      	itte	hi
 8005592:	f8df 90e4 	ldrhi.w	r9, [pc, #228]	; 8005678 <_strtod_r+0x608>
 8005596:	f04f 38ff 	movhi.w	r8, #4294967295
 800559a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800559e:	e06d      	b.n	800567c <_strtod_r+0x60c>
 80055a0:	d06c      	beq.n	800567c <_strtod_r+0x60c>
 80055a2:	426d      	negs	r5, r5
 80055a4:	f015 020f 	ands.w	r2, r5, #15
 80055a8:	d00a      	beq.n	80055c0 <_strtod_r+0x550>
 80055aa:	4b2d      	ldr	r3, [pc, #180]	; (8005660 <_strtod_r+0x5f0>)
 80055ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055b0:	4640      	mov	r0, r8
 80055b2:	4649      	mov	r1, r9
 80055b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b8:	f7fe fc58 	bl	8003e6c <__aeabi_ddiv>
 80055bc:	4680      	mov	r8, r0
 80055be:	4689      	mov	r9, r1
 80055c0:	112d      	asrs	r5, r5, #4
 80055c2:	d05b      	beq.n	800567c <_strtod_r+0x60c>
 80055c4:	2d1f      	cmp	r5, #31
 80055c6:	dd04      	ble.n	80055d2 <_strtod_r+0x562>
 80055c8:	2400      	movs	r4, #0
 80055ca:	46a2      	mov	sl, r4
 80055cc:	9405      	str	r4, [sp, #20]
 80055ce:	9403      	str	r4, [sp, #12]
 80055d0:	e12c      	b.n	800582c <_strtod_r+0x7bc>
 80055d2:	f015 0f10 	tst.w	r5, #16
 80055d6:	bf0c      	ite	eq
 80055d8:	2300      	moveq	r3, #0
 80055da:	236a      	movne	r3, #106	; 0x6a
 80055dc:	4e22      	ldr	r6, [pc, #136]	; (8005668 <_strtod_r+0x5f8>)
 80055de:	9302      	str	r3, [sp, #8]
 80055e0:	4640      	mov	r0, r8
 80055e2:	4649      	mov	r1, r9
 80055e4:	2d00      	cmp	r5, #0
 80055e6:	dd08      	ble.n	80055fa <_strtod_r+0x58a>
 80055e8:	07eb      	lsls	r3, r5, #31
 80055ea:	d503      	bpl.n	80055f4 <_strtod_r+0x584>
 80055ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055f0:	f7fe fb12 	bl	8003c18 <__aeabi_dmul>
 80055f4:	106d      	asrs	r5, r5, #1
 80055f6:	3608      	adds	r6, #8
 80055f8:	e7f4      	b.n	80055e4 <_strtod_r+0x574>
 80055fa:	9b02      	ldr	r3, [sp, #8]
 80055fc:	4680      	mov	r8, r0
 80055fe:	4689      	mov	r9, r1
 8005600:	b1eb      	cbz	r3, 800563e <_strtod_r+0x5ce>
 8005602:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005606:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800560a:	2b00      	cmp	r3, #0
 800560c:	460a      	mov	r2, r1
 800560e:	dd16      	ble.n	800563e <_strtod_r+0x5ce>
 8005610:	2b1f      	cmp	r3, #31
 8005612:	dd0e      	ble.n	8005632 <_strtod_r+0x5c2>
 8005614:	2b34      	cmp	r3, #52	; 0x34
 8005616:	bfde      	ittt	le
 8005618:	3b20      	suble	r3, #32
 800561a:	f04f 31ff 	movle.w	r1, #4294967295
 800561e:	fa01 f303 	lslle.w	r3, r1, r3
 8005622:	f04f 0800 	mov.w	r8, #0
 8005626:	bfcc      	ite	gt
 8005628:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800562c:	ea03 0902 	andle.w	r9, r3, r2
 8005630:	e005      	b.n	800563e <_strtod_r+0x5ce>
 8005632:	f04f 32ff 	mov.w	r2, #4294967295
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	ea03 0800 	and.w	r8, r3, r0
 800563e:	4640      	mov	r0, r8
 8005640:	4649      	mov	r1, r9
 8005642:	2200      	movs	r2, #0
 8005644:	2300      	movs	r3, #0
 8005646:	f7fe fd4f 	bl	80040e8 <__aeabi_dcmpeq>
 800564a:	2800      	cmp	r0, #0
 800564c:	d1bc      	bne.n	80055c8 <_strtod_r+0x558>
 800564e:	e017      	b.n	8005680 <_strtod_r+0x610>
 8005650:	080084a7 	.word	0x080084a7
 8005654:	08008630 	.word	0x08008630
 8005658:	080084af 	.word	0x080084af
 800565c:	08008518 	.word	0x08008518
 8005660:	08008648 	.word	0x08008648
 8005664:	7ca00000 	.word	0x7ca00000
 8005668:	080084f0 	.word	0x080084f0
 800566c:	7ff00000 	.word	0x7ff00000
 8005670:	fff80000 	.word	0xfff80000
 8005674:	08008710 	.word	0x08008710
 8005678:	7fefffff 	.word	0x7fefffff
 800567c:	2300      	movs	r3, #0
 800567e:	9302      	str	r3, [sp, #8]
 8005680:	9b03      	ldr	r3, [sp, #12]
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	4658      	mov	r0, fp
 8005686:	9905      	ldr	r1, [sp, #20]
 8005688:	4652      	mov	r2, sl
 800568a:	4623      	mov	r3, r4
 800568c:	f001 fd8d 	bl	80071aa <__s2b>
 8005690:	9005      	str	r0, [sp, #20]
 8005692:	2800      	cmp	r0, #0
 8005694:	f43f af44 	beq.w	8005520 <_strtod_r+0x4b0>
 8005698:	9a04      	ldr	r2, [sp, #16]
 800569a:	9b04      	ldr	r3, [sp, #16]
 800569c:	2a00      	cmp	r2, #0
 800569e:	f1c3 0300 	rsb	r3, r3, #0
 80056a2:	f04f 0400 	mov.w	r4, #0
 80056a6:	bfa8      	it	ge
 80056a8:	2300      	movge	r3, #0
 80056aa:	9312      	str	r3, [sp, #72]	; 0x48
 80056ac:	46a2      	mov	sl, r4
 80056ae:	9b05      	ldr	r3, [sp, #20]
 80056b0:	4658      	mov	r0, fp
 80056b2:	6859      	ldr	r1, [r3, #4]
 80056b4:	f001 fcef 	bl	8007096 <_Balloc>
 80056b8:	9003      	str	r0, [sp, #12]
 80056ba:	2800      	cmp	r0, #0
 80056bc:	f43f af34 	beq.w	8005528 <_strtod_r+0x4b8>
 80056c0:	9b05      	ldr	r3, [sp, #20]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	9b05      	ldr	r3, [sp, #20]
 80056c6:	3202      	adds	r2, #2
 80056c8:	f103 010c 	add.w	r1, r3, #12
 80056cc:	0092      	lsls	r2, r2, #2
 80056ce:	300c      	adds	r0, #12
 80056d0:	f7fe fde0 	bl	8004294 <memcpy>
 80056d4:	ab1b      	add	r3, sp, #108	; 0x6c
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	ab1c      	add	r3, sp, #112	; 0x70
 80056da:	9301      	str	r3, [sp, #4]
 80056dc:	4658      	mov	r0, fp
 80056de:	4642      	mov	r2, r8
 80056e0:	464b      	mov	r3, r9
 80056e2:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80056e6:	f002 f816 	bl	8007716 <__d2b>
 80056ea:	901a      	str	r0, [sp, #104]	; 0x68
 80056ec:	2800      	cmp	r0, #0
 80056ee:	f43f af1b 	beq.w	8005528 <_strtod_r+0x4b8>
 80056f2:	4658      	mov	r0, fp
 80056f4:	2101      	movs	r1, #1
 80056f6:	f001 fde5 	bl	80072c4 <__i2b>
 80056fa:	4682      	mov	sl, r0
 80056fc:	2800      	cmp	r0, #0
 80056fe:	f43f af13 	beq.w	8005528 <_strtod_r+0x4b8>
 8005702:	9b04      	ldr	r3, [sp, #16]
 8005704:	9902      	ldr	r1, [sp, #8]
 8005706:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8005708:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800570c:	9308      	str	r3, [sp, #32]
 800570e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005710:	2b00      	cmp	r3, #0
 8005712:	bfad      	iteet	ge
 8005714:	9a12      	ldrge	r2, [sp, #72]	; 0x48
 8005716:	9a08      	ldrlt	r2, [sp, #32]
 8005718:	9e12      	ldrlt	r6, [sp, #72]	; 0x48
 800571a:	18d6      	addge	r6, r2, r3
 800571c:	bfb8      	it	lt
 800571e:	1ad2      	sublt	r2, r2, r3
 8005720:	eba3 0301 	sub.w	r3, r3, r1
 8005724:	442b      	add	r3, r5
 8005726:	f46f 717f 	mvn.w	r1, #1020	; 0x3fc
 800572a:	bfa8      	it	ge
 800572c:	9a08      	ldrge	r2, [sp, #32]
 800572e:	428b      	cmp	r3, r1
 8005730:	f1c5 0536 	rsb	r5, r5, #54	; 0x36
 8005734:	f280 8086 	bge.w	8005844 <_strtod_r+0x7d4>
 8005738:	1ac9      	subs	r1, r1, r3
 800573a:	291f      	cmp	r1, #31
 800573c:	eba5 0501 	sub.w	r5, r5, r1
 8005740:	bfc8      	it	gt
 8005742:	49b3      	ldrgt	r1, [pc, #716]	; (8005a10 <_strtod_r+0x9a0>)
 8005744:	f04f 0001 	mov.w	r0, #1
 8005748:	bfd5      	itete	le
 800574a:	fa00 f301 	lslle.w	r3, r0, r1
 800574e:	1ac9      	subgt	r1, r1, r3
 8005750:	9313      	strle	r3, [sp, #76]	; 0x4c
 8005752:	fa00 f301 	lslgt.w	r3, r0, r1
 8005756:	bfd9      	ittee	le
 8005758:	2300      	movle	r3, #0
 800575a:	9306      	strle	r3, [sp, #24]
 800575c:	9306      	strgt	r3, [sp, #24]
 800575e:	9013      	strgt	r0, [sp, #76]	; 0x4c
 8005760:	1977      	adds	r7, r6, r5
 8005762:	9b02      	ldr	r3, [sp, #8]
 8005764:	42b7      	cmp	r7, r6
 8005766:	4415      	add	r5, r2
 8005768:	441d      	add	r5, r3
 800576a:	463b      	mov	r3, r7
 800576c:	bfa8      	it	ge
 800576e:	4633      	movge	r3, r6
 8005770:	42ab      	cmp	r3, r5
 8005772:	bfa8      	it	ge
 8005774:	462b      	movge	r3, r5
 8005776:	2b00      	cmp	r3, #0
 8005778:	bfc2      	ittt	gt
 800577a:	1aff      	subgt	r7, r7, r3
 800577c:	1aed      	subgt	r5, r5, r3
 800577e:	1af6      	subgt	r6, r6, r3
 8005780:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005782:	2b00      	cmp	r3, #0
 8005784:	d163      	bne.n	800584e <_strtod_r+0x7de>
 8005786:	2f00      	cmp	r7, #0
 8005788:	dc7a      	bgt.n	8005880 <_strtod_r+0x810>
 800578a:	9b08      	ldr	r3, [sp, #32]
 800578c:	2b00      	cmp	r3, #0
 800578e:	f040 8081 	bne.w	8005894 <_strtod_r+0x824>
 8005792:	2d00      	cmp	r5, #0
 8005794:	f300 8088 	bgt.w	80058a8 <_strtod_r+0x838>
 8005798:	2e00      	cmp	r6, #0
 800579a:	f300 808f 	bgt.w	80058bc <_strtod_r+0x84c>
 800579e:	4658      	mov	r0, fp
 80057a0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80057a2:	9a03      	ldr	r2, [sp, #12]
 80057a4:	f001 fee5 	bl	8007572 <__mdiff>
 80057a8:	4604      	mov	r4, r0
 80057aa:	2800      	cmp	r0, #0
 80057ac:	f43f aebc 	beq.w	8005528 <_strtod_r+0x4b8>
 80057b0:	68c3      	ldr	r3, [r0, #12]
 80057b2:	9308      	str	r3, [sp, #32]
 80057b4:	2300      	movs	r3, #0
 80057b6:	60c3      	str	r3, [r0, #12]
 80057b8:	4651      	mov	r1, sl
 80057ba:	f001 febe 	bl	800753a <__mcmp>
 80057be:	2800      	cmp	r0, #0
 80057c0:	f280 808a 	bge.w	80058d8 <_strtod_r+0x868>
 80057c4:	9b08      	ldr	r3, [sp, #32]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f040 820a 	bne.w	8005be0 <_strtod_r+0xb70>
 80057cc:	f1b8 0f00 	cmp.w	r8, #0
 80057d0:	f040 8206 	bne.w	8005be0 <_strtod_r+0xb70>
 80057d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f040 8201 	bne.w	8005be0 <_strtod_r+0xb70>
 80057de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80057e2:	0d1b      	lsrs	r3, r3, #20
 80057e4:	051b      	lsls	r3, r3, #20
 80057e6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80057ea:	f240 81f9 	bls.w	8005be0 <_strtod_r+0xb70>
 80057ee:	6963      	ldr	r3, [r4, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d06d      	beq.n	80058d0 <_strtod_r+0x860>
 80057f4:	4621      	mov	r1, r4
 80057f6:	2201      	movs	r2, #1
 80057f8:	4658      	mov	r0, fp
 80057fa:	f001 fe4b 	bl	8007494 <__lshift>
 80057fe:	4651      	mov	r1, sl
 8005800:	4604      	mov	r4, r0
 8005802:	f001 fe9a 	bl	800753a <__mcmp>
 8005806:	2800      	cmp	r0, #0
 8005808:	f340 81ea 	ble.w	8005be0 <_strtod_r+0xb70>
 800580c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005810:	9a02      	ldr	r2, [sp, #8]
 8005812:	0d1b      	lsrs	r3, r3, #20
 8005814:	051b      	lsls	r3, r3, #20
 8005816:	2a00      	cmp	r2, #0
 8005818:	f000 808d 	beq.w	8005936 <_strtod_r+0x8c6>
 800581c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005820:	f300 8089 	bgt.w	8005936 <_strtod_r+0x8c6>
 8005824:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8005828:	f300 81dc 	bgt.w	8005be4 <_strtod_r+0xb74>
 800582c:	2322      	movs	r3, #34	; 0x22
 800582e:	f04f 0800 	mov.w	r8, #0
 8005832:	f04f 0900 	mov.w	r9, #0
 8005836:	f8cb 3000 	str.w	r3, [fp]
 800583a:	9b05      	ldr	r3, [sp, #20]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f040 81e2 	bne.w	8005c06 <_strtod_r+0xb96>
 8005842:	e1f4      	b.n	8005c2e <_strtod_r+0xbbe>
 8005844:	2300      	movs	r3, #0
 8005846:	9306      	str	r3, [sp, #24]
 8005848:	2301      	movs	r3, #1
 800584a:	9313      	str	r3, [sp, #76]	; 0x4c
 800584c:	e788      	b.n	8005760 <_strtod_r+0x6f0>
 800584e:	4651      	mov	r1, sl
 8005850:	4658      	mov	r0, fp
 8005852:	461a      	mov	r2, r3
 8005854:	f001 fdd0 	bl	80073f8 <__pow5mult>
 8005858:	4682      	mov	sl, r0
 800585a:	2800      	cmp	r0, #0
 800585c:	f43f ae64 	beq.w	8005528 <_strtod_r+0x4b8>
 8005860:	4658      	mov	r0, fp
 8005862:	4651      	mov	r1, sl
 8005864:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005866:	f001 fd36 	bl	80072d6 <__multiply>
 800586a:	9017      	str	r0, [sp, #92]	; 0x5c
 800586c:	2800      	cmp	r0, #0
 800586e:	f43f ae5b 	beq.w	8005528 <_strtod_r+0x4b8>
 8005872:	4658      	mov	r0, fp
 8005874:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005876:	f001 fc43 	bl	8007100 <_Bfree>
 800587a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800587c:	931a      	str	r3, [sp, #104]	; 0x68
 800587e:	e782      	b.n	8005786 <_strtod_r+0x716>
 8005880:	4658      	mov	r0, fp
 8005882:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005884:	463a      	mov	r2, r7
 8005886:	f001 fe05 	bl	8007494 <__lshift>
 800588a:	901a      	str	r0, [sp, #104]	; 0x68
 800588c:	2800      	cmp	r0, #0
 800588e:	f47f af7c 	bne.w	800578a <_strtod_r+0x71a>
 8005892:	e649      	b.n	8005528 <_strtod_r+0x4b8>
 8005894:	4658      	mov	r0, fp
 8005896:	9903      	ldr	r1, [sp, #12]
 8005898:	9a08      	ldr	r2, [sp, #32]
 800589a:	f001 fdad 	bl	80073f8 <__pow5mult>
 800589e:	9003      	str	r0, [sp, #12]
 80058a0:	2800      	cmp	r0, #0
 80058a2:	f47f af76 	bne.w	8005792 <_strtod_r+0x722>
 80058a6:	e63f      	b.n	8005528 <_strtod_r+0x4b8>
 80058a8:	4658      	mov	r0, fp
 80058aa:	9903      	ldr	r1, [sp, #12]
 80058ac:	462a      	mov	r2, r5
 80058ae:	f001 fdf1 	bl	8007494 <__lshift>
 80058b2:	9003      	str	r0, [sp, #12]
 80058b4:	2800      	cmp	r0, #0
 80058b6:	f47f af6f 	bne.w	8005798 <_strtod_r+0x728>
 80058ba:	e635      	b.n	8005528 <_strtod_r+0x4b8>
 80058bc:	4651      	mov	r1, sl
 80058be:	4658      	mov	r0, fp
 80058c0:	4632      	mov	r2, r6
 80058c2:	f001 fde7 	bl	8007494 <__lshift>
 80058c6:	4682      	mov	sl, r0
 80058c8:	2800      	cmp	r0, #0
 80058ca:	f47f af68 	bne.w	800579e <_strtod_r+0x72e>
 80058ce:	e62b      	b.n	8005528 <_strtod_r+0x4b8>
 80058d0:	6923      	ldr	r3, [r4, #16]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	dc8e      	bgt.n	80057f4 <_strtod_r+0x784>
 80058d6:	e183      	b.n	8005be0 <_strtod_r+0xb70>
 80058d8:	d162      	bne.n	80059a0 <_strtod_r+0x930>
 80058da:	9a08      	ldr	r2, [sp, #32]
 80058dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80058e0:	b322      	cbz	r2, 800592c <_strtod_r+0x8bc>
 80058e2:	494c      	ldr	r1, [pc, #304]	; (8005a14 <_strtod_r+0x9a4>)
 80058e4:	428b      	cmp	r3, r1
 80058e6:	464a      	mov	r2, r9
 80058e8:	d12e      	bne.n	8005948 <_strtod_r+0x8d8>
 80058ea:	9b02      	ldr	r3, [sp, #8]
 80058ec:	4641      	mov	r1, r8
 80058ee:	b163      	cbz	r3, 800590a <_strtod_r+0x89a>
 80058f0:	4b49      	ldr	r3, [pc, #292]	; (8005a18 <_strtod_r+0x9a8>)
 80058f2:	4013      	ands	r3, r2
 80058f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80058f8:	d807      	bhi.n	800590a <_strtod_r+0x89a>
 80058fa:	0d1b      	lsrs	r3, r3, #20
 80058fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005900:	f04f 30ff 	mov.w	r0, #4294967295
 8005904:	fa00 f303 	lsl.w	r3, r0, r3
 8005908:	e001      	b.n	800590e <_strtod_r+0x89e>
 800590a:	f04f 33ff 	mov.w	r3, #4294967295
 800590e:	4299      	cmp	r1, r3
 8005910:	d11a      	bne.n	8005948 <_strtod_r+0x8d8>
 8005912:	4b42      	ldr	r3, [pc, #264]	; (8005a1c <_strtod_r+0x9ac>)
 8005914:	429a      	cmp	r2, r3
 8005916:	d102      	bne.n	800591e <_strtod_r+0x8ae>
 8005918:	3101      	adds	r1, #1
 800591a:	f43f ae05 	beq.w	8005528 <_strtod_r+0x4b8>
 800591e:	4b3e      	ldr	r3, [pc, #248]	; (8005a18 <_strtod_r+0x9a8>)
 8005920:	4013      	ands	r3, r2
 8005922:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005926:	f04f 0800 	mov.w	r8, #0
 800592a:	e159      	b.n	8005be0 <_strtod_r+0xb70>
 800592c:	b963      	cbnz	r3, 8005948 <_strtod_r+0x8d8>
 800592e:	f1b8 0f00 	cmp.w	r8, #0
 8005932:	d109      	bne.n	8005948 <_strtod_r+0x8d8>
 8005934:	e76a      	b.n	800580c <_strtod_r+0x79c>
 8005936:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800593a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800593e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005942:	f04f 38ff 	mov.w	r8, #4294967295
 8005946:	e14b      	b.n	8005be0 <_strtod_r+0xb70>
 8005948:	9b06      	ldr	r3, [sp, #24]
 800594a:	b113      	cbz	r3, 8005952 <_strtod_r+0x8e2>
 800594c:	ea13 0f09 	tst.w	r3, r9
 8005950:	e002      	b.n	8005958 <_strtod_r+0x8e8>
 8005952:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005954:	ea13 0f08 	tst.w	r3, r8
 8005958:	f000 8142 	beq.w	8005be0 <_strtod_r+0xb70>
 800595c:	9b08      	ldr	r3, [sp, #32]
 800595e:	9a02      	ldr	r2, [sp, #8]
 8005960:	4640      	mov	r0, r8
 8005962:	4649      	mov	r1, r9
 8005964:	b153      	cbz	r3, 800597c <_strtod_r+0x90c>
 8005966:	f7ff fb60 	bl	800502a <sulp>
 800596a:	4602      	mov	r2, r0
 800596c:	460b      	mov	r3, r1
 800596e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005972:	f7fd ff9f 	bl	80038b4 <__adddf3>
 8005976:	4680      	mov	r8, r0
 8005978:	4689      	mov	r9, r1
 800597a:	e131      	b.n	8005be0 <_strtod_r+0xb70>
 800597c:	f7ff fb55 	bl	800502a <sulp>
 8005980:	4602      	mov	r2, r0
 8005982:	460b      	mov	r3, r1
 8005984:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005988:	f7fd ff92 	bl	80038b0 <__aeabi_dsub>
 800598c:	2200      	movs	r2, #0
 800598e:	2300      	movs	r3, #0
 8005990:	4680      	mov	r8, r0
 8005992:	4689      	mov	r9, r1
 8005994:	f7fe fba8 	bl	80040e8 <__aeabi_dcmpeq>
 8005998:	2800      	cmp	r0, #0
 800599a:	f47f af47 	bne.w	800582c <_strtod_r+0x7bc>
 800599e:	e11f      	b.n	8005be0 <_strtod_r+0xb70>
 80059a0:	4620      	mov	r0, r4
 80059a2:	4651      	mov	r1, sl
 80059a4:	f001 ff09 	bl	80077ba <__ratio>
 80059a8:	2200      	movs	r2, #0
 80059aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80059ae:	4606      	mov	r6, r0
 80059b0:	460f      	mov	r7, r1
 80059b2:	f7fe fbad 	bl	8004110 <__aeabi_dcmple>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	d041      	beq.n	8005a3e <_strtod_r+0x9ce>
 80059ba:	9b08      	ldr	r3, [sp, #32]
 80059bc:	b113      	cbz	r3, 80059c4 <_strtod_r+0x954>
 80059be:	2200      	movs	r2, #0
 80059c0:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <_strtod_r+0x9b0>)
 80059c2:	e00f      	b.n	80059e4 <_strtod_r+0x974>
 80059c4:	f1b8 0f00 	cmp.w	r8, #0
 80059c8:	d103      	bne.n	80059d2 <_strtod_r+0x962>
 80059ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059ce:	b93b      	cbnz	r3, 80059e0 <_strtod_r+0x970>
 80059d0:	e00d      	b.n	80059ee <_strtod_r+0x97e>
 80059d2:	f1b8 0f01 	cmp.w	r8, #1
 80059d6:	d103      	bne.n	80059e0 <_strtod_r+0x970>
 80059d8:	f1b9 0f00 	cmp.w	r9, #0
 80059dc:	f43f af26 	beq.w	800582c <_strtod_r+0x7bc>
 80059e0:	4b10      	ldr	r3, [pc, #64]	; (8005a24 <_strtod_r+0x9b4>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80059e8:	2600      	movs	r6, #0
 80059ea:	4f0d      	ldr	r7, [pc, #52]	; (8005a20 <_strtod_r+0x9b0>)
 80059ec:	e03c      	b.n	8005a68 <_strtod_r+0x9f8>
 80059ee:	4630      	mov	r0, r6
 80059f0:	4639      	mov	r1, r7
 80059f2:	2200      	movs	r2, #0
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <_strtod_r+0x9b0>)
 80059f6:	f7fe fb81 	bl	80040fc <__aeabi_dcmplt>
 80059fa:	b9b8      	cbnz	r0, 8005a2c <_strtod_r+0x9bc>
 80059fc:	4630      	mov	r0, r6
 80059fe:	4639      	mov	r1, r7
 8005a00:	2200      	movs	r2, #0
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <_strtod_r+0x9b8>)
 8005a04:	f7fe f908 	bl	8003c18 <__aeabi_dmul>
 8005a08:	4606      	mov	r6, r0
 8005a0a:	460f      	mov	r7, r1
 8005a0c:	e010      	b.n	8005a30 <_strtod_r+0x9c0>
 8005a0e:	bf00      	nop
 8005a10:	fffffbe3 	.word	0xfffffbe3
 8005a14:	000fffff 	.word	0x000fffff
 8005a18:	7ff00000 	.word	0x7ff00000
 8005a1c:	7fefffff 	.word	0x7fefffff
 8005a20:	3ff00000 	.word	0x3ff00000
 8005a24:	bff00000 	.word	0xbff00000
 8005a28:	3fe00000 	.word	0x3fe00000
 8005a2c:	4f94      	ldr	r7, [pc, #592]	; (8005c80 <_strtod_r+0xc10>)
 8005a2e:	2600      	movs	r6, #0
 8005a30:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8005a34:	9614      	str	r6, [sp, #80]	; 0x50
 8005a36:	9315      	str	r3, [sp, #84]	; 0x54
 8005a38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005a3c:	e012      	b.n	8005a64 <_strtod_r+0x9f4>
 8005a3e:	4630      	mov	r0, r6
 8005a40:	4639      	mov	r1, r7
 8005a42:	4b8f      	ldr	r3, [pc, #572]	; (8005c80 <_strtod_r+0xc10>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	f7fe f8e7 	bl	8003c18 <__aeabi_dmul>
 8005a4a:	9b08      	ldr	r3, [sp, #32]
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	460f      	mov	r7, r1
 8005a50:	b923      	cbnz	r3, 8005a5c <_strtod_r+0x9ec>
 8005a52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a56:	900e      	str	r0, [sp, #56]	; 0x38
 8005a58:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a5a:	e001      	b.n	8005a60 <_strtod_r+0x9f0>
 8005a5c:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
 8005a60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005a64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005a68:	f029 4500 	bic.w	r5, r9, #2147483648	; 0x80000000
 8005a6c:	0d2d      	lsrs	r5, r5, #20
 8005a6e:	4b85      	ldr	r3, [pc, #532]	; (8005c84 <_strtod_r+0xc14>)
 8005a70:	052d      	lsls	r5, r5, #20
 8005a72:	429d      	cmp	r5, r3
 8005a74:	d12d      	bne.n	8005ad2 <_strtod_r+0xa62>
 8005a76:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005a7a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005a7e:	4640      	mov	r0, r8
 8005a80:	4649      	mov	r1, r9
 8005a82:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8005a86:	f001 fdd3 	bl	8007630 <__ulp>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a92:	f7fe f8c1 	bl	8003c18 <__aeabi_dmul>
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	f7fd ff09 	bl	80038b4 <__adddf3>
 8005aa2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005aa6:	0d1b      	lsrs	r3, r3, #20
 8005aa8:	4a77      	ldr	r2, [pc, #476]	; (8005c88 <_strtod_r+0xc18>)
 8005aaa:	051b      	lsls	r3, r3, #20
 8005aac:	4293      	cmp	r3, r2
 8005aae:	4680      	mov	r8, r0
 8005ab0:	d90c      	bls.n	8005acc <_strtod_r+0xa5c>
 8005ab2:	4b76      	ldr	r3, [pc, #472]	; (8005c8c <_strtod_r+0xc1c>)
 8005ab4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d103      	bne.n	8005ac2 <_strtod_r+0xa52>
 8005aba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005abc:	3301      	adds	r3, #1
 8005abe:	f43f ad33 	beq.w	8005528 <_strtod_r+0x4b8>
 8005ac2:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 8005c8c <_strtod_r+0xc1c>
 8005ac6:	f04f 38ff 	mov.w	r8, #4294967295
 8005aca:	e078      	b.n	8005bbe <_strtod_r+0xb4e>
 8005acc:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8005ad0:	e03d      	b.n	8005b4e <_strtod_r+0xade>
 8005ad2:	9b02      	ldr	r3, [sp, #8]
 8005ad4:	b33b      	cbz	r3, 8005b26 <_strtod_r+0xab6>
 8005ad6:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
 8005ada:	d824      	bhi.n	8005b26 <_strtod_r+0xab6>
 8005adc:	4630      	mov	r0, r6
 8005ade:	4639      	mov	r1, r7
 8005ae0:	a35f      	add	r3, pc, #380	; (adr r3, 8005c60 <_strtod_r+0xbf0>)
 8005ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae6:	f7fe fb13 	bl	8004110 <__aeabi_dcmple>
 8005aea:	b1b8      	cbz	r0, 8005b1c <_strtod_r+0xaac>
 8005aec:	4639      	mov	r1, r7
 8005aee:	4630      	mov	r0, r6
 8005af0:	f002 f932 	bl	8007d58 <__aeabi_d2uiz>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	bf08      	it	eq
 8005af8:	2001      	moveq	r0, #1
 8005afa:	f7fe f817 	bl	8003b2c <__aeabi_ui2d>
 8005afe:	9b08      	ldr	r3, [sp, #32]
 8005b00:	4606      	mov	r6, r0
 8005b02:	460f      	mov	r7, r1
 8005b04:	b923      	cbnz	r3, 8005b10 <_strtod_r+0xaa0>
 8005b06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b0a:	9010      	str	r0, [sp, #64]	; 0x40
 8005b0c:	9311      	str	r3, [sp, #68]	; 0x44
 8005b0e:	e001      	b.n	8005b14 <_strtod_r+0xaa4>
 8005b10:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8005b14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b1c:	9b07      	ldr	r3, [sp, #28]
 8005b1e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005b22:	1b5b      	subs	r3, r3, r5
 8005b24:	9307      	str	r3, [sp, #28]
 8005b26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b2a:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8005b2e:	f001 fd7f 	bl	8007630 <__ulp>
 8005b32:	4602      	mov	r2, r0
 8005b34:	460b      	mov	r3, r1
 8005b36:	4640      	mov	r0, r8
 8005b38:	4649      	mov	r1, r9
 8005b3a:	f7fe f86d 	bl	8003c18 <__aeabi_dmul>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	460b      	mov	r3, r1
 8005b42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b46:	f7fd feb5 	bl	80038b4 <__adddf3>
 8005b4a:	4680      	mov	r8, r0
 8005b4c:	4689      	mov	r9, r1
 8005b4e:	9b02      	ldr	r3, [sp, #8]
 8005b50:	bbab      	cbnz	r3, 8005bbe <_strtod_r+0xb4e>
 8005b52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b56:	0d1b      	lsrs	r3, r3, #20
 8005b58:	051b      	lsls	r3, r3, #20
 8005b5a:	429d      	cmp	r5, r3
 8005b5c:	d12f      	bne.n	8005bbe <_strtod_r+0xb4e>
 8005b5e:	4639      	mov	r1, r7
 8005b60:	4630      	mov	r0, r6
 8005b62:	f8cd 9018 	str.w	r9, [sp, #24]
 8005b66:	f7fe faf1 	bl	800414c <__aeabi_d2iz>
 8005b6a:	f7fd ffef 	bl	8003b4c <__aeabi_i2d>
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4602      	mov	r2, r0
 8005b72:	4639      	mov	r1, r7
 8005b74:	4630      	mov	r0, r6
 8005b76:	f7fd fe9b 	bl	80038b0 <__aeabi_dsub>
 8005b7a:	9b08      	ldr	r3, [sp, #32]
 8005b7c:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005b80:	4606      	mov	r6, r0
 8005b82:	460f      	mov	r7, r1
 8005b84:	b92b      	cbnz	r3, 8005b92 <_strtod_r+0xb22>
 8005b86:	f1b8 0f00 	cmp.w	r8, #0
 8005b8a:	d102      	bne.n	8005b92 <_strtod_r+0xb22>
 8005b8c:	f3cc 0313 	ubfx	r3, ip, #0, #20
 8005b90:	b17b      	cbz	r3, 8005bb2 <_strtod_r+0xb42>
 8005b92:	4630      	mov	r0, r6
 8005b94:	4639      	mov	r1, r7
 8005b96:	a334      	add	r3, pc, #208	; (adr r3, 8005c68 <_strtod_r+0xbf8>)
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	f7fe faae 	bl	80040fc <__aeabi_dcmplt>
 8005ba0:	bb88      	cbnz	r0, 8005c06 <_strtod_r+0xb96>
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	4639      	mov	r1, r7
 8005ba6:	a332      	add	r3, pc, #200	; (adr r3, 8005c70 <_strtod_r+0xc00>)
 8005ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bac:	f7fe fac4 	bl	8004138 <__aeabi_dcmpgt>
 8005bb0:	e004      	b.n	8005bbc <_strtod_r+0xb4c>
 8005bb2:	a331      	add	r3, pc, #196	; (adr r3, 8005c78 <_strtod_r+0xc08>)
 8005bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb8:	f7fe faa0 	bl	80040fc <__aeabi_dcmplt>
 8005bbc:	bb18      	cbnz	r0, 8005c06 <_strtod_r+0xb96>
 8005bbe:	4658      	mov	r0, fp
 8005bc0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005bc2:	f001 fa9d 	bl	8007100 <_Bfree>
 8005bc6:	4658      	mov	r0, fp
 8005bc8:	9903      	ldr	r1, [sp, #12]
 8005bca:	f001 fa99 	bl	8007100 <_Bfree>
 8005bce:	4658      	mov	r0, fp
 8005bd0:	4651      	mov	r1, sl
 8005bd2:	f001 fa95 	bl	8007100 <_Bfree>
 8005bd6:	4658      	mov	r0, fp
 8005bd8:	4621      	mov	r1, r4
 8005bda:	f001 fa91 	bl	8007100 <_Bfree>
 8005bde:	e566      	b.n	80056ae <_strtod_r+0x63e>
 8005be0:	9b02      	ldr	r3, [sp, #8]
 8005be2:	b183      	cbz	r3, 8005c06 <_strtod_r+0xb96>
 8005be4:	4b2a      	ldr	r3, [pc, #168]	; (8005c90 <_strtod_r+0xc20>)
 8005be6:	930d      	str	r3, [sp, #52]	; 0x34
 8005be8:	2300      	movs	r3, #0
 8005bea:	930c      	str	r3, [sp, #48]	; 0x30
 8005bec:	4640      	mov	r0, r8
 8005bee:	4649      	mov	r1, r9
 8005bf0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005bf4:	f7fe f810 	bl	8003c18 <__aeabi_dmul>
 8005bf8:	4680      	mov	r8, r0
 8005bfa:	4689      	mov	r9, r1
 8005bfc:	b919      	cbnz	r1, 8005c06 <_strtod_r+0xb96>
 8005bfe:	b910      	cbnz	r0, 8005c06 <_strtod_r+0xb96>
 8005c00:	2322      	movs	r3, #34	; 0x22
 8005c02:	f8cb 3000 	str.w	r3, [fp]
 8005c06:	4658      	mov	r0, fp
 8005c08:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005c0a:	f001 fa79 	bl	8007100 <_Bfree>
 8005c0e:	4658      	mov	r0, fp
 8005c10:	9903      	ldr	r1, [sp, #12]
 8005c12:	f001 fa75 	bl	8007100 <_Bfree>
 8005c16:	4658      	mov	r0, fp
 8005c18:	4651      	mov	r1, sl
 8005c1a:	f001 fa71 	bl	8007100 <_Bfree>
 8005c1e:	4658      	mov	r0, fp
 8005c20:	9905      	ldr	r1, [sp, #20]
 8005c22:	f001 fa6d 	bl	8007100 <_Bfree>
 8005c26:	4658      	mov	r0, fp
 8005c28:	4621      	mov	r1, r4
 8005c2a:	f001 fa69 	bl	8007100 <_Bfree>
 8005c2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c30:	b113      	cbz	r3, 8005c38 <_strtod_r+0xbc8>
 8005c32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c36:	6013      	str	r3, [r2, #0]
 8005c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c3a:	b11b      	cbz	r3, 8005c44 <_strtod_r+0xbd4>
 8005c3c:	4640      	mov	r0, r8
 8005c3e:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
 8005c42:	e007      	b.n	8005c54 <_strtod_r+0xbe4>
 8005c44:	4640      	mov	r0, r8
 8005c46:	4649      	mov	r1, r9
 8005c48:	e004      	b.n	8005c54 <_strtod_r+0xbe4>
 8005c4a:	2400      	movs	r4, #0
 8005c4c:	9402      	str	r4, [sp, #8]
 8005c4e:	2701      	movs	r7, #1
 8005c50:	f7ff bb31 	b.w	80052b6 <_strtod_r+0x246>
 8005c54:	b01f      	add	sp, #124	; 0x7c
 8005c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c5a:	bf00      	nop
 8005c5c:	f3af 8000 	nop.w
 8005c60:	ffc00000 	.word	0xffc00000
 8005c64:	41dfffff 	.word	0x41dfffff
 8005c68:	94a03595 	.word	0x94a03595
 8005c6c:	3fdfffff 	.word	0x3fdfffff
 8005c70:	35afe535 	.word	0x35afe535
 8005c74:	3fe00000 	.word	0x3fe00000
 8005c78:	94a03595 	.word	0x94a03595
 8005c7c:	3fcfffff 	.word	0x3fcfffff
 8005c80:	3fe00000 	.word	0x3fe00000
 8005c84:	7fe00000 	.word	0x7fe00000
 8005c88:	7c9fffff 	.word	0x7c9fffff
 8005c8c:	7fefffff 	.word	0x7fefffff
 8005c90:	39500000 	.word	0x39500000
 8005c94:	f3af 8000 	nop.w

08005c98 <_strtol_r>:
 8005c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	4c40      	ldr	r4, [pc, #256]	; (8005da0 <_strtol_r+0x108>)
 8005c9e:	f8d4 9000 	ldr.w	r9, [r4]
 8005ca2:	460f      	mov	r7, r1
 8005ca4:	463d      	mov	r5, r7
 8005ca6:	f815 eb01 	ldrb.w	lr, [r5], #1
 8005caa:	eb09 040e 	add.w	r4, r9, lr
 8005cae:	7866      	ldrb	r6, [r4, #1]
 8005cb0:	f006 0408 	and.w	r4, r6, #8
 8005cb4:	f004 06ff 	and.w	r6, r4, #255	; 0xff
 8005cb8:	b10c      	cbz	r4, 8005cbe <_strtol_r+0x26>
 8005cba:	462f      	mov	r7, r5
 8005cbc:	e7f2      	b.n	8005ca4 <_strtol_r+0xc>
 8005cbe:	4674      	mov	r4, lr
 8005cc0:	2c2d      	cmp	r4, #45	; 0x2d
 8005cc2:	d103      	bne.n	8005ccc <_strtol_r+0x34>
 8005cc4:	1cbd      	adds	r5, r7, #2
 8005cc6:	787c      	ldrb	r4, [r7, #1]
 8005cc8:	2601      	movs	r6, #1
 8005cca:	e003      	b.n	8005cd4 <_strtol_r+0x3c>
 8005ccc:	2c2b      	cmp	r4, #43	; 0x2b
 8005cce:	bf04      	itt	eq
 8005cd0:	787c      	ldrbeq	r4, [r7, #1]
 8005cd2:	1cbd      	addeq	r5, r7, #2
 8005cd4:	b113      	cbz	r3, 8005cdc <_strtol_r+0x44>
 8005cd6:	2b10      	cmp	r3, #16
 8005cd8:	d10a      	bne.n	8005cf0 <_strtol_r+0x58>
 8005cda:	e05a      	b.n	8005d92 <_strtol_r+0xfa>
 8005cdc:	2c30      	cmp	r4, #48	; 0x30
 8005cde:	d156      	bne.n	8005d8e <_strtol_r+0xf6>
 8005ce0:	782c      	ldrb	r4, [r5, #0]
 8005ce2:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005ce6:	2c58      	cmp	r4, #88	; 0x58
 8005ce8:	d14c      	bne.n	8005d84 <_strtol_r+0xec>
 8005cea:	786c      	ldrb	r4, [r5, #1]
 8005cec:	2310      	movs	r3, #16
 8005cee:	3502      	adds	r5, #2
 8005cf0:	2e00      	cmp	r6, #0
 8005cf2:	bf14      	ite	ne
 8005cf4:	f04f 4800 	movne.w	r8, #2147483648	; 0x80000000
 8005cf8:	f06f 4800 	mvneq.w	r8, #2147483648	; 0x80000000
 8005cfc:	2700      	movs	r7, #0
 8005cfe:	fbb8 faf3 	udiv	sl, r8, r3
 8005d02:	46be      	mov	lr, r7
 8005d04:	fb03 881a 	mls	r8, r3, sl, r8
 8005d08:	eb09 0c04 	add.w	ip, r9, r4
 8005d0c:	f89c c001 	ldrb.w	ip, [ip, #1]
 8005d10:	f01c 0f04 	tst.w	ip, #4
 8005d14:	d001      	beq.n	8005d1a <_strtol_r+0x82>
 8005d16:	3c30      	subs	r4, #48	; 0x30
 8005d18:	e00b      	b.n	8005d32 <_strtol_r+0x9a>
 8005d1a:	f01c 0c03 	ands.w	ip, ip, #3
 8005d1e:	d01b      	beq.n	8005d58 <_strtol_r+0xc0>
 8005d20:	f1bc 0f01 	cmp.w	ip, #1
 8005d24:	bf0c      	ite	eq
 8005d26:	f04f 0c37 	moveq.w	ip, #55	; 0x37
 8005d2a:	f04f 0c57 	movne.w	ip, #87	; 0x57
 8005d2e:	ebcc 0404 	rsb	r4, ip, r4
 8005d32:	429c      	cmp	r4, r3
 8005d34:	da10      	bge.n	8005d58 <_strtol_r+0xc0>
 8005d36:	f1b7 3fff 	cmp.w	r7, #4294967295
 8005d3a:	d00a      	beq.n	8005d52 <_strtol_r+0xba>
 8005d3c:	45d6      	cmp	lr, sl
 8005d3e:	d806      	bhi.n	8005d4e <_strtol_r+0xb6>
 8005d40:	d101      	bne.n	8005d46 <_strtol_r+0xae>
 8005d42:	4544      	cmp	r4, r8
 8005d44:	dc03      	bgt.n	8005d4e <_strtol_r+0xb6>
 8005d46:	fb03 4e0e 	mla	lr, r3, lr, r4
 8005d4a:	2701      	movs	r7, #1
 8005d4c:	e001      	b.n	8005d52 <_strtol_r+0xba>
 8005d4e:	f04f 37ff 	mov.w	r7, #4294967295
 8005d52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d56:	e7d7      	b.n	8005d08 <_strtol_r+0x70>
 8005d58:	1c7c      	adds	r4, r7, #1
 8005d5a:	4673      	mov	r3, lr
 8005d5c:	d10a      	bne.n	8005d74 <_strtol_r+0xdc>
 8005d5e:	2e00      	cmp	r6, #0
 8005d60:	f04f 0122 	mov.w	r1, #34	; 0x22
 8005d64:	bf14      	ite	ne
 8005d66:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
 8005d6a:	f06f 4300 	mvneq.w	r3, #2147483648	; 0x80000000
 8005d6e:	6001      	str	r1, [r0, #0]
 8005d70:	b92a      	cbnz	r2, 8005d7e <_strtol_r+0xe6>
 8005d72:	e011      	b.n	8005d98 <_strtol_r+0x100>
 8005d74:	b10e      	cbz	r6, 8005d7a <_strtol_r+0xe2>
 8005d76:	f1ce 0300 	rsb	r3, lr, #0
 8005d7a:	b16a      	cbz	r2, 8005d98 <_strtol_r+0x100>
 8005d7c:	b107      	cbz	r7, 8005d80 <_strtol_r+0xe8>
 8005d7e:	1e69      	subs	r1, r5, #1
 8005d80:	6011      	str	r1, [r2, #0]
 8005d82:	e009      	b.n	8005d98 <_strtol_r+0x100>
 8005d84:	2430      	movs	r4, #48	; 0x30
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1b2      	bne.n	8005cf0 <_strtol_r+0x58>
 8005d8a:	2308      	movs	r3, #8
 8005d8c:	e7b0      	b.n	8005cf0 <_strtol_r+0x58>
 8005d8e:	230a      	movs	r3, #10
 8005d90:	e7ae      	b.n	8005cf0 <_strtol_r+0x58>
 8005d92:	2c30      	cmp	r4, #48	; 0x30
 8005d94:	d1ac      	bne.n	8005cf0 <_strtol_r+0x58>
 8005d96:	e7a3      	b.n	8005ce0 <_strtol_r+0x48>
 8005d98:	4618      	mov	r0, r3
 8005d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d9e:	bf00      	nop
 8005da0:	2000012c 	.word	0x2000012c

08005da4 <quorem>:
 8005da4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da8:	6903      	ldr	r3, [r0, #16]
 8005daa:	690c      	ldr	r4, [r1, #16]
 8005dac:	42a3      	cmp	r3, r4
 8005dae:	4680      	mov	r8, r0
 8005db0:	f2c0 8081 	blt.w	8005eb6 <quorem+0x112>
 8005db4:	3c01      	subs	r4, #1
 8005db6:	f101 0714 	add.w	r7, r1, #20
 8005dba:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005dbe:	f100 0614 	add.w	r6, r0, #20
 8005dc2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005dc6:	eb06 030e 	add.w	r3, r6, lr
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	3501      	adds	r5, #1
 8005dce:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8005dd2:	fbb3 f5f5 	udiv	r5, r3, r5
 8005dd6:	eb07 090e 	add.w	r9, r7, lr
 8005dda:	b3c5      	cbz	r5, 8005e4e <quorem+0xaa>
 8005ddc:	f04f 0a00 	mov.w	sl, #0
 8005de0:	4638      	mov	r0, r7
 8005de2:	46b4      	mov	ip, r6
 8005de4:	46d3      	mov	fp, sl
 8005de6:	f850 3b04 	ldr.w	r3, [r0], #4
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	0c1b      	lsrs	r3, r3, #16
 8005dee:	fb02 a205 	mla	r2, r2, r5, sl
 8005df2:	436b      	muls	r3, r5
 8005df4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005df8:	b292      	uxth	r2, r2
 8005dfa:	ebc2 020b 	rsb	r2, r2, fp
 8005dfe:	f8bc b000 	ldrh.w	fp, [ip]
 8005e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e06:	fa12 f28b 	uxtah	r2, r2, fp
 8005e0a:	fa1f fb83 	uxth.w	fp, r3
 8005e0e:	f8dc 3000 	ldr.w	r3, [ip]
 8005e12:	ebcb 4313 	rsb	r3, fp, r3, lsr #16
 8005e16:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8005e1a:	b292      	uxth	r2, r2
 8005e1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e20:	4548      	cmp	r0, r9
 8005e22:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e26:	f84c 2b04 	str.w	r2, [ip], #4
 8005e2a:	d9dc      	bls.n	8005de6 <quorem+0x42>
 8005e2c:	f856 300e 	ldr.w	r3, [r6, lr]
 8005e30:	b96b      	cbnz	r3, 8005e4e <quorem+0xaa>
 8005e32:	9b01      	ldr	r3, [sp, #4]
 8005e34:	3b04      	subs	r3, #4
 8005e36:	42b3      	cmp	r3, r6
 8005e38:	461a      	mov	r2, r3
 8005e3a:	d802      	bhi.n	8005e42 <quorem+0x9e>
 8005e3c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e40:	e005      	b.n	8005e4e <quorem+0xaa>
 8005e42:	6812      	ldr	r2, [r2, #0]
 8005e44:	3b04      	subs	r3, #4
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	d1f8      	bne.n	8005e3c <quorem+0x98>
 8005e4a:	3c01      	subs	r4, #1
 8005e4c:	e7f3      	b.n	8005e36 <quorem+0x92>
 8005e4e:	4640      	mov	r0, r8
 8005e50:	f001 fb73 	bl	800753a <__mcmp>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	db2c      	blt.n	8005eb2 <quorem+0x10e>
 8005e58:	3501      	adds	r5, #1
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f04f 0e00 	mov.w	lr, #0
 8005e60:	f857 1b04 	ldr.w	r1, [r7], #4
 8005e64:	f8d0 c000 	ldr.w	ip, [r0]
 8005e68:	b28a      	uxth	r2, r1
 8005e6a:	ebc2 030e 	rsb	r3, r2, lr
 8005e6e:	0c09      	lsrs	r1, r1, #16
 8005e70:	fa13 f38c 	uxtah	r3, r3, ip
 8005e74:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8005e78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e82:	454f      	cmp	r7, r9
 8005e84:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005e88:	f840 3b04 	str.w	r3, [r0], #4
 8005e8c:	d9e8      	bls.n	8005e60 <quorem+0xbc>
 8005e8e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005e92:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005e96:	b962      	cbnz	r2, 8005eb2 <quorem+0x10e>
 8005e98:	3b04      	subs	r3, #4
 8005e9a:	42b3      	cmp	r3, r6
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	d802      	bhi.n	8005ea6 <quorem+0x102>
 8005ea0:	f8c8 4010 	str.w	r4, [r8, #16]
 8005ea4:	e005      	b.n	8005eb2 <quorem+0x10e>
 8005ea6:	6812      	ldr	r2, [r2, #0]
 8005ea8:	3b04      	subs	r3, #4
 8005eaa:	2a00      	cmp	r2, #0
 8005eac:	d1f8      	bne.n	8005ea0 <quorem+0xfc>
 8005eae:	3c01      	subs	r4, #1
 8005eb0:	e7f3      	b.n	8005e9a <quorem+0xf6>
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	e000      	b.n	8005eb8 <quorem+0x114>
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	b003      	add	sp, #12
 8005eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005ec0 <_dtoa_r>:
 8005ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ec6:	b097      	sub	sp, #92	; 0x5c
 8005ec8:	4682      	mov	sl, r0
 8005eca:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 8005ecc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005ed0:	b945      	cbnz	r5, 8005ee4 <_dtoa_r+0x24>
 8005ed2:	2010      	movs	r0, #16
 8005ed4:	f001 f8c8 	bl	8007068 <malloc>
 8005ed8:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8005edc:	6045      	str	r5, [r0, #4]
 8005ede:	6085      	str	r5, [r0, #8]
 8005ee0:	6005      	str	r5, [r0, #0]
 8005ee2:	60c5      	str	r5, [r0, #12]
 8005ee4:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005ee8:	6819      	ldr	r1, [r3, #0]
 8005eea:	b159      	cbz	r1, 8005f04 <_dtoa_r+0x44>
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	604a      	str	r2, [r1, #4]
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	4093      	lsls	r3, r2
 8005ef4:	608b      	str	r3, [r1, #8]
 8005ef6:	4650      	mov	r0, sl
 8005ef8:	f001 f902 	bl	8007100 <_Bfree>
 8005efc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005f00:	2200      	movs	r2, #0
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	9b03      	ldr	r3, [sp, #12]
 8005f06:	4aa2      	ldr	r2, [pc, #648]	; (8006190 <_dtoa_r+0x2d0>)
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	bfbf      	itttt	lt
 8005f0c:	2301      	movlt	r3, #1
 8005f0e:	6023      	strlt	r3, [r4, #0]
 8005f10:	9b03      	ldrlt	r3, [sp, #12]
 8005f12:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f16:	bfb8      	it	lt
 8005f18:	9303      	strlt	r3, [sp, #12]
 8005f1a:	9f03      	ldr	r7, [sp, #12]
 8005f1c:	bfa4      	itt	ge
 8005f1e:	2300      	movge	r3, #0
 8005f20:	6023      	strge	r3, [r4, #0]
 8005f22:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8005f26:	0d1b      	lsrs	r3, r3, #20
 8005f28:	051b      	lsls	r3, r3, #20
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d11d      	bne.n	8005f6a <_dtoa_r+0xaa>
 8005f2e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f30:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	9b02      	ldr	r3, [sp, #8]
 8005f38:	b943      	cbnz	r3, 8005f4c <_dtoa_r+0x8c>
 8005f3a:	4a96      	ldr	r2, [pc, #600]	; (8006194 <_dtoa_r+0x2d4>)
 8005f3c:	4b96      	ldr	r3, [pc, #600]	; (8006198 <_dtoa_r+0x2d8>)
 8005f3e:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8005f42:	2800      	cmp	r0, #0
 8005f44:	bf14      	ite	ne
 8005f46:	4618      	movne	r0, r3
 8005f48:	4610      	moveq	r0, r2
 8005f4a:	e000      	b.n	8005f4e <_dtoa_r+0x8e>
 8005f4c:	4892      	ldr	r0, [pc, #584]	; (8006198 <_dtoa_r+0x2d8>)
 8005f4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 8573 	beq.w	8006a3c <_dtoa_r+0xb7c>
 8005f56:	78c3      	ldrb	r3, [r0, #3]
 8005f58:	b113      	cbz	r3, 8005f60 <_dtoa_r+0xa0>
 8005f5a:	f100 0308 	add.w	r3, r0, #8
 8005f5e:	e000      	b.n	8005f62 <_dtoa_r+0xa2>
 8005f60:	1cc3      	adds	r3, r0, #3
 8005f62:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f64:	6013      	str	r3, [r2, #0]
 8005f66:	f000 bd69 	b.w	8006a3c <_dtoa_r+0xb7c>
 8005f6a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	4620      	mov	r0, r4
 8005f72:	4629      	mov	r1, r5
 8005f74:	2300      	movs	r3, #0
 8005f76:	f7fe f8b7 	bl	80040e8 <__aeabi_dcmpeq>
 8005f7a:	4680      	mov	r8, r0
 8005f7c:	b158      	cbz	r0, 8005f96 <_dtoa_r+0xd6>
 8005f7e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005f80:	2301      	movs	r3, #1
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	f000 8546 	beq.w	8006a18 <_dtoa_r+0xb58>
 8005f8c:	4883      	ldr	r0, [pc, #524]	; (800619c <_dtoa_r+0x2dc>)
 8005f8e:	6018      	str	r0, [r3, #0]
 8005f90:	3801      	subs	r0, #1
 8005f92:	f000 bd53 	b.w	8006a3c <_dtoa_r+0xb7c>
 8005f96:	ab15      	add	r3, sp, #84	; 0x54
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	ab14      	add	r3, sp, #80	; 0x50
 8005f9c:	9301      	str	r3, [sp, #4]
 8005f9e:	4650      	mov	r0, sl
 8005fa0:	4622      	mov	r2, r4
 8005fa2:	462b      	mov	r3, r5
 8005fa4:	f001 fbb7 	bl	8007716 <__d2b>
 8005fa8:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005fac:	9007      	str	r0, [sp, #28]
 8005fae:	b15e      	cbz	r6, 8005fc8 <_dtoa_r+0x108>
 8005fb0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005fb4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005fbe:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8005fc2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005fc6:	e01d      	b.n	8006004 <_dtoa_r+0x144>
 8005fc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005fca:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8005fcc:	441e      	add	r6, r3
 8005fce:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8005fd2:	429e      	cmp	r6, r3
 8005fd4:	bfad      	iteet	ge
 8005fd6:	9a02      	ldrge	r2, [sp, #8]
 8005fd8:	4b71      	ldrlt	r3, [pc, #452]	; (80061a0 <_dtoa_r+0x2e0>)
 8005fda:	9a02      	ldrlt	r2, [sp, #8]
 8005fdc:	f206 4312 	addwge	r3, r6, #1042	; 0x412
 8005fe0:	bfa3      	ittte	ge
 8005fe2:	fa22 f003 	lsrge.w	r0, r2, r3
 8005fe6:	4b6f      	ldrge	r3, [pc, #444]	; (80061a4 <_dtoa_r+0x2e4>)
 8005fe8:	1b9b      	subge	r3, r3, r6
 8005fea:	1b9b      	sublt	r3, r3, r6
 8005fec:	bfaa      	itet	ge
 8005fee:	409f      	lslge	r7, r3
 8005ff0:	fa02 f003 	lsllt.w	r0, r2, r3
 8005ff4:	4338      	orrge	r0, r7
 8005ff6:	f7fd fd99 	bl	8003b2c <__aeabi_ui2d>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006000:	3e01      	subs	r6, #1
 8006002:	9313      	str	r3, [sp, #76]	; 0x4c
 8006004:	2200      	movs	r2, #0
 8006006:	4b68      	ldr	r3, [pc, #416]	; (80061a8 <_dtoa_r+0x2e8>)
 8006008:	f7fd fc52 	bl	80038b0 <__aeabi_dsub>
 800600c:	a35a      	add	r3, pc, #360	; (adr r3, 8006178 <_dtoa_r+0x2b8>)
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	f7fd fe01 	bl	8003c18 <__aeabi_dmul>
 8006016:	a35a      	add	r3, pc, #360	; (adr r3, 8006180 <_dtoa_r+0x2c0>)
 8006018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601c:	f7fd fc4a 	bl	80038b4 <__adddf3>
 8006020:	4604      	mov	r4, r0
 8006022:	4630      	mov	r0, r6
 8006024:	460d      	mov	r5, r1
 8006026:	f7fd fd91 	bl	8003b4c <__aeabi_i2d>
 800602a:	a357      	add	r3, pc, #348	; (adr r3, 8006188 <_dtoa_r+0x2c8>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	f7fd fdf2 	bl	8003c18 <__aeabi_dmul>
 8006034:	4602      	mov	r2, r0
 8006036:	460b      	mov	r3, r1
 8006038:	4620      	mov	r0, r4
 800603a:	4629      	mov	r1, r5
 800603c:	f7fd fc3a 	bl	80038b4 <__adddf3>
 8006040:	4604      	mov	r4, r0
 8006042:	460d      	mov	r5, r1
 8006044:	f7fe f882 	bl	800414c <__aeabi_d2iz>
 8006048:	4629      	mov	r1, r5
 800604a:	4683      	mov	fp, r0
 800604c:	2200      	movs	r2, #0
 800604e:	4620      	mov	r0, r4
 8006050:	2300      	movs	r3, #0
 8006052:	f7fe f853 	bl	80040fc <__aeabi_dcmplt>
 8006056:	b158      	cbz	r0, 8006070 <_dtoa_r+0x1b0>
 8006058:	4658      	mov	r0, fp
 800605a:	f7fd fd77 	bl	8003b4c <__aeabi_i2d>
 800605e:	4602      	mov	r2, r0
 8006060:	460b      	mov	r3, r1
 8006062:	4620      	mov	r0, r4
 8006064:	4629      	mov	r1, r5
 8006066:	f7fe f83f 	bl	80040e8 <__aeabi_dcmpeq>
 800606a:	b908      	cbnz	r0, 8006070 <_dtoa_r+0x1b0>
 800606c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006070:	f1bb 0f16 	cmp.w	fp, #22
 8006074:	d80d      	bhi.n	8006092 <_dtoa_r+0x1d2>
 8006076:	4b4d      	ldr	r3, [pc, #308]	; (80061ac <_dtoa_r+0x2ec>)
 8006078:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800607c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006080:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006084:	f7fe f858 	bl	8004138 <__aeabi_dcmpgt>
 8006088:	b130      	cbz	r0, 8006098 <_dtoa_r+0x1d8>
 800608a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800608e:	2300      	movs	r3, #0
 8006090:	e000      	b.n	8006094 <_dtoa_r+0x1d4>
 8006092:	2301      	movs	r3, #1
 8006094:	9312      	str	r3, [sp, #72]	; 0x48
 8006096:	e000      	b.n	800609a <_dtoa_r+0x1da>
 8006098:	9012      	str	r0, [sp, #72]	; 0x48
 800609a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800609c:	1b9e      	subs	r6, r3, r6
 800609e:	1e73      	subs	r3, r6, #1
 80060a0:	930a      	str	r3, [sp, #40]	; 0x28
 80060a2:	bf45      	ittet	mi
 80060a4:	425b      	negmi	r3, r3
 80060a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80060a8:	2300      	movpl	r3, #0
 80060aa:	2300      	movmi	r3, #0
 80060ac:	bf4c      	ite	mi
 80060ae:	930a      	strmi	r3, [sp, #40]	; 0x28
 80060b0:	9309      	strpl	r3, [sp, #36]	; 0x24
 80060b2:	f1bb 0f00 	cmp.w	fp, #0
 80060b6:	db07      	blt.n	80060c8 <_dtoa_r+0x208>
 80060b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ba:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80060be:	445b      	add	r3, fp
 80060c0:	930a      	str	r3, [sp, #40]	; 0x28
 80060c2:	2300      	movs	r3, #0
 80060c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80060c6:	e008      	b.n	80060da <_dtoa_r+0x21a>
 80060c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ca:	ebcb 0303 	rsb	r3, fp, r3
 80060ce:	9309      	str	r3, [sp, #36]	; 0x24
 80060d0:	f1cb 0300 	rsb	r3, fp, #0
 80060d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80060d6:	2300      	movs	r3, #0
 80060d8:	930d      	str	r3, [sp, #52]	; 0x34
 80060da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060dc:	2b09      	cmp	r3, #9
 80060de:	d828      	bhi.n	8006132 <_dtoa_r+0x272>
 80060e0:	2b05      	cmp	r3, #5
 80060e2:	bfc4      	itt	gt
 80060e4:	3b04      	subgt	r3, #4
 80060e6:	9320      	strgt	r3, [sp, #128]	; 0x80
 80060e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060ea:	f1a3 0302 	sub.w	r3, r3, #2
 80060ee:	bfcc      	ite	gt
 80060f0:	2500      	movgt	r5, #0
 80060f2:	2501      	movle	r5, #1
 80060f4:	2b03      	cmp	r3, #3
 80060f6:	d821      	bhi.n	800613c <_dtoa_r+0x27c>
 80060f8:	e8df f003 	tbb	[pc, r3]
 80060fc:	10040e02 	.word	0x10040e02
 8006100:	2300      	movs	r3, #0
 8006102:	e000      	b.n	8006106 <_dtoa_r+0x246>
 8006104:	2301      	movs	r3, #1
 8006106:	930c      	str	r3, [sp, #48]	; 0x30
 8006108:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800610a:	2b00      	cmp	r3, #0
 800610c:	dc20      	bgt.n	8006150 <_dtoa_r+0x290>
 800610e:	2301      	movs	r3, #1
 8006110:	9306      	str	r3, [sp, #24]
 8006112:	9305      	str	r3, [sp, #20]
 8006114:	461a      	mov	r2, r3
 8006116:	e019      	b.n	800614c <_dtoa_r+0x28c>
 8006118:	2300      	movs	r3, #0
 800611a:	e000      	b.n	800611e <_dtoa_r+0x25e>
 800611c:	2301      	movs	r3, #1
 800611e:	930c      	str	r3, [sp, #48]	; 0x30
 8006120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006122:	445b      	add	r3, fp
 8006124:	9306      	str	r3, [sp, #24]
 8006126:	3301      	adds	r3, #1
 8006128:	2b01      	cmp	r3, #1
 800612a:	9305      	str	r3, [sp, #20]
 800612c:	bfb8      	it	lt
 800612e:	2301      	movlt	r3, #1
 8006130:	e011      	b.n	8006156 <_dtoa_r+0x296>
 8006132:	2501      	movs	r5, #1
 8006134:	2300      	movs	r3, #0
 8006136:	9320      	str	r3, [sp, #128]	; 0x80
 8006138:	950c      	str	r5, [sp, #48]	; 0x30
 800613a:	e001      	b.n	8006140 <_dtoa_r+0x280>
 800613c:	2301      	movs	r3, #1
 800613e:	930c      	str	r3, [sp, #48]	; 0x30
 8006140:	f04f 33ff 	mov.w	r3, #4294967295
 8006144:	9306      	str	r3, [sp, #24]
 8006146:	9305      	str	r3, [sp, #20]
 8006148:	2200      	movs	r2, #0
 800614a:	2312      	movs	r3, #18
 800614c:	9221      	str	r2, [sp, #132]	; 0x84
 800614e:	e002      	b.n	8006156 <_dtoa_r+0x296>
 8006150:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006152:	9306      	str	r3, [sp, #24]
 8006154:	9305      	str	r3, [sp, #20]
 8006156:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800615a:	2200      	movs	r2, #0
 800615c:	6062      	str	r2, [r4, #4]
 800615e:	2104      	movs	r1, #4
 8006160:	f101 0214 	add.w	r2, r1, #20
 8006164:	429a      	cmp	r2, r3
 8006166:	d823      	bhi.n	80061b0 <_dtoa_r+0x2f0>
 8006168:	6862      	ldr	r2, [r4, #4]
 800616a:	3201      	adds	r2, #1
 800616c:	6062      	str	r2, [r4, #4]
 800616e:	0049      	lsls	r1, r1, #1
 8006170:	e7f6      	b.n	8006160 <_dtoa_r+0x2a0>
 8006172:	bf00      	nop
 8006174:	f3af 8000 	nop.w
 8006178:	636f4361 	.word	0x636f4361
 800617c:	3fd287a7 	.word	0x3fd287a7
 8006180:	8b60c8b3 	.word	0x8b60c8b3
 8006184:	3fc68a28 	.word	0x3fc68a28
 8006188:	509f79fb 	.word	0x509f79fb
 800618c:	3fd34413 	.word	0x3fd34413
 8006190:	7ff00000 	.word	0x7ff00000
 8006194:	0800862d 	.word	0x0800862d
 8006198:	08008636 	.word	0x08008636
 800619c:	080084b3 	.word	0x080084b3
 80061a0:	fffffbee 	.word	0xfffffbee
 80061a4:	fffffc0e 	.word	0xfffffc0e
 80061a8:	3ff80000 	.word	0x3ff80000
 80061ac:	08008648 	.word	0x08008648
 80061b0:	4650      	mov	r0, sl
 80061b2:	6861      	ldr	r1, [r4, #4]
 80061b4:	f000 ff6f 	bl	8007096 <_Balloc>
 80061b8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80061bc:	6020      	str	r0, [r4, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	9308      	str	r3, [sp, #32]
 80061c2:	9b05      	ldr	r3, [sp, #20]
 80061c4:	2b0e      	cmp	r3, #14
 80061c6:	f200 814b 	bhi.w	8006460 <_dtoa_r+0x5a0>
 80061ca:	2d00      	cmp	r5, #0
 80061cc:	f000 8148 	beq.w	8006460 <_dtoa_r+0x5a0>
 80061d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80061d4:	f1bb 0f00 	cmp.w	fp, #0
 80061d8:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80061dc:	dd31      	ble.n	8006242 <_dtoa_r+0x382>
 80061de:	4ab3      	ldr	r2, [pc, #716]	; (80064ac <_dtoa_r+0x5ec>)
 80061e0:	f00b 030f 	and.w	r3, fp, #15
 80061e4:	ea4f 172b 	mov.w	r7, fp, asr #4
 80061e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061ec:	06f8      	lsls	r0, r7, #27
 80061ee:	e9d3 4500 	ldrd	r4, r5, [r3]
 80061f2:	d50c      	bpl.n	800620e <_dtoa_r+0x34e>
 80061f4:	4bae      	ldr	r3, [pc, #696]	; (80064b0 <_dtoa_r+0x5f0>)
 80061f6:	ec51 0b17 	vmov	r0, r1, d7
 80061fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80061fe:	f7fd fe35 	bl	8003e6c <__aeabi_ddiv>
 8006202:	f007 070f 	and.w	r7, r7, #15
 8006206:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800620a:	2603      	movs	r6, #3
 800620c:	e000      	b.n	8006210 <_dtoa_r+0x350>
 800620e:	2602      	movs	r6, #2
 8006210:	f8df 829c 	ldr.w	r8, [pc, #668]	; 80064b0 <_dtoa_r+0x5f0>
 8006214:	b177      	cbz	r7, 8006234 <_dtoa_r+0x374>
 8006216:	07f9      	lsls	r1, r7, #31
 8006218:	d508      	bpl.n	800622c <_dtoa_r+0x36c>
 800621a:	4620      	mov	r0, r4
 800621c:	4629      	mov	r1, r5
 800621e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006222:	f7fd fcf9 	bl	8003c18 <__aeabi_dmul>
 8006226:	3601      	adds	r6, #1
 8006228:	4604      	mov	r4, r0
 800622a:	460d      	mov	r5, r1
 800622c:	107f      	asrs	r7, r7, #1
 800622e:	f108 0808 	add.w	r8, r8, #8
 8006232:	e7ef      	b.n	8006214 <_dtoa_r+0x354>
 8006234:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006238:	4622      	mov	r2, r4
 800623a:	462b      	mov	r3, r5
 800623c:	f7fd fe16 	bl	8003e6c <__aeabi_ddiv>
 8006240:	e01b      	b.n	800627a <_dtoa_r+0x3ba>
 8006242:	f1cb 0400 	rsb	r4, fp, #0
 8006246:	b1dc      	cbz	r4, 8006280 <_dtoa_r+0x3c0>
 8006248:	4b98      	ldr	r3, [pc, #608]	; (80064ac <_dtoa_r+0x5ec>)
 800624a:	4d99      	ldr	r5, [pc, #612]	; (80064b0 <_dtoa_r+0x5f0>)
 800624c:	f004 020f 	and.w	r2, r4, #15
 8006250:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006254:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625c:	f7fd fcdc 	bl	8003c18 <__aeabi_dmul>
 8006260:	1124      	asrs	r4, r4, #4
 8006262:	2602      	movs	r6, #2
 8006264:	b14c      	cbz	r4, 800627a <_dtoa_r+0x3ba>
 8006266:	07e2      	lsls	r2, r4, #31
 8006268:	d504      	bpl.n	8006274 <_dtoa_r+0x3b4>
 800626a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800626e:	3601      	adds	r6, #1
 8006270:	f7fd fcd2 	bl	8003c18 <__aeabi_dmul>
 8006274:	1064      	asrs	r4, r4, #1
 8006276:	3508      	adds	r5, #8
 8006278:	e7f4      	b.n	8006264 <_dtoa_r+0x3a4>
 800627a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800627e:	e000      	b.n	8006282 <_dtoa_r+0x3c2>
 8006280:	2602      	movs	r6, #2
 8006282:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006284:	b1db      	cbz	r3, 80062be <_dtoa_r+0x3fe>
 8006286:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800628a:	2200      	movs	r2, #0
 800628c:	4620      	mov	r0, r4
 800628e:	4629      	mov	r1, r5
 8006290:	4b88      	ldr	r3, [pc, #544]	; (80064b4 <_dtoa_r+0x5f4>)
 8006292:	f7fd ff33 	bl	80040fc <__aeabi_dcmplt>
 8006296:	b190      	cbz	r0, 80062be <_dtoa_r+0x3fe>
 8006298:	9b05      	ldr	r3, [sp, #20]
 800629a:	b183      	cbz	r3, 80062be <_dtoa_r+0x3fe>
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f340 80da 	ble.w	8006458 <_dtoa_r+0x598>
 80062a4:	4629      	mov	r1, r5
 80062a6:	4620      	mov	r0, r4
 80062a8:	2200      	movs	r2, #0
 80062aa:	4b83      	ldr	r3, [pc, #524]	; (80064b8 <_dtoa_r+0x5f8>)
 80062ac:	f7fd fcb4 	bl	8003c18 <__aeabi_dmul>
 80062b0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80062b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062b8:	3601      	adds	r6, #1
 80062ba:	9d06      	ldr	r5, [sp, #24]
 80062bc:	e001      	b.n	80062c2 <_dtoa_r+0x402>
 80062be:	9d05      	ldr	r5, [sp, #20]
 80062c0:	465f      	mov	r7, fp
 80062c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80062c6:	4630      	mov	r0, r6
 80062c8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80062cc:	f7fd fc3e 	bl	8003b4c <__aeabi_i2d>
 80062d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80062d4:	f7fd fca0 	bl	8003c18 <__aeabi_dmul>
 80062d8:	2200      	movs	r2, #0
 80062da:	4b78      	ldr	r3, [pc, #480]	; (80064bc <_dtoa_r+0x5fc>)
 80062dc:	f7fd faea 	bl	80038b4 <__adddf3>
 80062e0:	4680      	mov	r8, r0
 80062e2:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80062e6:	b9cd      	cbnz	r5, 800631c <_dtoa_r+0x45c>
 80062e8:	2200      	movs	r2, #0
 80062ea:	4b75      	ldr	r3, [pc, #468]	; (80064c0 <_dtoa_r+0x600>)
 80062ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80062f0:	f7fd fade 	bl	80038b0 <__aeabi_dsub>
 80062f4:	4642      	mov	r2, r8
 80062f6:	464b      	mov	r3, r9
 80062f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062fc:	f7fd ff1c 	bl	8004138 <__aeabi_dcmpgt>
 8006300:	2800      	cmp	r0, #0
 8006302:	f040 8246 	bne.w	8006792 <_dtoa_r+0x8d2>
 8006306:	4642      	mov	r2, r8
 8006308:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800630c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006310:	f7fd fef4 	bl	80040fc <__aeabi_dcmplt>
 8006314:	2800      	cmp	r0, #0
 8006316:	f040 8236 	bne.w	8006786 <_dtoa_r+0x8c6>
 800631a:	e09d      	b.n	8006458 <_dtoa_r+0x598>
 800631c:	4b63      	ldr	r3, [pc, #396]	; (80064ac <_dtoa_r+0x5ec>)
 800631e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006320:	1e6a      	subs	r2, r5, #1
 8006322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006326:	2900      	cmp	r1, #0
 8006328:	d049      	beq.n	80063be <_dtoa_r+0x4fe>
 800632a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632e:	2000      	movs	r0, #0
 8006330:	4964      	ldr	r1, [pc, #400]	; (80064c4 <_dtoa_r+0x604>)
 8006332:	f7fd fd9b 	bl	8003e6c <__aeabi_ddiv>
 8006336:	4642      	mov	r2, r8
 8006338:	464b      	mov	r3, r9
 800633a:	f7fd fab9 	bl	80038b0 <__aeabi_dsub>
 800633e:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8006342:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006346:	9c08      	ldr	r4, [sp, #32]
 8006348:	4649      	mov	r1, r9
 800634a:	4640      	mov	r0, r8
 800634c:	f7fd fefe 	bl	800414c <__aeabi_d2iz>
 8006350:	4606      	mov	r6, r0
 8006352:	f7fd fbfb 	bl	8003b4c <__aeabi_i2d>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	4640      	mov	r0, r8
 800635c:	4649      	mov	r1, r9
 800635e:	f7fd faa7 	bl	80038b0 <__aeabi_dsub>
 8006362:	3630      	adds	r6, #48	; 0x30
 8006364:	f804 6b01 	strb.w	r6, [r4], #1
 8006368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800636c:	4680      	mov	r8, r0
 800636e:	4689      	mov	r9, r1
 8006370:	f7fd fec4 	bl	80040fc <__aeabi_dcmplt>
 8006374:	2800      	cmp	r0, #0
 8006376:	f040 8340 	bne.w	80069fa <_dtoa_r+0xb3a>
 800637a:	4642      	mov	r2, r8
 800637c:	464b      	mov	r3, r9
 800637e:	2000      	movs	r0, #0
 8006380:	494c      	ldr	r1, [pc, #304]	; (80064b4 <_dtoa_r+0x5f4>)
 8006382:	f7fd fa95 	bl	80038b0 <__aeabi_dsub>
 8006386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800638a:	f7fd feb7 	bl	80040fc <__aeabi_dcmplt>
 800638e:	2800      	cmp	r0, #0
 8006390:	f040 80d3 	bne.w	800653a <_dtoa_r+0x67a>
 8006394:	9b08      	ldr	r3, [sp, #32]
 8006396:	1ae3      	subs	r3, r4, r3
 8006398:	42ab      	cmp	r3, r5
 800639a:	da5d      	bge.n	8006458 <_dtoa_r+0x598>
 800639c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063a0:	2200      	movs	r2, #0
 80063a2:	4b45      	ldr	r3, [pc, #276]	; (80064b8 <_dtoa_r+0x5f8>)
 80063a4:	f7fd fc38 	bl	8003c18 <__aeabi_dmul>
 80063a8:	2200      	movs	r2, #0
 80063aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063ae:	4b42      	ldr	r3, [pc, #264]	; (80064b8 <_dtoa_r+0x5f8>)
 80063b0:	4640      	mov	r0, r8
 80063b2:	4649      	mov	r1, r9
 80063b4:	f7fd fc30 	bl	8003c18 <__aeabi_dmul>
 80063b8:	4680      	mov	r8, r0
 80063ba:	4689      	mov	r9, r1
 80063bc:	e7c4      	b.n	8006348 <_dtoa_r+0x488>
 80063be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80063c2:	4642      	mov	r2, r8
 80063c4:	464b      	mov	r3, r9
 80063c6:	f7fd fc27 	bl	8003c18 <__aeabi_dmul>
 80063ca:	9b08      	ldr	r3, [sp, #32]
 80063cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063d0:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 80063d4:	195c      	adds	r4, r3, r5
 80063d6:	461d      	mov	r5, r3
 80063d8:	4649      	mov	r1, r9
 80063da:	4640      	mov	r0, r8
 80063dc:	f7fd feb6 	bl	800414c <__aeabi_d2iz>
 80063e0:	4606      	mov	r6, r0
 80063e2:	f7fd fbb3 	bl	8003b4c <__aeabi_i2d>
 80063e6:	3630      	adds	r6, #48	; 0x30
 80063e8:	4602      	mov	r2, r0
 80063ea:	460b      	mov	r3, r1
 80063ec:	4640      	mov	r0, r8
 80063ee:	4649      	mov	r1, r9
 80063f0:	f7fd fa5e 	bl	80038b0 <__aeabi_dsub>
 80063f4:	f805 6b01 	strb.w	r6, [r5], #1
 80063f8:	42a5      	cmp	r5, r4
 80063fa:	4680      	mov	r8, r0
 80063fc:	4689      	mov	r9, r1
 80063fe:	d124      	bne.n	800644a <_dtoa_r+0x58a>
 8006400:	2200      	movs	r2, #0
 8006402:	4b30      	ldr	r3, [pc, #192]	; (80064c4 <_dtoa_r+0x604>)
 8006404:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006408:	f7fd fa54 	bl	80038b4 <__adddf3>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4640      	mov	r0, r8
 8006412:	4649      	mov	r1, r9
 8006414:	f7fd fe90 	bl	8004138 <__aeabi_dcmpgt>
 8006418:	2800      	cmp	r0, #0
 800641a:	f040 808e 	bne.w	800653a <_dtoa_r+0x67a>
 800641e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006422:	2000      	movs	r0, #0
 8006424:	4927      	ldr	r1, [pc, #156]	; (80064c4 <_dtoa_r+0x604>)
 8006426:	f7fd fa43 	bl	80038b0 <__aeabi_dsub>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4640      	mov	r0, r8
 8006430:	4649      	mov	r1, r9
 8006432:	f7fd fe63 	bl	80040fc <__aeabi_dcmplt>
 8006436:	b178      	cbz	r0, 8006458 <_dtoa_r+0x598>
 8006438:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800643c:	2b30      	cmp	r3, #48	; 0x30
 800643e:	f104 32ff 	add.w	r2, r4, #4294967295
 8006442:	f040 82da 	bne.w	80069fa <_dtoa_r+0xb3a>
 8006446:	4614      	mov	r4, r2
 8006448:	e7f6      	b.n	8006438 <_dtoa_r+0x578>
 800644a:	2200      	movs	r2, #0
 800644c:	4b1a      	ldr	r3, [pc, #104]	; (80064b8 <_dtoa_r+0x5f8>)
 800644e:	f7fd fbe3 	bl	8003c18 <__aeabi_dmul>
 8006452:	4680      	mov	r8, r0
 8006454:	4689      	mov	r9, r1
 8006456:	e7bf      	b.n	80063d8 <_dtoa_r+0x518>
 8006458:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800645c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006460:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006462:	2b00      	cmp	r3, #0
 8006464:	f2c0 808b 	blt.w	800657e <_dtoa_r+0x6be>
 8006468:	f1bb 0f0e 	cmp.w	fp, #14
 800646c:	f300 8087 	bgt.w	800657e <_dtoa_r+0x6be>
 8006470:	4b0e      	ldr	r3, [pc, #56]	; (80064ac <_dtoa_r+0x5ec>)
 8006472:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006476:	e9d3 6700 	ldrd	r6, r7, [r3]
 800647a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800647c:	2b00      	cmp	r3, #0
 800647e:	da23      	bge.n	80064c8 <_dtoa_r+0x608>
 8006480:	9b05      	ldr	r3, [sp, #20]
 8006482:	2b00      	cmp	r3, #0
 8006484:	dc20      	bgt.n	80064c8 <_dtoa_r+0x608>
 8006486:	f040 817d 	bne.w	8006784 <_dtoa_r+0x8c4>
 800648a:	4630      	mov	r0, r6
 800648c:	2200      	movs	r2, #0
 800648e:	4b0c      	ldr	r3, [pc, #48]	; (80064c0 <_dtoa_r+0x600>)
 8006490:	4639      	mov	r1, r7
 8006492:	f7fd fbc1 	bl	8003c18 <__aeabi_dmul>
 8006496:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800649a:	f7fd fe43 	bl	8004124 <__aeabi_dcmpge>
 800649e:	9d05      	ldr	r5, [sp, #20]
 80064a0:	462e      	mov	r6, r5
 80064a2:	2800      	cmp	r0, #0
 80064a4:	f040 8170 	bne.w	8006788 <_dtoa_r+0x8c8>
 80064a8:	e175      	b.n	8006796 <_dtoa_r+0x8d6>
 80064aa:	bf00      	nop
 80064ac:	08008648 	.word	0x08008648
 80064b0:	08008710 	.word	0x08008710
 80064b4:	3ff00000 	.word	0x3ff00000
 80064b8:	40240000 	.word	0x40240000
 80064bc:	401c0000 	.word	0x401c0000
 80064c0:	40140000 	.word	0x40140000
 80064c4:	3fe00000 	.word	0x3fe00000
 80064c8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80064cc:	9c08      	ldr	r4, [sp, #32]
 80064ce:	4632      	mov	r2, r6
 80064d0:	463b      	mov	r3, r7
 80064d2:	4640      	mov	r0, r8
 80064d4:	4649      	mov	r1, r9
 80064d6:	f7fd fcc9 	bl	8003e6c <__aeabi_ddiv>
 80064da:	f7fd fe37 	bl	800414c <__aeabi_d2iz>
 80064de:	4605      	mov	r5, r0
 80064e0:	f7fd fb34 	bl	8003b4c <__aeabi_i2d>
 80064e4:	4632      	mov	r2, r6
 80064e6:	463b      	mov	r3, r7
 80064e8:	f7fd fb96 	bl	8003c18 <__aeabi_dmul>
 80064ec:	460b      	mov	r3, r1
 80064ee:	4602      	mov	r2, r0
 80064f0:	4649      	mov	r1, r9
 80064f2:	4640      	mov	r0, r8
 80064f4:	f7fd f9dc 	bl	80038b0 <__aeabi_dsub>
 80064f8:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80064fc:	9b08      	ldr	r3, [sp, #32]
 80064fe:	f804 eb01 	strb.w	lr, [r4], #1
 8006502:	ebc3 0e04 	rsb	lr, r3, r4
 8006506:	9b05      	ldr	r3, [sp, #20]
 8006508:	459e      	cmp	lr, r3
 800650a:	d12b      	bne.n	8006564 <_dtoa_r+0x6a4>
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	f7fd f9d0 	bl	80038b4 <__adddf3>
 8006514:	4632      	mov	r2, r6
 8006516:	463b      	mov	r3, r7
 8006518:	4680      	mov	r8, r0
 800651a:	4689      	mov	r9, r1
 800651c:	f7fd fe0c 	bl	8004138 <__aeabi_dcmpgt>
 8006520:	b970      	cbnz	r0, 8006540 <_dtoa_r+0x680>
 8006522:	4640      	mov	r0, r8
 8006524:	4649      	mov	r1, r9
 8006526:	4632      	mov	r2, r6
 8006528:	463b      	mov	r3, r7
 800652a:	f7fd fddd 	bl	80040e8 <__aeabi_dcmpeq>
 800652e:	2800      	cmp	r0, #0
 8006530:	f000 8264 	beq.w	80069fc <_dtoa_r+0xb3c>
 8006534:	07eb      	lsls	r3, r5, #31
 8006536:	d403      	bmi.n	8006540 <_dtoa_r+0x680>
 8006538:	e260      	b.n	80069fc <_dtoa_r+0xb3c>
 800653a:	46bb      	mov	fp, r7
 800653c:	e000      	b.n	8006540 <_dtoa_r+0x680>
 800653e:	461c      	mov	r4, r3
 8006540:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8006544:	2a39      	cmp	r2, #57	; 0x39
 8006546:	f104 33ff 	add.w	r3, r4, #4294967295
 800654a:	d107      	bne.n	800655c <_dtoa_r+0x69c>
 800654c:	9a08      	ldr	r2, [sp, #32]
 800654e:	4293      	cmp	r3, r2
 8006550:	d1f5      	bne.n	800653e <_dtoa_r+0x67e>
 8006552:	2330      	movs	r3, #48	; 0x30
 8006554:	7013      	strb	r3, [r2, #0]
 8006556:	f10b 0b01 	add.w	fp, fp, #1
 800655a:	4613      	mov	r3, r2
 800655c:	781a      	ldrb	r2, [r3, #0]
 800655e:	3201      	adds	r2, #1
 8006560:	701a      	strb	r2, [r3, #0]
 8006562:	e24b      	b.n	80069fc <_dtoa_r+0xb3c>
 8006564:	2200      	movs	r2, #0
 8006566:	4ba4      	ldr	r3, [pc, #656]	; (80067f8 <_dtoa_r+0x938>)
 8006568:	f7fd fb56 	bl	8003c18 <__aeabi_dmul>
 800656c:	2200      	movs	r2, #0
 800656e:	2300      	movs	r3, #0
 8006570:	4680      	mov	r8, r0
 8006572:	4689      	mov	r9, r1
 8006574:	f7fd fdb8 	bl	80040e8 <__aeabi_dcmpeq>
 8006578:	2800      	cmp	r0, #0
 800657a:	d0a8      	beq.n	80064ce <_dtoa_r+0x60e>
 800657c:	e23e      	b.n	80069fc <_dtoa_r+0xb3c>
 800657e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006580:	2a00      	cmp	r2, #0
 8006582:	d032      	beq.n	80065ea <_dtoa_r+0x72a>
 8006584:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006586:	2a01      	cmp	r2, #1
 8006588:	dc0a      	bgt.n	80065a0 <_dtoa_r+0x6e0>
 800658a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800658c:	b112      	cbz	r2, 8006594 <_dtoa_r+0x6d4>
 800658e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006592:	e002      	b.n	800659a <_dtoa_r+0x6da>
 8006594:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006596:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800659a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800659c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800659e:	e018      	b.n	80065d2 <_dtoa_r+0x712>
 80065a0:	9b05      	ldr	r3, [sp, #20]
 80065a2:	1e5d      	subs	r5, r3, #1
 80065a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065a6:	42ab      	cmp	r3, r5
 80065a8:	bfbf      	itttt	lt
 80065aa:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80065ac:	950b      	strlt	r5, [sp, #44]	; 0x2c
 80065ae:	1aea      	sublt	r2, r5, r3
 80065b0:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80065b2:	bfb6      	itet	lt
 80065b4:	189b      	addlt	r3, r3, r2
 80065b6:	1b5d      	subge	r5, r3, r5
 80065b8:	930d      	strlt	r3, [sp, #52]	; 0x34
 80065ba:	9b05      	ldr	r3, [sp, #20]
 80065bc:	bfb8      	it	lt
 80065be:	2500      	movlt	r5, #0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	bfb9      	ittee	lt
 80065c4:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 80065c6:	9a05      	ldrlt	r2, [sp, #20]
 80065c8:	9c09      	ldrge	r4, [sp, #36]	; 0x24
 80065ca:	9b05      	ldrge	r3, [sp, #20]
 80065cc:	bfbc      	itt	lt
 80065ce:	1a9c      	sublt	r4, r3, r2
 80065d0:	2300      	movlt	r3, #0
 80065d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065d4:	441a      	add	r2, r3
 80065d6:	9209      	str	r2, [sp, #36]	; 0x24
 80065d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065da:	4650      	mov	r0, sl
 80065dc:	441a      	add	r2, r3
 80065de:	2101      	movs	r1, #1
 80065e0:	920a      	str	r2, [sp, #40]	; 0x28
 80065e2:	f000 fe6f 	bl	80072c4 <__i2b>
 80065e6:	4606      	mov	r6, r0
 80065e8:	e002      	b.n	80065f0 <_dtoa_r+0x730>
 80065ea:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80065ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80065ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80065f0:	b164      	cbz	r4, 800660c <_dtoa_r+0x74c>
 80065f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	dd09      	ble.n	800660c <_dtoa_r+0x74c>
 80065f8:	42a3      	cmp	r3, r4
 80065fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065fc:	bfa8      	it	ge
 80065fe:	4623      	movge	r3, r4
 8006600:	1ad2      	subs	r2, r2, r3
 8006602:	9209      	str	r2, [sp, #36]	; 0x24
 8006604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006606:	1ae4      	subs	r4, r4, r3
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	930a      	str	r3, [sp, #40]	; 0x28
 800660c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800660e:	2b00      	cmp	r3, #0
 8006610:	dd20      	ble.n	8006654 <_dtoa_r+0x794>
 8006612:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006614:	b1c3      	cbz	r3, 8006648 <_dtoa_r+0x788>
 8006616:	2d00      	cmp	r5, #0
 8006618:	dd10      	ble.n	800663c <_dtoa_r+0x77c>
 800661a:	4631      	mov	r1, r6
 800661c:	462a      	mov	r2, r5
 800661e:	4650      	mov	r0, sl
 8006620:	f000 feea 	bl	80073f8 <__pow5mult>
 8006624:	4606      	mov	r6, r0
 8006626:	4631      	mov	r1, r6
 8006628:	9a07      	ldr	r2, [sp, #28]
 800662a:	4650      	mov	r0, sl
 800662c:	f000 fe53 	bl	80072d6 <__multiply>
 8006630:	9907      	ldr	r1, [sp, #28]
 8006632:	4607      	mov	r7, r0
 8006634:	4650      	mov	r0, sl
 8006636:	f000 fd63 	bl	8007100 <_Bfree>
 800663a:	9707      	str	r7, [sp, #28]
 800663c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800663e:	1b5a      	subs	r2, r3, r5
 8006640:	d008      	beq.n	8006654 <_dtoa_r+0x794>
 8006642:	4650      	mov	r0, sl
 8006644:	9907      	ldr	r1, [sp, #28]
 8006646:	e002      	b.n	800664e <_dtoa_r+0x78e>
 8006648:	9907      	ldr	r1, [sp, #28]
 800664a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800664c:	4650      	mov	r0, sl
 800664e:	f000 fed3 	bl	80073f8 <__pow5mult>
 8006652:	9007      	str	r0, [sp, #28]
 8006654:	4650      	mov	r0, sl
 8006656:	2101      	movs	r1, #1
 8006658:	f000 fe34 	bl	80072c4 <__i2b>
 800665c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800665e:	2b00      	cmp	r3, #0
 8006660:	4605      	mov	r5, r0
 8006662:	dd0a      	ble.n	800667a <_dtoa_r+0x7ba>
 8006664:	4629      	mov	r1, r5
 8006666:	461a      	mov	r2, r3
 8006668:	4650      	mov	r0, sl
 800666a:	f000 fec5 	bl	80073f8 <__pow5mult>
 800666e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006670:	2b01      	cmp	r3, #1
 8006672:	4605      	mov	r5, r0
 8006674:	dd04      	ble.n	8006680 <_dtoa_r+0x7c0>
 8006676:	2700      	movs	r7, #0
 8006678:	e01b      	b.n	80066b2 <_dtoa_r+0x7f2>
 800667a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800667c:	2b01      	cmp	r3, #1
 800667e:	dc13      	bgt.n	80066a8 <_dtoa_r+0x7e8>
 8006680:	9b02      	ldr	r3, [sp, #8]
 8006682:	b98b      	cbnz	r3, 80066a8 <_dtoa_r+0x7e8>
 8006684:	9b03      	ldr	r3, [sp, #12]
 8006686:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800668a:	b97b      	cbnz	r3, 80066ac <_dtoa_r+0x7ec>
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8006692:	0d3f      	lsrs	r7, r7, #20
 8006694:	053f      	lsls	r7, r7, #20
 8006696:	b157      	cbz	r7, 80066ae <_dtoa_r+0x7ee>
 8006698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669a:	3301      	adds	r3, #1
 800669c:	9309      	str	r3, [sp, #36]	; 0x24
 800669e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a0:	3301      	adds	r3, #1
 80066a2:	930a      	str	r3, [sp, #40]	; 0x28
 80066a4:	2701      	movs	r7, #1
 80066a6:	e002      	b.n	80066ae <_dtoa_r+0x7ee>
 80066a8:	2700      	movs	r7, #0
 80066aa:	e000      	b.n	80066ae <_dtoa_r+0x7ee>
 80066ac:	9f02      	ldr	r7, [sp, #8]
 80066ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066b0:	b143      	cbz	r3, 80066c4 <_dtoa_r+0x804>
 80066b2:	692b      	ldr	r3, [r5, #16]
 80066b4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80066b8:	6918      	ldr	r0, [r3, #16]
 80066ba:	f000 fdb6 	bl	800722a <__hi0bits>
 80066be:	f1c0 0020 	rsb	r0, r0, #32
 80066c2:	e000      	b.n	80066c6 <_dtoa_r+0x806>
 80066c4:	2001      	movs	r0, #1
 80066c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066c8:	4418      	add	r0, r3
 80066ca:	f010 001f 	ands.w	r0, r0, #31
 80066ce:	d008      	beq.n	80066e2 <_dtoa_r+0x822>
 80066d0:	f1c0 0320 	rsb	r3, r0, #32
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	dd02      	ble.n	80066de <_dtoa_r+0x81e>
 80066d8:	f1c0 001c 	rsb	r0, r0, #28
 80066dc:	e002      	b.n	80066e4 <_dtoa_r+0x824>
 80066de:	d008      	beq.n	80066f2 <_dtoa_r+0x832>
 80066e0:	4618      	mov	r0, r3
 80066e2:	301c      	adds	r0, #28
 80066e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e6:	4403      	add	r3, r0
 80066e8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ec:	4403      	add	r3, r0
 80066ee:	4404      	add	r4, r0
 80066f0:	930a      	str	r3, [sp, #40]	; 0x28
 80066f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	dd05      	ble.n	8006704 <_dtoa_r+0x844>
 80066f8:	4650      	mov	r0, sl
 80066fa:	9907      	ldr	r1, [sp, #28]
 80066fc:	461a      	mov	r2, r3
 80066fe:	f000 fec9 	bl	8007494 <__lshift>
 8006702:	9007      	str	r0, [sp, #28]
 8006704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006706:	2b00      	cmp	r3, #0
 8006708:	dd05      	ble.n	8006716 <_dtoa_r+0x856>
 800670a:	4629      	mov	r1, r5
 800670c:	4650      	mov	r0, sl
 800670e:	461a      	mov	r2, r3
 8006710:	f000 fec0 	bl	8007494 <__lshift>
 8006714:	4605      	mov	r5, r0
 8006716:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006718:	b1eb      	cbz	r3, 8006756 <_dtoa_r+0x896>
 800671a:	9807      	ldr	r0, [sp, #28]
 800671c:	4629      	mov	r1, r5
 800671e:	f000 ff0c 	bl	800753a <__mcmp>
 8006722:	2800      	cmp	r0, #0
 8006724:	da17      	bge.n	8006756 <_dtoa_r+0x896>
 8006726:	2300      	movs	r3, #0
 8006728:	4650      	mov	r0, sl
 800672a:	9907      	ldr	r1, [sp, #28]
 800672c:	220a      	movs	r2, #10
 800672e:	f000 fcfe 	bl	800712e <__multadd>
 8006732:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006734:	9007      	str	r0, [sp, #28]
 8006736:	f10b 3bff 	add.w	fp, fp, #4294967295
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 8170 	beq.w	8006a20 <_dtoa_r+0xb60>
 8006740:	4631      	mov	r1, r6
 8006742:	2300      	movs	r3, #0
 8006744:	4650      	mov	r0, sl
 8006746:	220a      	movs	r2, #10
 8006748:	f000 fcf1 	bl	800712e <__multadd>
 800674c:	9b06      	ldr	r3, [sp, #24]
 800674e:	2b00      	cmp	r3, #0
 8006750:	4606      	mov	r6, r0
 8006752:	dc33      	bgt.n	80067bc <_dtoa_r+0x8fc>
 8006754:	e16d      	b.n	8006a32 <_dtoa_r+0xb72>
 8006756:	9b05      	ldr	r3, [sp, #20]
 8006758:	2b00      	cmp	r3, #0
 800675a:	dc26      	bgt.n	80067aa <_dtoa_r+0x8ea>
 800675c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800675e:	2b02      	cmp	r3, #2
 8006760:	dd23      	ble.n	80067aa <_dtoa_r+0x8ea>
 8006762:	9b05      	ldr	r3, [sp, #20]
 8006764:	9306      	str	r3, [sp, #24]
 8006766:	9b06      	ldr	r3, [sp, #24]
 8006768:	b973      	cbnz	r3, 8006788 <_dtoa_r+0x8c8>
 800676a:	4629      	mov	r1, r5
 800676c:	2205      	movs	r2, #5
 800676e:	4650      	mov	r0, sl
 8006770:	f000 fcdd 	bl	800712e <__multadd>
 8006774:	4605      	mov	r5, r0
 8006776:	4629      	mov	r1, r5
 8006778:	9807      	ldr	r0, [sp, #28]
 800677a:	f000 fede 	bl	800753a <__mcmp>
 800677e:	2800      	cmp	r0, #0
 8006780:	dc09      	bgt.n	8006796 <_dtoa_r+0x8d6>
 8006782:	e001      	b.n	8006788 <_dtoa_r+0x8c8>
 8006784:	2500      	movs	r5, #0
 8006786:	462e      	mov	r6, r5
 8006788:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800678a:	9c08      	ldr	r4, [sp, #32]
 800678c:	ea6f 0b03 	mvn.w	fp, r3
 8006790:	e008      	b.n	80067a4 <_dtoa_r+0x8e4>
 8006792:	46bb      	mov	fp, r7
 8006794:	462e      	mov	r6, r5
 8006796:	9b08      	ldr	r3, [sp, #32]
 8006798:	9a08      	ldr	r2, [sp, #32]
 800679a:	1c5c      	adds	r4, r3, #1
 800679c:	2331      	movs	r3, #49	; 0x31
 800679e:	7013      	strb	r3, [r2, #0]
 80067a0:	f10b 0b01 	add.w	fp, fp, #1
 80067a4:	46b1      	mov	r9, r6
 80067a6:	2600      	movs	r6, #0
 80067a8:	e114      	b.n	80069d4 <_dtoa_r+0xb14>
 80067aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067ac:	b923      	cbnz	r3, 80067b8 <_dtoa_r+0x8f8>
 80067ae:	9b05      	ldr	r3, [sp, #20]
 80067b0:	9306      	str	r3, [sp, #24]
 80067b2:	9f08      	ldr	r7, [sp, #32]
 80067b4:	9c07      	ldr	r4, [sp, #28]
 80067b6:	e0cc      	b.n	8006952 <_dtoa_r+0xa92>
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	9306      	str	r3, [sp, #24]
 80067bc:	2c00      	cmp	r4, #0
 80067be:	dd05      	ble.n	80067cc <_dtoa_r+0x90c>
 80067c0:	4631      	mov	r1, r6
 80067c2:	4650      	mov	r0, sl
 80067c4:	4622      	mov	r2, r4
 80067c6:	f000 fe65 	bl	8007494 <__lshift>
 80067ca:	4606      	mov	r6, r0
 80067cc:	b1b7      	cbz	r7, 80067fc <_dtoa_r+0x93c>
 80067ce:	6871      	ldr	r1, [r6, #4]
 80067d0:	4650      	mov	r0, sl
 80067d2:	f000 fc60 	bl	8007096 <_Balloc>
 80067d6:	6932      	ldr	r2, [r6, #16]
 80067d8:	3202      	adds	r2, #2
 80067da:	4604      	mov	r4, r0
 80067dc:	f106 010c 	add.w	r1, r6, #12
 80067e0:	0092      	lsls	r2, r2, #2
 80067e2:	300c      	adds	r0, #12
 80067e4:	f7fd fd56 	bl	8004294 <memcpy>
 80067e8:	4650      	mov	r0, sl
 80067ea:	4621      	mov	r1, r4
 80067ec:	2201      	movs	r2, #1
 80067ee:	f000 fe51 	bl	8007494 <__lshift>
 80067f2:	4681      	mov	r9, r0
 80067f4:	e003      	b.n	80067fe <_dtoa_r+0x93e>
 80067f6:	bf00      	nop
 80067f8:	40240000 	.word	0x40240000
 80067fc:	46b1      	mov	r9, r6
 80067fe:	9f08      	ldr	r7, [sp, #32]
 8006800:	9c07      	ldr	r4, [sp, #28]
 8006802:	4629      	mov	r1, r5
 8006804:	4620      	mov	r0, r4
 8006806:	f7ff facd 	bl	8005da4 <quorem>
 800680a:	4631      	mov	r1, r6
 800680c:	9009      	str	r0, [sp, #36]	; 0x24
 800680e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006812:	4620      	mov	r0, r4
 8006814:	f000 fe91 	bl	800753a <__mcmp>
 8006818:	464a      	mov	r2, r9
 800681a:	9005      	str	r0, [sp, #20]
 800681c:	4629      	mov	r1, r5
 800681e:	4650      	mov	r0, sl
 8006820:	f000 fea7 	bl	8007572 <__mdiff>
 8006824:	68c2      	ldr	r2, [r0, #12]
 8006826:	4603      	mov	r3, r0
 8006828:	b93a      	cbnz	r2, 800683a <_dtoa_r+0x97a>
 800682a:	4619      	mov	r1, r3
 800682c:	4620      	mov	r0, r4
 800682e:	9307      	str	r3, [sp, #28]
 8006830:	f000 fe83 	bl	800753a <__mcmp>
 8006834:	9b07      	ldr	r3, [sp, #28]
 8006836:	4602      	mov	r2, r0
 8006838:	e000      	b.n	800683c <_dtoa_r+0x97c>
 800683a:	2201      	movs	r2, #1
 800683c:	4650      	mov	r0, sl
 800683e:	4619      	mov	r1, r3
 8006840:	9207      	str	r2, [sp, #28]
 8006842:	f000 fc5d 	bl	8007100 <_Bfree>
 8006846:	9a07      	ldr	r2, [sp, #28]
 8006848:	b9a2      	cbnz	r2, 8006874 <_dtoa_r+0x9b4>
 800684a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800684c:	b993      	cbnz	r3, 8006874 <_dtoa_r+0x9b4>
 800684e:	9b02      	ldr	r3, [sp, #8]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	b973      	cbnz	r3, 8006874 <_dtoa_r+0x9b4>
 8006856:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800685a:	463b      	mov	r3, r7
 800685c:	9407      	str	r4, [sp, #28]
 800685e:	d040      	beq.n	80068e2 <_dtoa_r+0xa22>
 8006860:	9b05      	ldr	r3, [sp, #20]
 8006862:	2b00      	cmp	r3, #0
 8006864:	bfc8      	it	gt
 8006866:	9b09      	ldrgt	r3, [sp, #36]	; 0x24
 8006868:	f107 0401 	add.w	r4, r7, #1
 800686c:	bfc8      	it	gt
 800686e:	f103 0831 	addgt.w	r8, r3, #49	; 0x31
 8006872:	e03d      	b.n	80068f0 <_dtoa_r+0xa30>
 8006874:	9b05      	ldr	r3, [sp, #20]
 8006876:	2b00      	cmp	r3, #0
 8006878:	da04      	bge.n	8006884 <_dtoa_r+0x9c4>
 800687a:	2a00      	cmp	r2, #0
 800687c:	46c4      	mov	ip, r8
 800687e:	9407      	str	r4, [sp, #28]
 8006880:	dc08      	bgt.n	8006894 <_dtoa_r+0x9d4>
 8006882:	e021      	b.n	80068c8 <_dtoa_r+0xa08>
 8006884:	d124      	bne.n	80068d0 <_dtoa_r+0xa10>
 8006886:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006888:	bb13      	cbnz	r3, 80068d0 <_dtoa_r+0xa10>
 800688a:	9b02      	ldr	r3, [sp, #8]
 800688c:	f003 0301 	and.w	r3, r3, #1
 8006890:	b9f3      	cbnz	r3, 80068d0 <_dtoa_r+0xa10>
 8006892:	e7f2      	b.n	800687a <_dtoa_r+0x9ba>
 8006894:	4621      	mov	r1, r4
 8006896:	2201      	movs	r2, #1
 8006898:	4650      	mov	r0, sl
 800689a:	9705      	str	r7, [sp, #20]
 800689c:	f8cd 8008 	str.w	r8, [sp, #8]
 80068a0:	f000 fdf8 	bl	8007494 <__lshift>
 80068a4:	4629      	mov	r1, r5
 80068a6:	9007      	str	r0, [sp, #28]
 80068a8:	f000 fe47 	bl	800753a <__mcmp>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	f8dd c008 	ldr.w	ip, [sp, #8]
 80068b2:	9b05      	ldr	r3, [sp, #20]
 80068b4:	dc03      	bgt.n	80068be <_dtoa_r+0x9fe>
 80068b6:	d107      	bne.n	80068c8 <_dtoa_r+0xa08>
 80068b8:	f018 0f01 	tst.w	r8, #1
 80068bc:	d004      	beq.n	80068c8 <_dtoa_r+0xa08>
 80068be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068c2:	d00e      	beq.n	80068e2 <_dtoa_r+0xa22>
 80068c4:	f108 0c01 	add.w	ip, r8, #1
 80068c8:	1c7c      	adds	r4, r7, #1
 80068ca:	f887 c000 	strb.w	ip, [r7]
 80068ce:	e081      	b.n	80069d4 <_dtoa_r+0xb14>
 80068d0:	2a00      	cmp	r2, #0
 80068d2:	f107 0201 	add.w	r2, r7, #1
 80068d6:	dd0e      	ble.n	80068f6 <_dtoa_r+0xa36>
 80068d8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80068dc:	463b      	mov	r3, r7
 80068de:	9407      	str	r4, [sp, #28]
 80068e0:	d103      	bne.n	80068ea <_dtoa_r+0xa2a>
 80068e2:	2239      	movs	r2, #57	; 0x39
 80068e4:	3701      	adds	r7, #1
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	e057      	b.n	800699a <_dtoa_r+0xada>
 80068ea:	4614      	mov	r4, r2
 80068ec:	f108 0801 	add.w	r8, r8, #1
 80068f0:	f887 8000 	strb.w	r8, [r7]
 80068f4:	e06e      	b.n	80069d4 <_dtoa_r+0xb14>
 80068f6:	9b08      	ldr	r3, [sp, #32]
 80068f8:	f802 8c01 	strb.w	r8, [r2, #-1]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	4617      	mov	r7, r2
 8006900:	9a06      	ldr	r2, [sp, #24]
 8006902:	4293      	cmp	r3, r2
 8006904:	d03a      	beq.n	800697c <_dtoa_r+0xabc>
 8006906:	4621      	mov	r1, r4
 8006908:	220a      	movs	r2, #10
 800690a:	2300      	movs	r3, #0
 800690c:	4650      	mov	r0, sl
 800690e:	f000 fc0e 	bl	800712e <__multadd>
 8006912:	454e      	cmp	r6, r9
 8006914:	4604      	mov	r4, r0
 8006916:	4631      	mov	r1, r6
 8006918:	4650      	mov	r0, sl
 800691a:	f04f 020a 	mov.w	r2, #10
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	d104      	bne.n	800692e <_dtoa_r+0xa6e>
 8006924:	f000 fc03 	bl	800712e <__multadd>
 8006928:	4606      	mov	r6, r0
 800692a:	4681      	mov	r9, r0
 800692c:	e769      	b.n	8006802 <_dtoa_r+0x942>
 800692e:	f000 fbfe 	bl	800712e <__multadd>
 8006932:	4649      	mov	r1, r9
 8006934:	4606      	mov	r6, r0
 8006936:	220a      	movs	r2, #10
 8006938:	4650      	mov	r0, sl
 800693a:	2300      	movs	r3, #0
 800693c:	f000 fbf7 	bl	800712e <__multadd>
 8006940:	4681      	mov	r9, r0
 8006942:	e75e      	b.n	8006802 <_dtoa_r+0x942>
 8006944:	4621      	mov	r1, r4
 8006946:	4650      	mov	r0, sl
 8006948:	220a      	movs	r2, #10
 800694a:	2300      	movs	r3, #0
 800694c:	f000 fbef 	bl	800712e <__multadd>
 8006950:	4604      	mov	r4, r0
 8006952:	4620      	mov	r0, r4
 8006954:	4629      	mov	r1, r5
 8006956:	f7ff fa25 	bl	8005da4 <quorem>
 800695a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800695e:	f807 8b01 	strb.w	r8, [r7], #1
 8006962:	9b08      	ldr	r3, [sp, #32]
 8006964:	9a06      	ldr	r2, [sp, #24]
 8006966:	1afb      	subs	r3, r7, r3
 8006968:	4293      	cmp	r3, r2
 800696a:	dbeb      	blt.n	8006944 <_dtoa_r+0xa84>
 800696c:	9b08      	ldr	r3, [sp, #32]
 800696e:	2a01      	cmp	r2, #1
 8006970:	bfac      	ite	ge
 8006972:	189b      	addge	r3, r3, r2
 8006974:	3301      	addlt	r3, #1
 8006976:	46b1      	mov	r9, r6
 8006978:	461f      	mov	r7, r3
 800697a:	2600      	movs	r6, #0
 800697c:	4621      	mov	r1, r4
 800697e:	2201      	movs	r2, #1
 8006980:	4650      	mov	r0, sl
 8006982:	f000 fd87 	bl	8007494 <__lshift>
 8006986:	4629      	mov	r1, r5
 8006988:	9007      	str	r0, [sp, #28]
 800698a:	f000 fdd6 	bl	800753a <__mcmp>
 800698e:	2800      	cmp	r0, #0
 8006990:	dc03      	bgt.n	800699a <_dtoa_r+0xada>
 8006992:	d116      	bne.n	80069c2 <_dtoa_r+0xb02>
 8006994:	f018 0f01 	tst.w	r8, #1
 8006998:	d013      	beq.n	80069c2 <_dtoa_r+0xb02>
 800699a:	463c      	mov	r4, r7
 800699c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80069a0:	2b39      	cmp	r3, #57	; 0x39
 80069a2:	f104 32ff 	add.w	r2, r4, #4294967295
 80069a6:	d109      	bne.n	80069bc <_dtoa_r+0xafc>
 80069a8:	9b08      	ldr	r3, [sp, #32]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d104      	bne.n	80069b8 <_dtoa_r+0xaf8>
 80069ae:	f10b 0b01 	add.w	fp, fp, #1
 80069b2:	2331      	movs	r3, #49	; 0x31
 80069b4:	9a08      	ldr	r2, [sp, #32]
 80069b6:	e002      	b.n	80069be <_dtoa_r+0xafe>
 80069b8:	4614      	mov	r4, r2
 80069ba:	e7ef      	b.n	800699c <_dtoa_r+0xadc>
 80069bc:	3301      	adds	r3, #1
 80069be:	7013      	strb	r3, [r2, #0]
 80069c0:	e008      	b.n	80069d4 <_dtoa_r+0xb14>
 80069c2:	463c      	mov	r4, r7
 80069c4:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80069c8:	2b30      	cmp	r3, #48	; 0x30
 80069ca:	f104 32ff 	add.w	r2, r4, #4294967295
 80069ce:	d101      	bne.n	80069d4 <_dtoa_r+0xb14>
 80069d0:	4614      	mov	r4, r2
 80069d2:	e7f7      	b.n	80069c4 <_dtoa_r+0xb04>
 80069d4:	4650      	mov	r0, sl
 80069d6:	4629      	mov	r1, r5
 80069d8:	f000 fb92 	bl	8007100 <_Bfree>
 80069dc:	f1b9 0f00 	cmp.w	r9, #0
 80069e0:	d00c      	beq.n	80069fc <_dtoa_r+0xb3c>
 80069e2:	b12e      	cbz	r6, 80069f0 <_dtoa_r+0xb30>
 80069e4:	454e      	cmp	r6, r9
 80069e6:	d003      	beq.n	80069f0 <_dtoa_r+0xb30>
 80069e8:	4650      	mov	r0, sl
 80069ea:	4631      	mov	r1, r6
 80069ec:	f000 fb88 	bl	8007100 <_Bfree>
 80069f0:	4650      	mov	r0, sl
 80069f2:	4649      	mov	r1, r9
 80069f4:	f000 fb84 	bl	8007100 <_Bfree>
 80069f8:	e000      	b.n	80069fc <_dtoa_r+0xb3c>
 80069fa:	46bb      	mov	fp, r7
 80069fc:	4650      	mov	r0, sl
 80069fe:	9907      	ldr	r1, [sp, #28]
 8006a00:	f000 fb7e 	bl	8007100 <_Bfree>
 8006a04:	2300      	movs	r3, #0
 8006a06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006a08:	7023      	strb	r3, [r4, #0]
 8006a0a:	f10b 0301 	add.w	r3, fp, #1
 8006a0e:	6013      	str	r3, [r2, #0]
 8006a10:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006a12:	b11b      	cbz	r3, 8006a1c <_dtoa_r+0xb5c>
 8006a14:	601c      	str	r4, [r3, #0]
 8006a16:	e001      	b.n	8006a1c <_dtoa_r+0xb5c>
 8006a18:	480a      	ldr	r0, [pc, #40]	; (8006a44 <_dtoa_r+0xb84>)
 8006a1a:	e00f      	b.n	8006a3c <_dtoa_r+0xb7c>
 8006a1c:	9808      	ldr	r0, [sp, #32]
 8006a1e:	e00d      	b.n	8006a3c <_dtoa_r+0xb7c>
 8006a20:	9b06      	ldr	r3, [sp, #24]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f73f aec5 	bgt.w	80067b2 <_dtoa_r+0x8f2>
 8006a28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	f73f ae9b 	bgt.w	8006766 <_dtoa_r+0x8a6>
 8006a30:	e6bf      	b.n	80067b2 <_dtoa_r+0x8f2>
 8006a32:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	f73f ae96 	bgt.w	8006766 <_dtoa_r+0x8a6>
 8006a3a:	e6bf      	b.n	80067bc <_dtoa_r+0x8fc>
 8006a3c:	b017      	add	sp, #92	; 0x5c
 8006a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a42:	bf00      	nop
 8006a44:	080084b2 	.word	0x080084b2

08006a48 <rshift>:
 8006a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a4a:	6906      	ldr	r6, [r0, #16]
 8006a4c:	114b      	asrs	r3, r1, #5
 8006a4e:	42b3      	cmp	r3, r6
 8006a50:	f100 0514 	add.w	r5, r0, #20
 8006a54:	da27      	bge.n	8006aa6 <rshift+0x5e>
 8006a56:	f011 011f 	ands.w	r1, r1, #31
 8006a5a:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8006a5e:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8006a62:	d101      	bne.n	8006a68 <rshift+0x20>
 8006a64:	4629      	mov	r1, r5
 8006a66:	e016      	b.n	8006a96 <rshift+0x4e>
 8006a68:	1d14      	adds	r4, r2, #4
 8006a6a:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 8006a6e:	f1c1 0e20 	rsb	lr, r1, #32
 8006a72:	40ca      	lsrs	r2, r1
 8006a74:	462b      	mov	r3, r5
 8006a76:	42b4      	cmp	r4, r6
 8006a78:	d209      	bcs.n	8006a8e <rshift+0x46>
 8006a7a:	6827      	ldr	r7, [r4, #0]
 8006a7c:	fa07 f70e 	lsl.w	r7, r7, lr
 8006a80:	433a      	orrs	r2, r7
 8006a82:	f843 2b04 	str.w	r2, [r3], #4
 8006a86:	f854 2b04 	ldr.w	r2, [r4], #4
 8006a8a:	40ca      	lsrs	r2, r1
 8006a8c:	e7f3      	b.n	8006a76 <rshift+0x2e>
 8006a8e:	601a      	str	r2, [r3, #0]
 8006a90:	b152      	cbz	r2, 8006aa8 <rshift+0x60>
 8006a92:	3304      	adds	r3, #4
 8006a94:	e008      	b.n	8006aa8 <rshift+0x60>
 8006a96:	42b2      	cmp	r2, r6
 8006a98:	460b      	mov	r3, r1
 8006a9a:	d205      	bcs.n	8006aa8 <rshift+0x60>
 8006a9c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006aa0:	f841 3b04 	str.w	r3, [r1], #4
 8006aa4:	e7f7      	b.n	8006a96 <rshift+0x4e>
 8006aa6:	462b      	mov	r3, r5
 8006aa8:	1b5b      	subs	r3, r3, r5
 8006aaa:	109b      	asrs	r3, r3, #2
 8006aac:	6103      	str	r3, [r0, #16]
 8006aae:	b903      	cbnz	r3, 8006ab2 <rshift+0x6a>
 8006ab0:	6143      	str	r3, [r0, #20]
 8006ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006ab4 <__hexdig_fun>:
 8006ab4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006ab8:	2b09      	cmp	r3, #9
 8006aba:	d801      	bhi.n	8006ac0 <__hexdig_fun+0xc>
 8006abc:	3820      	subs	r0, #32
 8006abe:	e00a      	b.n	8006ad6 <__hexdig_fun+0x22>
 8006ac0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006ac4:	2b05      	cmp	r3, #5
 8006ac6:	d801      	bhi.n	8006acc <__hexdig_fun+0x18>
 8006ac8:	3847      	subs	r0, #71	; 0x47
 8006aca:	e004      	b.n	8006ad6 <__hexdig_fun+0x22>
 8006acc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006ad0:	2b05      	cmp	r3, #5
 8006ad2:	d802      	bhi.n	8006ada <__hexdig_fun+0x26>
 8006ad4:	3827      	subs	r0, #39	; 0x27
 8006ad6:	b2c0      	uxtb	r0, r0
 8006ad8:	4770      	bx	lr
 8006ada:	2000      	movs	r0, #0
 8006adc:	4770      	bx	lr

08006ade <__gethex>:
 8006ade:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae2:	b089      	sub	sp, #36	; 0x24
 8006ae4:	468a      	mov	sl, r1
 8006ae6:	4691      	mov	r9, r2
 8006ae8:	9304      	str	r3, [sp, #16]
 8006aea:	9001      	str	r0, [sp, #4]
 8006aec:	f000 fab8 	bl	8007060 <_localeconv_r>
 8006af0:	6803      	ldr	r3, [r0, #0]
 8006af2:	9302      	str	r3, [sp, #8]
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7fe fa7d 	bl	8004ff4 <strlen>
 8006afa:	9b02      	ldr	r3, [sp, #8]
 8006afc:	9000      	str	r0, [sp, #0]
 8006afe:	4403      	add	r3, r0
 8006b00:	2600      	movs	r6, #0
 8006b02:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006b06:	9305      	str	r3, [sp, #20]
 8006b08:	f8da 3000 	ldr.w	r3, [sl]
 8006b0c:	3302      	adds	r3, #2
 8006b0e:	4698      	mov	r8, r3
 8006b10:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006b14:	2830      	cmp	r0, #48	; 0x30
 8006b16:	d101      	bne.n	8006b1c <__gethex+0x3e>
 8006b18:	3601      	adds	r6, #1
 8006b1a:	e7f8      	b.n	8006b0e <__gethex+0x30>
 8006b1c:	f7ff ffca 	bl	8006ab4 <__hexdig_fun>
 8006b20:	4604      	mov	r4, r0
 8006b22:	b9e8      	cbnz	r0, 8006b60 <__gethex+0x82>
 8006b24:	4640      	mov	r0, r8
 8006b26:	9902      	ldr	r1, [sp, #8]
 8006b28:	9a00      	ldr	r2, [sp, #0]
 8006b2a:	f001 f8af 	bl	8007c8c <strncmp>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d137      	bne.n	8006ba2 <__gethex+0xc4>
 8006b32:	9b00      	ldr	r3, [sp, #0]
 8006b34:	f818 0003 	ldrb.w	r0, [r8, r3]
 8006b38:	eb08 0703 	add.w	r7, r8, r3
 8006b3c:	f7ff ffba 	bl	8006ab4 <__hexdig_fun>
 8006b40:	b388      	cbz	r0, 8006ba6 <__gethex+0xc8>
 8006b42:	463b      	mov	r3, r7
 8006b44:	7818      	ldrb	r0, [r3, #0]
 8006b46:	2830      	cmp	r0, #48	; 0x30
 8006b48:	4698      	mov	r8, r3
 8006b4a:	f103 0301 	add.w	r3, r3, #1
 8006b4e:	d0f9      	beq.n	8006b44 <__gethex+0x66>
 8006b50:	f7ff ffb0 	bl	8006ab4 <__hexdig_fun>
 8006b54:	463c      	mov	r4, r7
 8006b56:	fab0 f580 	clz	r5, r0
 8006b5a:	2601      	movs	r6, #1
 8006b5c:	096d      	lsrs	r5, r5, #5
 8006b5e:	e001      	b.n	8006b64 <__gethex+0x86>
 8006b60:	2500      	movs	r5, #0
 8006b62:	462c      	mov	r4, r5
 8006b64:	46c3      	mov	fp, r8
 8006b66:	465f      	mov	r7, fp
 8006b68:	f10b 0b01 	add.w	fp, fp, #1
 8006b6c:	7838      	ldrb	r0, [r7, #0]
 8006b6e:	f7ff ffa1 	bl	8006ab4 <__hexdig_fun>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d1f7      	bne.n	8006b66 <__gethex+0x88>
 8006b76:	4638      	mov	r0, r7
 8006b78:	9902      	ldr	r1, [sp, #8]
 8006b7a:	9a00      	ldr	r2, [sp, #0]
 8006b7c:	f001 f886 	bl	8007c8c <strncmp>
 8006b80:	b958      	cbnz	r0, 8006b9a <__gethex+0xbc>
 8006b82:	b95c      	cbnz	r4, 8006b9c <__gethex+0xbe>
 8006b84:	9b00      	ldr	r3, [sp, #0]
 8006b86:	18fc      	adds	r4, r7, r3
 8006b88:	46a3      	mov	fp, r4
 8006b8a:	465f      	mov	r7, fp
 8006b8c:	f10b 0b01 	add.w	fp, fp, #1
 8006b90:	7838      	ldrb	r0, [r7, #0]
 8006b92:	f7ff ff8f 	bl	8006ab4 <__hexdig_fun>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	d1f7      	bne.n	8006b8a <__gethex+0xac>
 8006b9a:	b134      	cbz	r4, 8006baa <__gethex+0xcc>
 8006b9c:	1be4      	subs	r4, r4, r7
 8006b9e:	00a4      	lsls	r4, r4, #2
 8006ba0:	e003      	b.n	8006baa <__gethex+0xcc>
 8006ba2:	4647      	mov	r7, r8
 8006ba4:	e000      	b.n	8006ba8 <__gethex+0xca>
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	2501      	movs	r5, #1
 8006baa:	783b      	ldrb	r3, [r7, #0]
 8006bac:	2b50      	cmp	r3, #80	; 0x50
 8006bae:	d001      	beq.n	8006bb4 <__gethex+0xd6>
 8006bb0:	2b70      	cmp	r3, #112	; 0x70
 8006bb2:	d130      	bne.n	8006c16 <__gethex+0x138>
 8006bb4:	787b      	ldrb	r3, [r7, #1]
 8006bb6:	2b2b      	cmp	r3, #43	; 0x2b
 8006bb8:	d006      	beq.n	8006bc8 <__gethex+0xea>
 8006bba:	2b2d      	cmp	r3, #45	; 0x2d
 8006bbc:	d002      	beq.n	8006bc4 <__gethex+0xe6>
 8006bbe:	1c7a      	adds	r2, r7, #1
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	e003      	b.n	8006bcc <__gethex+0xee>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e000      	b.n	8006bca <__gethex+0xec>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	1cba      	adds	r2, r7, #2
 8006bcc:	7810      	ldrb	r0, [r2, #0]
 8006bce:	9306      	str	r3, [sp, #24]
 8006bd0:	9203      	str	r2, [sp, #12]
 8006bd2:	f7ff ff6f 	bl	8006ab4 <__hexdig_fun>
 8006bd6:	1e41      	subs	r1, r0, #1
 8006bd8:	b2c9      	uxtb	r1, r1
 8006bda:	2918      	cmp	r1, #24
 8006bdc:	9a03      	ldr	r2, [sp, #12]
 8006bde:	9b06      	ldr	r3, [sp, #24]
 8006be0:	d819      	bhi.n	8006c16 <__gethex+0x138>
 8006be2:	f1a0 0b10 	sub.w	fp, r0, #16
 8006be6:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8006bea:	9306      	str	r3, [sp, #24]
 8006bec:	9203      	str	r2, [sp, #12]
 8006bee:	9207      	str	r2, [sp, #28]
 8006bf0:	f7ff ff60 	bl	8006ab4 <__hexdig_fun>
 8006bf4:	1e41      	subs	r1, r0, #1
 8006bf6:	b2c9      	uxtb	r1, r1
 8006bf8:	2918      	cmp	r1, #24
 8006bfa:	9a03      	ldr	r2, [sp, #12]
 8006bfc:	9b06      	ldr	r3, [sp, #24]
 8006bfe:	d805      	bhi.n	8006c0c <__gethex+0x12e>
 8006c00:	210a      	movs	r1, #10
 8006c02:	fb01 0b0b 	mla	fp, r1, fp, r0
 8006c06:	f1ab 0b10 	sub.w	fp, fp, #16
 8006c0a:	e7ec      	b.n	8006be6 <__gethex+0x108>
 8006c0c:	b10b      	cbz	r3, 8006c12 <__gethex+0x134>
 8006c0e:	f1cb 0b00 	rsb	fp, fp, #0
 8006c12:	445c      	add	r4, fp
 8006c14:	e000      	b.n	8006c18 <__gethex+0x13a>
 8006c16:	463a      	mov	r2, r7
 8006c18:	f8ca 2000 	str.w	r2, [sl]
 8006c1c:	b125      	cbz	r5, 8006c28 <__gethex+0x14a>
 8006c1e:	2e00      	cmp	r6, #0
 8006c20:	bf14      	ite	ne
 8006c22:	2000      	movne	r0, #0
 8006c24:	2006      	moveq	r0, #6
 8006c26:	e17c      	b.n	8006f22 <__gethex+0x444>
 8006c28:	ebc8 0307 	rsb	r3, r8, r7
 8006c2c:	3b01      	subs	r3, #1
 8006c2e:	4629      	mov	r1, r5
 8006c30:	2b07      	cmp	r3, #7
 8006c32:	dd02      	ble.n	8006c3a <__gethex+0x15c>
 8006c34:	3101      	adds	r1, #1
 8006c36:	105b      	asrs	r3, r3, #1
 8006c38:	e7fa      	b.n	8006c30 <__gethex+0x152>
 8006c3a:	9801      	ldr	r0, [sp, #4]
 8006c3c:	f000 fa2b 	bl	8007096 <_Balloc>
 8006c40:	f04f 0a00 	mov.w	sl, #0
 8006c44:	f100 0b14 	add.w	fp, r0, #20
 8006c48:	4605      	mov	r5, r0
 8006c4a:	465e      	mov	r6, fp
 8006c4c:	46d4      	mov	ip, sl
 8006c4e:	4547      	cmp	r7, r8
 8006c50:	d937      	bls.n	8006cc2 <__gethex+0x1e4>
 8006c52:	1e7b      	subs	r3, r7, #1
 8006c54:	9303      	str	r3, [sp, #12]
 8006c56:	9a05      	ldr	r2, [sp, #20]
 8006c58:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d009      	beq.n	8006c74 <__gethex+0x196>
 8006c60:	f1bc 0f20 	cmp.w	ip, #32
 8006c64:	d11a      	bne.n	8006c9c <__gethex+0x1be>
 8006c66:	f8c6 a000 	str.w	sl, [r6]
 8006c6a:	f04f 0a00 	mov.w	sl, #0
 8006c6e:	3604      	adds	r6, #4
 8006c70:	46d4      	mov	ip, sl
 8006c72:	e013      	b.n	8006c9c <__gethex+0x1be>
 8006c74:	9b00      	ldr	r3, [sp, #0]
 8006c76:	9a03      	ldr	r2, [sp, #12]
 8006c78:	f1c3 0301 	rsb	r3, r3, #1
 8006c7c:	4413      	add	r3, r2
 8006c7e:	4543      	cmp	r3, r8
 8006c80:	d3ee      	bcc.n	8006c60 <__gethex+0x182>
 8006c82:	4618      	mov	r0, r3
 8006c84:	9902      	ldr	r1, [sp, #8]
 8006c86:	9a00      	ldr	r2, [sp, #0]
 8006c88:	f8cd c01c 	str.w	ip, [sp, #28]
 8006c8c:	9306      	str	r3, [sp, #24]
 8006c8e:	f000 fffd 	bl	8007c8c <strncmp>
 8006c92:	9b06      	ldr	r3, [sp, #24]
 8006c94:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8006c98:	b188      	cbz	r0, 8006cbe <__gethex+0x1e0>
 8006c9a:	e7e1      	b.n	8006c60 <__gethex+0x182>
 8006c9c:	f817 0c01 	ldrb.w	r0, [r7, #-1]
 8006ca0:	f8cd c018 	str.w	ip, [sp, #24]
 8006ca4:	f7ff ff06 	bl	8006ab4 <__hexdig_fun>
 8006ca8:	f8dd c018 	ldr.w	ip, [sp, #24]
 8006cac:	9b03      	ldr	r3, [sp, #12]
 8006cae:	f000 000f 	and.w	r0, r0, #15
 8006cb2:	fa00 f00c 	lsl.w	r0, r0, ip
 8006cb6:	ea4a 0a00 	orr.w	sl, sl, r0
 8006cba:	f10c 0c04 	add.w	ip, ip, #4
 8006cbe:	461f      	mov	r7, r3
 8006cc0:	e7c5      	b.n	8006c4e <__gethex+0x170>
 8006cc2:	f846 ab04 	str.w	sl, [r6], #4
 8006cc6:	ebcb 0606 	rsb	r6, fp, r6
 8006cca:	10b0      	asrs	r0, r6, #2
 8006ccc:	6128      	str	r0, [r5, #16]
 8006cce:	0147      	lsls	r7, r0, #5
 8006cd0:	4650      	mov	r0, sl
 8006cd2:	f000 faaa 	bl	800722a <__hi0bits>
 8006cd6:	f8d9 6000 	ldr.w	r6, [r9]
 8006cda:	1a38      	subs	r0, r7, r0
 8006cdc:	42b0      	cmp	r0, r6
 8006cde:	dd26      	ble.n	8006d2e <__gethex+0x250>
 8006ce0:	1b87      	subs	r7, r0, r6
 8006ce2:	4639      	mov	r1, r7
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f000 fdab 	bl	8007840 <__any_on>
 8006cea:	b1c8      	cbz	r0, 8006d20 <__gethex+0x242>
 8006cec:	1e7b      	subs	r3, r7, #1
 8006cee:	115a      	asrs	r2, r3, #5
 8006cf0:	f003 011f 	and.w	r1, r3, #31
 8006cf4:	f04f 0801 	mov.w	r8, #1
 8006cf8:	f85b 2022 	ldr.w	r2, [fp, r2, lsl #2]
 8006cfc:	fa08 f101 	lsl.w	r1, r8, r1
 8006d00:	4211      	tst	r1, r2
 8006d02:	d00e      	beq.n	8006d22 <__gethex+0x244>
 8006d04:	4543      	cmp	r3, r8
 8006d06:	dc02      	bgt.n	8006d0e <__gethex+0x230>
 8006d08:	f04f 0802 	mov.w	r8, #2
 8006d0c:	e009      	b.n	8006d22 <__gethex+0x244>
 8006d0e:	4628      	mov	r0, r5
 8006d10:	1eb9      	subs	r1, r7, #2
 8006d12:	f000 fd95 	bl	8007840 <__any_on>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d0f6      	beq.n	8006d08 <__gethex+0x22a>
 8006d1a:	f04f 0803 	mov.w	r8, #3
 8006d1e:	e000      	b.n	8006d22 <__gethex+0x244>
 8006d20:	4680      	mov	r8, r0
 8006d22:	4628      	mov	r0, r5
 8006d24:	4639      	mov	r1, r7
 8006d26:	f7ff fe8f 	bl	8006a48 <rshift>
 8006d2a:	443c      	add	r4, r7
 8006d2c:	e00c      	b.n	8006d48 <__gethex+0x26a>
 8006d2e:	da09      	bge.n	8006d44 <__gethex+0x266>
 8006d30:	1a37      	subs	r7, r6, r0
 8006d32:	4629      	mov	r1, r5
 8006d34:	9801      	ldr	r0, [sp, #4]
 8006d36:	463a      	mov	r2, r7
 8006d38:	f000 fbac 	bl	8007494 <__lshift>
 8006d3c:	1be4      	subs	r4, r4, r7
 8006d3e:	4605      	mov	r5, r0
 8006d40:	f100 0b14 	add.w	fp, r0, #20
 8006d44:	f04f 0800 	mov.w	r8, #0
 8006d48:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006d4c:	429c      	cmp	r4, r3
 8006d4e:	dd08      	ble.n	8006d62 <__gethex+0x284>
 8006d50:	9801      	ldr	r0, [sp, #4]
 8006d52:	4629      	mov	r1, r5
 8006d54:	f000 f9d4 	bl	8007100 <_Bfree>
 8006d58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	20a3      	movs	r0, #163	; 0xa3
 8006d60:	e0df      	b.n	8006f22 <__gethex+0x444>
 8006d62:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8006d66:	4284      	cmp	r4, r0
 8006d68:	da53      	bge.n	8006e12 <__gethex+0x334>
 8006d6a:	1b04      	subs	r4, r0, r4
 8006d6c:	42b4      	cmp	r4, r6
 8006d6e:	db2e      	blt.n	8006dce <__gethex+0x2f0>
 8006d70:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d01a      	beq.n	8006dae <__gethex+0x2d0>
 8006d78:	2b03      	cmp	r3, #3
 8006d7a:	d01c      	beq.n	8006db6 <__gethex+0x2d8>
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d11d      	bne.n	8006dbc <__gethex+0x2de>
 8006d80:	42b4      	cmp	r4, r6
 8006d82:	d11b      	bne.n	8006dbc <__gethex+0x2de>
 8006d84:	2e01      	cmp	r6, #1
 8006d86:	dc0b      	bgt.n	8006da0 <__gethex+0x2c2>
 8006d88:	9a04      	ldr	r2, [sp, #16]
 8006d8a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006d8e:	6013      	str	r3, [r2, #0]
 8006d90:	2301      	movs	r3, #1
 8006d92:	612b      	str	r3, [r5, #16]
 8006d94:	f8cb 3000 	str.w	r3, [fp]
 8006d98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d9a:	2062      	movs	r0, #98	; 0x62
 8006d9c:	601d      	str	r5, [r3, #0]
 8006d9e:	e0c0      	b.n	8006f22 <__gethex+0x444>
 8006da0:	4628      	mov	r0, r5
 8006da2:	1e71      	subs	r1, r6, #1
 8006da4:	f000 fd4c 	bl	8007840 <__any_on>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d1ed      	bne.n	8006d88 <__gethex+0x2aa>
 8006dac:	e006      	b.n	8006dbc <__gethex+0x2de>
 8006dae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d0e9      	beq.n	8006d88 <__gethex+0x2aa>
 8006db4:	e002      	b.n	8006dbc <__gethex+0x2de>
 8006db6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d1e5      	bne.n	8006d88 <__gethex+0x2aa>
 8006dbc:	9801      	ldr	r0, [sp, #4]
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	f000 f99e 	bl	8007100 <_Bfree>
 8006dc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	6013      	str	r3, [r2, #0]
 8006dca:	2050      	movs	r0, #80	; 0x50
 8006dcc:	e0a9      	b.n	8006f22 <__gethex+0x444>
 8006dce:	1e67      	subs	r7, r4, #1
 8006dd0:	f1b8 0f00 	cmp.w	r8, #0
 8006dd4:	d107      	bne.n	8006de6 <__gethex+0x308>
 8006dd6:	2f00      	cmp	r7, #0
 8006dd8:	dd07      	ble.n	8006dea <__gethex+0x30c>
 8006dda:	4628      	mov	r0, r5
 8006ddc:	4639      	mov	r1, r7
 8006dde:	f000 fd2f 	bl	8007840 <__any_on>
 8006de2:	4680      	mov	r8, r0
 8006de4:	e001      	b.n	8006dea <__gethex+0x30c>
 8006de6:	f04f 0801 	mov.w	r8, #1
 8006dea:	117a      	asrs	r2, r7, #5
 8006dec:	2301      	movs	r3, #1
 8006dee:	f007 071f 	and.w	r7, r7, #31
 8006df2:	f85b 2022 	ldr.w	r2, [fp, r2, lsl #2]
 8006df6:	40bb      	lsls	r3, r7
 8006df8:	4213      	tst	r3, r2
 8006dfa:	4621      	mov	r1, r4
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	bf18      	it	ne
 8006e00:	f048 0802 	orrne.w	r8, r8, #2
 8006e04:	1b36      	subs	r6, r6, r4
 8006e06:	f7ff fe1f 	bl	8006a48 <rshift>
 8006e0a:	2702      	movs	r7, #2
 8006e0c:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8006e10:	e000      	b.n	8006e14 <__gethex+0x336>
 8006e12:	2701      	movs	r7, #1
 8006e14:	f1b8 0f00 	cmp.w	r8, #0
 8006e18:	d07e      	beq.n	8006f18 <__gethex+0x43a>
 8006e1a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d00e      	beq.n	8006e40 <__gethex+0x362>
 8006e22:	2b03      	cmp	r3, #3
 8006e24:	d010      	beq.n	8006e48 <__gethex+0x36a>
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d174      	bne.n	8006f14 <__gethex+0x436>
 8006e2a:	f018 0f02 	tst.w	r8, #2
 8006e2e:	d071      	beq.n	8006f14 <__gethex+0x436>
 8006e30:	f8db 0000 	ldr.w	r0, [fp]
 8006e34:	ea48 0800 	orr.w	r8, r8, r0
 8006e38:	f018 0f01 	tst.w	r8, #1
 8006e3c:	d107      	bne.n	8006e4e <__gethex+0x370>
 8006e3e:	e069      	b.n	8006f14 <__gethex+0x436>
 8006e40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e42:	f1c3 0301 	rsb	r3, r3, #1
 8006e46:	9313      	str	r3, [sp, #76]	; 0x4c
 8006e48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d062      	beq.n	8006f14 <__gethex+0x436>
 8006e4e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006e52:	f105 0314 	add.w	r3, r5, #20
 8006e56:	ea4f 088a 	mov.w	r8, sl, lsl #2
 8006e5a:	eb03 0108 	add.w	r1, r3, r8
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	1c50      	adds	r0, r2, #1
 8006e62:	d002      	beq.n	8006e6a <__gethex+0x38c>
 8006e64:	3201      	adds	r2, #1
 8006e66:	601a      	str	r2, [r3, #0]
 8006e68:	e021      	b.n	8006eae <__gethex+0x3d0>
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f843 2b04 	str.w	r2, [r3], #4
 8006e70:	428b      	cmp	r3, r1
 8006e72:	d3f4      	bcc.n	8006e5e <__gethex+0x380>
 8006e74:	68ab      	ldr	r3, [r5, #8]
 8006e76:	459a      	cmp	sl, r3
 8006e78:	db12      	blt.n	8006ea0 <__gethex+0x3c2>
 8006e7a:	6869      	ldr	r1, [r5, #4]
 8006e7c:	9801      	ldr	r0, [sp, #4]
 8006e7e:	3101      	adds	r1, #1
 8006e80:	f000 f909 	bl	8007096 <_Balloc>
 8006e84:	692a      	ldr	r2, [r5, #16]
 8006e86:	3202      	adds	r2, #2
 8006e88:	f105 010c 	add.w	r1, r5, #12
 8006e8c:	4683      	mov	fp, r0
 8006e8e:	0092      	lsls	r2, r2, #2
 8006e90:	300c      	adds	r0, #12
 8006e92:	f7fd f9ff 	bl	8004294 <memcpy>
 8006e96:	4629      	mov	r1, r5
 8006e98:	9801      	ldr	r0, [sp, #4]
 8006e9a:	f000 f931 	bl	8007100 <_Bfree>
 8006e9e:	465d      	mov	r5, fp
 8006ea0:	692b      	ldr	r3, [r5, #16]
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006ea8:	612a      	str	r2, [r5, #16]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	615a      	str	r2, [r3, #20]
 8006eae:	2f02      	cmp	r7, #2
 8006eb0:	f105 0214 	add.w	r2, r5, #20
 8006eb4:	d110      	bne.n	8006ed8 <__gethex+0x3fa>
 8006eb6:	f8d9 3000 	ldr.w	r3, [r9]
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	429e      	cmp	r6, r3
 8006ebe:	d126      	bne.n	8006f0e <__gethex+0x430>
 8006ec0:	1171      	asrs	r1, r6, #5
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	f006 061f 	and.w	r6, r6, #31
 8006ec8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8006ecc:	40b3      	lsls	r3, r6
 8006ece:	4213      	tst	r3, r2
 8006ed0:	bf0c      	ite	eq
 8006ed2:	2702      	moveq	r7, #2
 8006ed4:	2701      	movne	r7, #1
 8006ed6:	e01a      	b.n	8006f0e <__gethex+0x430>
 8006ed8:	692b      	ldr	r3, [r5, #16]
 8006eda:	4553      	cmp	r3, sl
 8006edc:	dd0a      	ble.n	8006ef4 <__gethex+0x416>
 8006ede:	4628      	mov	r0, r5
 8006ee0:	2101      	movs	r1, #1
 8006ee2:	f7ff fdb1 	bl	8006a48 <rshift>
 8006ee6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006eea:	3401      	adds	r4, #1
 8006eec:	429c      	cmp	r4, r3
 8006eee:	f73f af2f 	bgt.w	8006d50 <__gethex+0x272>
 8006ef2:	e00b      	b.n	8006f0c <__gethex+0x42e>
 8006ef4:	f016 061f 	ands.w	r6, r6, #31
 8006ef8:	d008      	beq.n	8006f0c <__gethex+0x42e>
 8006efa:	4490      	add	r8, r2
 8006efc:	f1c6 0620 	rsb	r6, r6, #32
 8006f00:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8006f04:	f000 f991 	bl	800722a <__hi0bits>
 8006f08:	42b0      	cmp	r0, r6
 8006f0a:	dbe8      	blt.n	8006ede <__gethex+0x400>
 8006f0c:	2701      	movs	r7, #1
 8006f0e:	f047 0720 	orr.w	r7, r7, #32
 8006f12:	e001      	b.n	8006f18 <__gethex+0x43a>
 8006f14:	f047 0710 	orr.w	r7, r7, #16
 8006f18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f1a:	601d      	str	r5, [r3, #0]
 8006f1c:	9b04      	ldr	r3, [sp, #16]
 8006f1e:	4638      	mov	r0, r7
 8006f20:	601c      	str	r4, [r3, #0]
 8006f22:	b009      	add	sp, #36	; 0x24
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f28 <L_shift>:
 8006f28:	f1c2 0208 	rsb	r2, r2, #8
 8006f2c:	0092      	lsls	r2, r2, #2
 8006f2e:	b570      	push	{r4, r5, r6, lr}
 8006f30:	f1c2 0620 	rsb	r6, r2, #32
 8006f34:	6843      	ldr	r3, [r0, #4]
 8006f36:	6805      	ldr	r5, [r0, #0]
 8006f38:	fa03 f406 	lsl.w	r4, r3, r6
 8006f3c:	432c      	orrs	r4, r5
 8006f3e:	40d3      	lsrs	r3, r2
 8006f40:	6004      	str	r4, [r0, #0]
 8006f42:	f840 3f04 	str.w	r3, [r0, #4]!
 8006f46:	4288      	cmp	r0, r1
 8006f48:	d3f4      	bcc.n	8006f34 <L_shift+0xc>
 8006f4a:	bd70      	pop	{r4, r5, r6, pc}

08006f4c <__hexnan>:
 8006f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f50:	680e      	ldr	r6, [r1, #0]
 8006f52:	f8d0 a000 	ldr.w	sl, [r0]
 8006f56:	1175      	asrs	r5, r6, #5
 8006f58:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8006f5c:	f016 031f 	ands.w	r3, r6, #31
 8006f60:	b085      	sub	sp, #20
 8006f62:	bf18      	it	ne
 8006f64:	3504      	addne	r5, #4
 8006f66:	f1a5 0904 	sub.w	r9, r5, #4
 8006f6a:	4617      	mov	r7, r2
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	4683      	mov	fp, r0
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	f845 2c04 	str.w	r2, [r5, #-4]
 8006f76:	46c8      	mov	r8, r9
 8006f78:	464c      	mov	r4, r9
 8006f7a:	9200      	str	r2, [sp, #0]
 8006f7c:	4616      	mov	r6, r2
 8006f7e:	f81a 1f01 	ldrb.w	r1, [sl, #1]!
 8006f82:	2900      	cmp	r1, #0
 8006f84:	d03a      	beq.n	8006ffc <__hexnan+0xb0>
 8006f86:	4608      	mov	r0, r1
 8006f88:	9203      	str	r2, [sp, #12]
 8006f8a:	9102      	str	r1, [sp, #8]
 8006f8c:	f7ff fd92 	bl	8006ab4 <__hexdig_fun>
 8006f90:	9902      	ldr	r1, [sp, #8]
 8006f92:	9a03      	ldr	r2, [sp, #12]
 8006f94:	b9e8      	cbnz	r0, 8006fd2 <__hexnan+0x86>
 8006f96:	2920      	cmp	r1, #32
 8006f98:	d814      	bhi.n	8006fc4 <__hexnan+0x78>
 8006f9a:	9b00      	ldr	r3, [sp, #0]
 8006f9c:	42b3      	cmp	r3, r6
 8006f9e:	daee      	bge.n	8006f7e <__hexnan+0x32>
 8006fa0:	4544      	cmp	r4, r8
 8006fa2:	d205      	bcs.n	8006fb0 <__hexnan+0x64>
 8006fa4:	2a07      	cmp	r2, #7
 8006fa6:	dc03      	bgt.n	8006fb0 <__hexnan+0x64>
 8006fa8:	4620      	mov	r0, r4
 8006faa:	4641      	mov	r1, r8
 8006fac:	f7ff ffbc 	bl	8006f28 <L_shift>
 8006fb0:	42bc      	cmp	r4, r7
 8006fb2:	d921      	bls.n	8006ff8 <__hexnan+0xac>
 8006fb4:	f1a4 0804 	sub.w	r8, r4, #4
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f844 2c04 	str.w	r2, [r4, #-4]
 8006fbe:	9600      	str	r6, [sp, #0]
 8006fc0:	4644      	mov	r4, r8
 8006fc2:	e7dc      	b.n	8006f7e <__hexnan+0x32>
 8006fc4:	2929      	cmp	r1, #41	; 0x29
 8006fc6:	d145      	bne.n	8007054 <__hexnan+0x108>
 8006fc8:	f10a 0301 	add.w	r3, sl, #1
 8006fcc:	f8cb 3000 	str.w	r3, [fp]
 8006fd0:	e014      	b.n	8006ffc <__hexnan+0xb0>
 8006fd2:	3201      	adds	r2, #1
 8006fd4:	2a08      	cmp	r2, #8
 8006fd6:	f106 0601 	add.w	r6, r6, #1
 8006fda:	dd06      	ble.n	8006fea <__hexnan+0x9e>
 8006fdc:	42bc      	cmp	r4, r7
 8006fde:	d9ce      	bls.n	8006f7e <__hexnan+0x32>
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f844 2c04 	str.w	r2, [r4, #-4]
 8006fe6:	3c04      	subs	r4, #4
 8006fe8:	2201      	movs	r2, #1
 8006fea:	6821      	ldr	r1, [r4, #0]
 8006fec:	f000 000f 	and.w	r0, r0, #15
 8006ff0:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
 8006ff4:	6020      	str	r0, [r4, #0]
 8006ff6:	e7c2      	b.n	8006f7e <__hexnan+0x32>
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	e7c0      	b.n	8006f7e <__hexnan+0x32>
 8006ffc:	b356      	cbz	r6, 8007054 <__hexnan+0x108>
 8006ffe:	4544      	cmp	r4, r8
 8007000:	d205      	bcs.n	800700e <__hexnan+0xc2>
 8007002:	2a07      	cmp	r2, #7
 8007004:	dc03      	bgt.n	800700e <__hexnan+0xc2>
 8007006:	4620      	mov	r0, r4
 8007008:	4641      	mov	r1, r8
 800700a:	f7ff ff8d 	bl	8006f28 <L_shift>
 800700e:	42bc      	cmp	r4, r7
 8007010:	d90c      	bls.n	800702c <__hexnan+0xe0>
 8007012:	463b      	mov	r3, r7
 8007014:	f854 2b04 	ldr.w	r2, [r4], #4
 8007018:	f843 2b04 	str.w	r2, [r3], #4
 800701c:	454c      	cmp	r4, r9
 800701e:	d9f9      	bls.n	8007014 <__hexnan+0xc8>
 8007020:	2200      	movs	r2, #0
 8007022:	f843 2b04 	str.w	r2, [r3], #4
 8007026:	454b      	cmp	r3, r9
 8007028:	d9fa      	bls.n	8007020 <__hexnan+0xd4>
 800702a:	e00b      	b.n	8007044 <__hexnan+0xf8>
 800702c:	9b01      	ldr	r3, [sp, #4]
 800702e:	b14b      	cbz	r3, 8007044 <__hexnan+0xf8>
 8007030:	f1c3 0620 	rsb	r6, r3, #32
 8007034:	f855 2c04 	ldr.w	r2, [r5, #-4]
 8007038:	f04f 33ff 	mov.w	r3, #4294967295
 800703c:	40f3      	lsrs	r3, r6
 800703e:	4013      	ands	r3, r2
 8007040:	f845 3c04 	str.w	r3, [r5, #-4]
 8007044:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007048:	b933      	cbnz	r3, 8007058 <__hexnan+0x10c>
 800704a:	42bd      	cmp	r5, r7
 800704c:	d1fa      	bne.n	8007044 <__hexnan+0xf8>
 800704e:	2301      	movs	r3, #1
 8007050:	602b      	str	r3, [r5, #0]
 8007052:	e001      	b.n	8007058 <__hexnan+0x10c>
 8007054:	2004      	movs	r0, #4
 8007056:	e000      	b.n	800705a <__hexnan+0x10e>
 8007058:	2005      	movs	r0, #5
 800705a:	b005      	add	sp, #20
 800705c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007060 <_localeconv_r>:
 8007060:	4800      	ldr	r0, [pc, #0]	; (8007064 <_localeconv_r+0x4>)
 8007062:	4770      	bx	lr
 8007064:	20000130 	.word	0x20000130

08007068 <malloc>:
 8007068:	4b02      	ldr	r3, [pc, #8]	; (8007074 <malloc+0xc>)
 800706a:	4601      	mov	r1, r0
 800706c:	6818      	ldr	r0, [r3, #0]
 800706e:	f000 bc5b 	b.w	8007928 <_malloc_r>
 8007072:	bf00      	nop
 8007074:	20000128 	.word	0x20000128

08007078 <memchr>:
 8007078:	b510      	push	{r4, lr}
 800707a:	b2c9      	uxtb	r1, r1
 800707c:	4402      	add	r2, r0
 800707e:	4290      	cmp	r0, r2
 8007080:	4603      	mov	r3, r0
 8007082:	d006      	beq.n	8007092 <memchr+0x1a>
 8007084:	781c      	ldrb	r4, [r3, #0]
 8007086:	428c      	cmp	r4, r1
 8007088:	f100 0001 	add.w	r0, r0, #1
 800708c:	d1f7      	bne.n	800707e <memchr+0x6>
 800708e:	4618      	mov	r0, r3
 8007090:	bd10      	pop	{r4, pc}
 8007092:	2000      	movs	r0, #0
 8007094:	bd10      	pop	{r4, pc}

08007096 <_Balloc>:
 8007096:	b570      	push	{r4, r5, r6, lr}
 8007098:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800709a:	4604      	mov	r4, r0
 800709c:	460e      	mov	r6, r1
 800709e:	b93d      	cbnz	r5, 80070b0 <_Balloc+0x1a>
 80070a0:	2010      	movs	r0, #16
 80070a2:	f7ff ffe1 	bl	8007068 <malloc>
 80070a6:	6260      	str	r0, [r4, #36]	; 0x24
 80070a8:	6045      	str	r5, [r0, #4]
 80070aa:	6085      	str	r5, [r0, #8]
 80070ac:	6005      	str	r5, [r0, #0]
 80070ae:	60c5      	str	r5, [r0, #12]
 80070b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80070b2:	68eb      	ldr	r3, [r5, #12]
 80070b4:	b143      	cbz	r3, 80070c8 <_Balloc+0x32>
 80070b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80070be:	b178      	cbz	r0, 80070e0 <_Balloc+0x4a>
 80070c0:	6802      	ldr	r2, [r0, #0]
 80070c2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80070c6:	e017      	b.n	80070f8 <_Balloc+0x62>
 80070c8:	4620      	mov	r0, r4
 80070ca:	2104      	movs	r1, #4
 80070cc:	2221      	movs	r2, #33	; 0x21
 80070ce:	f000 fbd9 	bl	8007884 <_calloc_r>
 80070d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070d4:	60e8      	str	r0, [r5, #12]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1ec      	bne.n	80070b6 <_Balloc+0x20>
 80070dc:	2000      	movs	r0, #0
 80070de:	bd70      	pop	{r4, r5, r6, pc}
 80070e0:	2101      	movs	r1, #1
 80070e2:	fa01 f506 	lsl.w	r5, r1, r6
 80070e6:	1d6a      	adds	r2, r5, #5
 80070e8:	4620      	mov	r0, r4
 80070ea:	0092      	lsls	r2, r2, #2
 80070ec:	f000 fbca 	bl	8007884 <_calloc_r>
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d0f3      	beq.n	80070dc <_Balloc+0x46>
 80070f4:	6046      	str	r6, [r0, #4]
 80070f6:	6085      	str	r5, [r0, #8]
 80070f8:	2300      	movs	r3, #0
 80070fa:	6103      	str	r3, [r0, #16]
 80070fc:	60c3      	str	r3, [r0, #12]
 80070fe:	bd70      	pop	{r4, r5, r6, pc}

08007100 <_Bfree>:
 8007100:	b570      	push	{r4, r5, r6, lr}
 8007102:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007104:	4606      	mov	r6, r0
 8007106:	460d      	mov	r5, r1
 8007108:	b93c      	cbnz	r4, 800711a <_Bfree+0x1a>
 800710a:	2010      	movs	r0, #16
 800710c:	f7ff ffac 	bl	8007068 <malloc>
 8007110:	6270      	str	r0, [r6, #36]	; 0x24
 8007112:	6044      	str	r4, [r0, #4]
 8007114:	6084      	str	r4, [r0, #8]
 8007116:	6004      	str	r4, [r0, #0]
 8007118:	60c4      	str	r4, [r0, #12]
 800711a:	b13d      	cbz	r5, 800712c <_Bfree+0x2c>
 800711c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800711e:	686a      	ldr	r2, [r5, #4]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007126:	6029      	str	r1, [r5, #0]
 8007128:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800712c:	bd70      	pop	{r4, r5, r6, pc}

0800712e <__multadd>:
 800712e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007132:	690f      	ldr	r7, [r1, #16]
 8007134:	4698      	mov	r8, r3
 8007136:	4606      	mov	r6, r0
 8007138:	460c      	mov	r4, r1
 800713a:	f101 0e14 	add.w	lr, r1, #20
 800713e:	2300      	movs	r3, #0
 8007140:	f8de 0000 	ldr.w	r0, [lr]
 8007144:	b285      	uxth	r5, r0
 8007146:	0c01      	lsrs	r1, r0, #16
 8007148:	fb02 8505 	mla	r5, r2, r5, r8
 800714c:	4351      	muls	r1, r2
 800714e:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8007152:	3301      	adds	r3, #1
 8007154:	b2ad      	uxth	r5, r5
 8007156:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800715a:	42bb      	cmp	r3, r7
 800715c:	eb05 4101 	add.w	r1, r5, r1, lsl #16
 8007160:	f84e 1b04 	str.w	r1, [lr], #4
 8007164:	dbec      	blt.n	8007140 <__multadd+0x12>
 8007166:	f1b8 0f00 	cmp.w	r8, #0
 800716a:	d01b      	beq.n	80071a4 <__multadd+0x76>
 800716c:	68a3      	ldr	r3, [r4, #8]
 800716e:	429f      	cmp	r7, r3
 8007170:	db12      	blt.n	8007198 <__multadd+0x6a>
 8007172:	6861      	ldr	r1, [r4, #4]
 8007174:	4630      	mov	r0, r6
 8007176:	3101      	adds	r1, #1
 8007178:	f7ff ff8d 	bl	8007096 <_Balloc>
 800717c:	6922      	ldr	r2, [r4, #16]
 800717e:	3202      	adds	r2, #2
 8007180:	f104 010c 	add.w	r1, r4, #12
 8007184:	4605      	mov	r5, r0
 8007186:	0092      	lsls	r2, r2, #2
 8007188:	300c      	adds	r0, #12
 800718a:	f7fd f883 	bl	8004294 <memcpy>
 800718e:	4621      	mov	r1, r4
 8007190:	4630      	mov	r0, r6
 8007192:	f7ff ffb5 	bl	8007100 <_Bfree>
 8007196:	462c      	mov	r4, r5
 8007198:	eb04 0387 	add.w	r3, r4, r7, lsl #2
 800719c:	3701      	adds	r7, #1
 800719e:	f8c3 8014 	str.w	r8, [r3, #20]
 80071a2:	6127      	str	r7, [r4, #16]
 80071a4:	4620      	mov	r0, r4
 80071a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080071aa <__s2b>:
 80071aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071ae:	460c      	mov	r4, r1
 80071b0:	4615      	mov	r5, r2
 80071b2:	4698      	mov	r8, r3
 80071b4:	2209      	movs	r2, #9
 80071b6:	3308      	adds	r3, #8
 80071b8:	4607      	mov	r7, r0
 80071ba:	fb93 f2f2 	sdiv	r2, r3, r2
 80071be:	2100      	movs	r1, #0
 80071c0:	2301      	movs	r3, #1
 80071c2:	429a      	cmp	r2, r3
 80071c4:	dd02      	ble.n	80071cc <__s2b+0x22>
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	3101      	adds	r1, #1
 80071ca:	e7fa      	b.n	80071c2 <__s2b+0x18>
 80071cc:	4638      	mov	r0, r7
 80071ce:	f7ff ff62 	bl	8007096 <_Balloc>
 80071d2:	9b08      	ldr	r3, [sp, #32]
 80071d4:	6143      	str	r3, [r0, #20]
 80071d6:	2d09      	cmp	r5, #9
 80071d8:	f04f 0301 	mov.w	r3, #1
 80071dc:	4601      	mov	r1, r0
 80071de:	6103      	str	r3, [r0, #16]
 80071e0:	dd10      	ble.n	8007204 <__s2b+0x5a>
 80071e2:	f104 0609 	add.w	r6, r4, #9
 80071e6:	46b1      	mov	r9, r6
 80071e8:	442c      	add	r4, r5
 80071ea:	f819 3b01 	ldrb.w	r3, [r9], #1
 80071ee:	4638      	mov	r0, r7
 80071f0:	220a      	movs	r2, #10
 80071f2:	3b30      	subs	r3, #48	; 0x30
 80071f4:	f7ff ff9b 	bl	800712e <__multadd>
 80071f8:	45a1      	cmp	r9, r4
 80071fa:	4601      	mov	r1, r0
 80071fc:	d1f5      	bne.n	80071ea <__s2b+0x40>
 80071fe:	1974      	adds	r4, r6, r5
 8007200:	3c08      	subs	r4, #8
 8007202:	e001      	b.n	8007208 <__s2b+0x5e>
 8007204:	340a      	adds	r4, #10
 8007206:	2509      	movs	r5, #9
 8007208:	4626      	mov	r6, r4
 800720a:	1b2b      	subs	r3, r5, r4
 800720c:	4433      	add	r3, r6
 800720e:	4543      	cmp	r3, r8
 8007210:	da08      	bge.n	8007224 <__s2b+0x7a>
 8007212:	f816 3b01 	ldrb.w	r3, [r6], #1
 8007216:	4638      	mov	r0, r7
 8007218:	220a      	movs	r2, #10
 800721a:	3b30      	subs	r3, #48	; 0x30
 800721c:	f7ff ff87 	bl	800712e <__multadd>
 8007220:	4601      	mov	r1, r0
 8007222:	e7f2      	b.n	800720a <__s2b+0x60>
 8007224:	4608      	mov	r0, r1
 8007226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800722a <__hi0bits>:
 800722a:	0c03      	lsrs	r3, r0, #16
 800722c:	041b      	lsls	r3, r3, #16
 800722e:	b913      	cbnz	r3, 8007236 <__hi0bits+0xc>
 8007230:	0400      	lsls	r0, r0, #16
 8007232:	2310      	movs	r3, #16
 8007234:	e000      	b.n	8007238 <__hi0bits+0xe>
 8007236:	2300      	movs	r3, #0
 8007238:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800723c:	bf04      	itt	eq
 800723e:	0200      	lsleq	r0, r0, #8
 8007240:	3308      	addeq	r3, #8
 8007242:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007246:	bf04      	itt	eq
 8007248:	0100      	lsleq	r0, r0, #4
 800724a:	3304      	addeq	r3, #4
 800724c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007250:	bf04      	itt	eq
 8007252:	0080      	lsleq	r0, r0, #2
 8007254:	3302      	addeq	r3, #2
 8007256:	2800      	cmp	r0, #0
 8007258:	db03      	blt.n	8007262 <__hi0bits+0x38>
 800725a:	0042      	lsls	r2, r0, #1
 800725c:	d503      	bpl.n	8007266 <__hi0bits+0x3c>
 800725e:	1c58      	adds	r0, r3, #1
 8007260:	4770      	bx	lr
 8007262:	4618      	mov	r0, r3
 8007264:	4770      	bx	lr
 8007266:	2020      	movs	r0, #32
 8007268:	4770      	bx	lr

0800726a <__lo0bits>:
 800726a:	6803      	ldr	r3, [r0, #0]
 800726c:	f013 0207 	ands.w	r2, r3, #7
 8007270:	d00b      	beq.n	800728a <__lo0bits+0x20>
 8007272:	07d9      	lsls	r1, r3, #31
 8007274:	d422      	bmi.n	80072bc <__lo0bits+0x52>
 8007276:	079a      	lsls	r2, r3, #30
 8007278:	bf4b      	itete	mi
 800727a:	085b      	lsrmi	r3, r3, #1
 800727c:	089b      	lsrpl	r3, r3, #2
 800727e:	6003      	strmi	r3, [r0, #0]
 8007280:	6003      	strpl	r3, [r0, #0]
 8007282:	bf4c      	ite	mi
 8007284:	2001      	movmi	r0, #1
 8007286:	2002      	movpl	r0, #2
 8007288:	4770      	bx	lr
 800728a:	b299      	uxth	r1, r3
 800728c:	b909      	cbnz	r1, 8007292 <__lo0bits+0x28>
 800728e:	0c1b      	lsrs	r3, r3, #16
 8007290:	2210      	movs	r2, #16
 8007292:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007296:	bf04      	itt	eq
 8007298:	0a1b      	lsreq	r3, r3, #8
 800729a:	3208      	addeq	r2, #8
 800729c:	0719      	lsls	r1, r3, #28
 800729e:	bf04      	itt	eq
 80072a0:	091b      	lsreq	r3, r3, #4
 80072a2:	3204      	addeq	r2, #4
 80072a4:	0799      	lsls	r1, r3, #30
 80072a6:	bf04      	itt	eq
 80072a8:	089b      	lsreq	r3, r3, #2
 80072aa:	3202      	addeq	r2, #2
 80072ac:	07d9      	lsls	r1, r3, #31
 80072ae:	d402      	bmi.n	80072b6 <__lo0bits+0x4c>
 80072b0:	085b      	lsrs	r3, r3, #1
 80072b2:	d005      	beq.n	80072c0 <__lo0bits+0x56>
 80072b4:	3201      	adds	r2, #1
 80072b6:	6003      	str	r3, [r0, #0]
 80072b8:	4610      	mov	r0, r2
 80072ba:	4770      	bx	lr
 80072bc:	2000      	movs	r0, #0
 80072be:	4770      	bx	lr
 80072c0:	2020      	movs	r0, #32
 80072c2:	4770      	bx	lr

080072c4 <__i2b>:
 80072c4:	b510      	push	{r4, lr}
 80072c6:	460c      	mov	r4, r1
 80072c8:	2101      	movs	r1, #1
 80072ca:	f7ff fee4 	bl	8007096 <_Balloc>
 80072ce:	2201      	movs	r2, #1
 80072d0:	6144      	str	r4, [r0, #20]
 80072d2:	6102      	str	r2, [r0, #16]
 80072d4:	bd10      	pop	{r4, pc}

080072d6 <__multiply>:
 80072d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072da:	4614      	mov	r4, r2
 80072dc:	690a      	ldr	r2, [r1, #16]
 80072de:	6923      	ldr	r3, [r4, #16]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	bfb8      	it	lt
 80072e4:	460b      	movlt	r3, r1
 80072e6:	4688      	mov	r8, r1
 80072e8:	bfbc      	itt	lt
 80072ea:	46a0      	movlt	r8, r4
 80072ec:	461c      	movlt	r4, r3
 80072ee:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80072f2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80072f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072fa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072fe:	eb07 0609 	add.w	r6, r7, r9
 8007302:	429e      	cmp	r6, r3
 8007304:	bfc8      	it	gt
 8007306:	3101      	addgt	r1, #1
 8007308:	f7ff fec5 	bl	8007096 <_Balloc>
 800730c:	f100 0514 	add.w	r5, r0, #20
 8007310:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007314:	462b      	mov	r3, r5
 8007316:	4563      	cmp	r3, ip
 8007318:	d203      	bcs.n	8007322 <__multiply+0x4c>
 800731a:	2200      	movs	r2, #0
 800731c:	f843 2b04 	str.w	r2, [r3], #4
 8007320:	e7f9      	b.n	8007316 <__multiply+0x40>
 8007322:	f104 0214 	add.w	r2, r4, #20
 8007326:	f108 0114 	add.w	r1, r8, #20
 800732a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800732e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	9b00      	ldr	r3, [sp, #0]
 8007336:	9201      	str	r2, [sp, #4]
 8007338:	429a      	cmp	r2, r3
 800733a:	d257      	bcs.n	80073ec <__multiply+0x116>
 800733c:	f8b2 b000 	ldrh.w	fp, [r2]
 8007340:	f1bb 0f00 	cmp.w	fp, #0
 8007344:	d023      	beq.n	800738e <__multiply+0xb8>
 8007346:	4689      	mov	r9, r1
 8007348:	46ae      	mov	lr, r5
 800734a:	f04f 0800 	mov.w	r8, #0
 800734e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007352:	f8be a000 	ldrh.w	sl, [lr]
 8007356:	b2a3      	uxth	r3, r4
 8007358:	fb0b a303 	mla	r3, fp, r3, sl
 800735c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007360:	f8de 4000 	ldr.w	r4, [lr]
 8007364:	4443      	add	r3, r8
 8007366:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800736a:	fb0b 840a 	mla	r4, fp, sl, r8
 800736e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007372:	46f2      	mov	sl, lr
 8007374:	b29b      	uxth	r3, r3
 8007376:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800737a:	454f      	cmp	r7, r9
 800737c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007380:	f84a 3b04 	str.w	r3, [sl], #4
 8007384:	d901      	bls.n	800738a <__multiply+0xb4>
 8007386:	46d6      	mov	lr, sl
 8007388:	e7e1      	b.n	800734e <__multiply+0x78>
 800738a:	f8ce 8004 	str.w	r8, [lr, #4]
 800738e:	9b01      	ldr	r3, [sp, #4]
 8007390:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007394:	3204      	adds	r2, #4
 8007396:	f1ba 0f00 	cmp.w	sl, #0
 800739a:	d021      	beq.n	80073e0 <__multiply+0x10a>
 800739c:	682b      	ldr	r3, [r5, #0]
 800739e:	462c      	mov	r4, r5
 80073a0:	4689      	mov	r9, r1
 80073a2:	f04f 0800 	mov.w	r8, #0
 80073a6:	f8b9 e000 	ldrh.w	lr, [r9]
 80073aa:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 80073ae:	fb0a be0e 	mla	lr, sl, lr, fp
 80073b2:	44f0      	add	r8, lr
 80073b4:	46a3      	mov	fp, r4
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80073bc:	f84b 3b04 	str.w	r3, [fp], #4
 80073c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80073c4:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 80073c8:	0c1b      	lsrs	r3, r3, #16
 80073ca:	fb0a e303 	mla	r3, sl, r3, lr
 80073ce:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 80073d2:	45b9      	cmp	r9, r7
 80073d4:	ea4f 4813 	mov.w	r8, r3, lsr #16
 80073d8:	d201      	bcs.n	80073de <__multiply+0x108>
 80073da:	465c      	mov	r4, fp
 80073dc:	e7e3      	b.n	80073a6 <__multiply+0xd0>
 80073de:	6063      	str	r3, [r4, #4]
 80073e0:	3504      	adds	r5, #4
 80073e2:	e7a7      	b.n	8007334 <__multiply+0x5e>
 80073e4:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 80073e8:	b913      	cbnz	r3, 80073f0 <__multiply+0x11a>
 80073ea:	3e01      	subs	r6, #1
 80073ec:	2e00      	cmp	r6, #0
 80073ee:	dcf9      	bgt.n	80073e4 <__multiply+0x10e>
 80073f0:	6106      	str	r6, [r0, #16]
 80073f2:	b003      	add	sp, #12
 80073f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080073f8 <__pow5mult>:
 80073f8:	f012 0303 	ands.w	r3, r2, #3
 80073fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007400:	4606      	mov	r6, r0
 8007402:	460f      	mov	r7, r1
 8007404:	4615      	mov	r5, r2
 8007406:	d007      	beq.n	8007418 <__pow5mult+0x20>
 8007408:	3b01      	subs	r3, #1
 800740a:	4a21      	ldr	r2, [pc, #132]	; (8007490 <__pow5mult+0x98>)
 800740c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007410:	2300      	movs	r3, #0
 8007412:	f7ff fe8c 	bl	800712e <__multadd>
 8007416:	4607      	mov	r7, r0
 8007418:	10ad      	asrs	r5, r5, #2
 800741a:	d035      	beq.n	8007488 <__pow5mult+0x90>
 800741c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800741e:	b93c      	cbnz	r4, 8007430 <__pow5mult+0x38>
 8007420:	2010      	movs	r0, #16
 8007422:	f7ff fe21 	bl	8007068 <malloc>
 8007426:	6270      	str	r0, [r6, #36]	; 0x24
 8007428:	6044      	str	r4, [r0, #4]
 800742a:	6084      	str	r4, [r0, #8]
 800742c:	6004      	str	r4, [r0, #0]
 800742e:	60c4      	str	r4, [r0, #12]
 8007430:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007434:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007438:	b97c      	cbnz	r4, 800745a <__pow5mult+0x62>
 800743a:	4630      	mov	r0, r6
 800743c:	f240 2171 	movw	r1, #625	; 0x271
 8007440:	f7ff ff40 	bl	80072c4 <__i2b>
 8007444:	2300      	movs	r3, #0
 8007446:	f8c8 0008 	str.w	r0, [r8, #8]
 800744a:	4604      	mov	r4, r0
 800744c:	6003      	str	r3, [r0, #0]
 800744e:	e004      	b.n	800745a <__pow5mult+0x62>
 8007450:	106d      	asrs	r5, r5, #1
 8007452:	d019      	beq.n	8007488 <__pow5mult+0x90>
 8007454:	6820      	ldr	r0, [r4, #0]
 8007456:	b170      	cbz	r0, 8007476 <__pow5mult+0x7e>
 8007458:	4604      	mov	r4, r0
 800745a:	07eb      	lsls	r3, r5, #31
 800745c:	d5f8      	bpl.n	8007450 <__pow5mult+0x58>
 800745e:	4639      	mov	r1, r7
 8007460:	4622      	mov	r2, r4
 8007462:	4630      	mov	r0, r6
 8007464:	f7ff ff37 	bl	80072d6 <__multiply>
 8007468:	4639      	mov	r1, r7
 800746a:	4680      	mov	r8, r0
 800746c:	4630      	mov	r0, r6
 800746e:	f7ff fe47 	bl	8007100 <_Bfree>
 8007472:	4647      	mov	r7, r8
 8007474:	e7ec      	b.n	8007450 <__pow5mult+0x58>
 8007476:	4630      	mov	r0, r6
 8007478:	4621      	mov	r1, r4
 800747a:	4622      	mov	r2, r4
 800747c:	f7ff ff2b 	bl	80072d6 <__multiply>
 8007480:	2300      	movs	r3, #0
 8007482:	6020      	str	r0, [r4, #0]
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	e7e7      	b.n	8007458 <__pow5mult+0x60>
 8007488:	4638      	mov	r0, r7
 800748a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800748e:	bf00      	nop
 8007490:	08008738 	.word	0x08008738

08007494 <__lshift>:
 8007494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007498:	460c      	mov	r4, r1
 800749a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800749e:	6923      	ldr	r3, [r4, #16]
 80074a0:	6849      	ldr	r1, [r1, #4]
 80074a2:	eb0a 0903 	add.w	r9, sl, r3
 80074a6:	68a3      	ldr	r3, [r4, #8]
 80074a8:	4607      	mov	r7, r0
 80074aa:	4616      	mov	r6, r2
 80074ac:	f109 0501 	add.w	r5, r9, #1
 80074b0:	429d      	cmp	r5, r3
 80074b2:	dd02      	ble.n	80074ba <__lshift+0x26>
 80074b4:	3101      	adds	r1, #1
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	e7fa      	b.n	80074b0 <__lshift+0x1c>
 80074ba:	4638      	mov	r0, r7
 80074bc:	f7ff fdeb 	bl	8007096 <_Balloc>
 80074c0:	2300      	movs	r3, #0
 80074c2:	4680      	mov	r8, r0
 80074c4:	f100 0114 	add.w	r1, r0, #20
 80074c8:	4553      	cmp	r3, sl
 80074ca:	da04      	bge.n	80074d6 <__lshift+0x42>
 80074cc:	2200      	movs	r2, #0
 80074ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80074d2:	3301      	adds	r3, #1
 80074d4:	e7f8      	b.n	80074c8 <__lshift+0x34>
 80074d6:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 80074da:	6920      	ldr	r0, [r4, #16]
 80074dc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80074e0:	f016 021f 	ands.w	r2, r6, #31
 80074e4:	f104 0114 	add.w	r1, r4, #20
 80074e8:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80074ec:	d014      	beq.n	8007518 <__lshift+0x84>
 80074ee:	f1c2 0c20 	rsb	ip, r2, #32
 80074f2:	2000      	movs	r0, #0
 80074f4:	680e      	ldr	r6, [r1, #0]
 80074f6:	4096      	lsls	r6, r2
 80074f8:	4330      	orrs	r0, r6
 80074fa:	469a      	mov	sl, r3
 80074fc:	f843 0b04 	str.w	r0, [r3], #4
 8007500:	f851 0b04 	ldr.w	r0, [r1], #4
 8007504:	4571      	cmp	r1, lr
 8007506:	fa20 f00c 	lsr.w	r0, r0, ip
 800750a:	d3f3      	bcc.n	80074f4 <__lshift+0x60>
 800750c:	f8ca 0004 	str.w	r0, [sl, #4]
 8007510:	b148      	cbz	r0, 8007526 <__lshift+0x92>
 8007512:	f109 0502 	add.w	r5, r9, #2
 8007516:	e006      	b.n	8007526 <__lshift+0x92>
 8007518:	3b04      	subs	r3, #4
 800751a:	f851 2b04 	ldr.w	r2, [r1], #4
 800751e:	f843 2f04 	str.w	r2, [r3, #4]!
 8007522:	4571      	cmp	r1, lr
 8007524:	d3f9      	bcc.n	800751a <__lshift+0x86>
 8007526:	3d01      	subs	r5, #1
 8007528:	4638      	mov	r0, r7
 800752a:	f8c8 5010 	str.w	r5, [r8, #16]
 800752e:	4621      	mov	r1, r4
 8007530:	f7ff fde6 	bl	8007100 <_Bfree>
 8007534:	4640      	mov	r0, r8
 8007536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800753a <__mcmp>:
 800753a:	6903      	ldr	r3, [r0, #16]
 800753c:	690a      	ldr	r2, [r1, #16]
 800753e:	1a9b      	subs	r3, r3, r2
 8007540:	b510      	push	{r4, lr}
 8007542:	d111      	bne.n	8007568 <__mcmp+0x2e>
 8007544:	0092      	lsls	r2, r2, #2
 8007546:	3014      	adds	r0, #20
 8007548:	3114      	adds	r1, #20
 800754a:	1883      	adds	r3, r0, r2
 800754c:	440a      	add	r2, r1
 800754e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8007552:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007556:	428c      	cmp	r4, r1
 8007558:	d002      	beq.n	8007560 <__mcmp+0x26>
 800755a:	d307      	bcc.n	800756c <__mcmp+0x32>
 800755c:	2001      	movs	r0, #1
 800755e:	bd10      	pop	{r4, pc}
 8007560:	4283      	cmp	r3, r0
 8007562:	d8f4      	bhi.n	800754e <__mcmp+0x14>
 8007564:	2000      	movs	r0, #0
 8007566:	bd10      	pop	{r4, pc}
 8007568:	4618      	mov	r0, r3
 800756a:	bd10      	pop	{r4, pc}
 800756c:	f04f 30ff 	mov.w	r0, #4294967295
 8007570:	bd10      	pop	{r4, pc}

08007572 <__mdiff>:
 8007572:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007576:	4607      	mov	r7, r0
 8007578:	460c      	mov	r4, r1
 800757a:	4608      	mov	r0, r1
 800757c:	4611      	mov	r1, r2
 800757e:	4615      	mov	r5, r2
 8007580:	f7ff ffdb 	bl	800753a <__mcmp>
 8007584:	1e06      	subs	r6, r0, #0
 8007586:	d108      	bne.n	800759a <__mdiff+0x28>
 8007588:	4638      	mov	r0, r7
 800758a:	4631      	mov	r1, r6
 800758c:	f7ff fd83 	bl	8007096 <_Balloc>
 8007590:	2301      	movs	r3, #1
 8007592:	6103      	str	r3, [r0, #16]
 8007594:	6146      	str	r6, [r0, #20]
 8007596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800759a:	bfbc      	itt	lt
 800759c:	4623      	movlt	r3, r4
 800759e:	462c      	movlt	r4, r5
 80075a0:	4638      	mov	r0, r7
 80075a2:	6861      	ldr	r1, [r4, #4]
 80075a4:	bfba      	itte	lt
 80075a6:	461d      	movlt	r5, r3
 80075a8:	2601      	movlt	r6, #1
 80075aa:	2600      	movge	r6, #0
 80075ac:	f7ff fd73 	bl	8007096 <_Balloc>
 80075b0:	692b      	ldr	r3, [r5, #16]
 80075b2:	60c6      	str	r6, [r0, #12]
 80075b4:	6926      	ldr	r6, [r4, #16]
 80075b6:	f105 0914 	add.w	r9, r5, #20
 80075ba:	3414      	adds	r4, #20
 80075bc:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 80075c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80075c4:	f100 0514 	add.w	r5, r0, #20
 80075c8:	f04f 0c00 	mov.w	ip, #0
 80075cc:	f854 3b04 	ldr.w	r3, [r4], #4
 80075d0:	f859 2b04 	ldr.w	r2, [r9], #4
 80075d4:	fa1c f183 	uxtah	r1, ip, r3
 80075d8:	fa1f fe82 	uxth.w	lr, r2
 80075dc:	0c12      	lsrs	r2, r2, #16
 80075de:	ebce 0101 	rsb	r1, lr, r1
 80075e2:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 80075e6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80075ea:	b289      	uxth	r1, r1
 80075ec:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80075f0:	45c8      	cmp	r8, r9
 80075f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80075f6:	46a6      	mov	lr, r4
 80075f8:	f845 3b04 	str.w	r3, [r5], #4
 80075fc:	d8e6      	bhi.n	80075cc <__mdiff+0x5a>
 80075fe:	45be      	cmp	lr, r7
 8007600:	d20e      	bcs.n	8007620 <__mdiff+0xae>
 8007602:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007606:	fa1c f482 	uxtah	r4, ip, r2
 800760a:	0c12      	lsrs	r2, r2, #16
 800760c:	eb02 4224 	add.w	r2, r2, r4, asr #16
 8007610:	b2a4      	uxth	r4, r4
 8007612:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007616:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 800761a:	f845 2b04 	str.w	r2, [r5], #4
 800761e:	e7ee      	b.n	80075fe <__mdiff+0x8c>
 8007620:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007624:	b90b      	cbnz	r3, 800762a <__mdiff+0xb8>
 8007626:	3e01      	subs	r6, #1
 8007628:	e7fa      	b.n	8007620 <__mdiff+0xae>
 800762a:	6106      	str	r6, [r0, #16]
 800762c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007630 <__ulp>:
 8007630:	4b10      	ldr	r3, [pc, #64]	; (8007674 <__ulp+0x44>)
 8007632:	400b      	ands	r3, r1
 8007634:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007638:	2b00      	cmp	r3, #0
 800763a:	dd02      	ble.n	8007642 <__ulp+0x12>
 800763c:	2000      	movs	r0, #0
 800763e:	4619      	mov	r1, r3
 8007640:	4770      	bx	lr
 8007642:	425b      	negs	r3, r3
 8007644:	151b      	asrs	r3, r3, #20
 8007646:	2b13      	cmp	r3, #19
 8007648:	f04f 0000 	mov.w	r0, #0
 800764c:	f04f 0100 	mov.w	r1, #0
 8007650:	dc04      	bgt.n	800765c <__ulp+0x2c>
 8007652:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007656:	fa42 f103 	asr.w	r1, r2, r3
 800765a:	4770      	bx	lr
 800765c:	2b32      	cmp	r3, #50	; 0x32
 800765e:	f04f 0201 	mov.w	r2, #1
 8007662:	bfda      	itte	le
 8007664:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007668:	fa02 f303 	lslle.w	r3, r2, r3
 800766c:	4613      	movgt	r3, r2
 800766e:	4618      	mov	r0, r3
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop
 8007674:	7ff00000 	.word	0x7ff00000

08007678 <__b2d>:
 8007678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800767c:	6905      	ldr	r5, [r0, #16]
 800767e:	f100 0714 	add.w	r7, r0, #20
 8007682:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007686:	4688      	mov	r8, r1
 8007688:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800768c:	4620      	mov	r0, r4
 800768e:	f7ff fdcc 	bl	800722a <__hi0bits>
 8007692:	f1c0 0320 	rsb	r3, r0, #32
 8007696:	280a      	cmp	r0, #10
 8007698:	f1a5 0604 	sub.w	r6, r5, #4
 800769c:	f8c8 3000 	str.w	r3, [r8]
 80076a0:	dc11      	bgt.n	80076c6 <__b2d+0x4e>
 80076a2:	f1c0 0e0b 	rsb	lr, r0, #11
 80076a6:	fa24 f10e 	lsr.w	r1, r4, lr
 80076aa:	42be      	cmp	r6, r7
 80076ac:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 80076b0:	bf8c      	ite	hi
 80076b2:	f855 1c08 	ldrhi.w	r1, [r5, #-8]
 80076b6:	2100      	movls	r1, #0
 80076b8:	3015      	adds	r0, #21
 80076ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80076be:	fa21 f10e 	lsr.w	r1, r1, lr
 80076c2:	4084      	lsls	r4, r0
 80076c4:	e01b      	b.n	80076fe <__b2d+0x86>
 80076c6:	42be      	cmp	r6, r7
 80076c8:	bf86      	itte	hi
 80076ca:	f1a5 0608 	subhi.w	r6, r5, #8
 80076ce:	f855 1c08 	ldrhi.w	r1, [r5, #-8]
 80076d2:	2100      	movls	r1, #0
 80076d4:	f1b0 050b 	subs.w	r5, r0, #11
 80076d8:	d014      	beq.n	8007704 <__b2d+0x8c>
 80076da:	40ac      	lsls	r4, r5
 80076dc:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80076e0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80076e4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80076e8:	fa21 fe00 	lsr.w	lr, r1, r0
 80076ec:	42be      	cmp	r6, r7
 80076ee:	ea44 030e 	orr.w	r3, r4, lr
 80076f2:	bf8c      	ite	hi
 80076f4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80076f8:	2400      	movls	r4, #0
 80076fa:	40c4      	lsrs	r4, r0
 80076fc:	40a9      	lsls	r1, r5
 80076fe:	ea44 0201 	orr.w	r2, r4, r1
 8007702:	e004      	b.n	800770e <__b2d+0x96>
 8007704:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8007708:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800770c:	460a      	mov	r2, r1
 800770e:	4610      	mov	r0, r2
 8007710:	4619      	mov	r1, r3
 8007712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007716 <__d2b>:
 8007716:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800771a:	2101      	movs	r1, #1
 800771c:	461d      	mov	r5, r3
 800771e:	9f08      	ldr	r7, [sp, #32]
 8007720:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007722:	4614      	mov	r4, r2
 8007724:	f7ff fcb7 	bl	8007096 <_Balloc>
 8007728:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800772c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007730:	4680      	mov	r8, r0
 8007732:	b10d      	cbz	r5, 8007738 <__d2b+0x22>
 8007734:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007738:	9301      	str	r3, [sp, #4]
 800773a:	b1ec      	cbz	r4, 8007778 <__d2b+0x62>
 800773c:	a802      	add	r0, sp, #8
 800773e:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007742:	f7ff fd92 	bl	800726a <__lo0bits>
 8007746:	9b00      	ldr	r3, [sp, #0]
 8007748:	b150      	cbz	r0, 8007760 <__d2b+0x4a>
 800774a:	9a01      	ldr	r2, [sp, #4]
 800774c:	f1c0 0120 	rsb	r1, r0, #32
 8007750:	fa02 f101 	lsl.w	r1, r2, r1
 8007754:	430b      	orrs	r3, r1
 8007756:	40c2      	lsrs	r2, r0
 8007758:	f8c8 3014 	str.w	r3, [r8, #20]
 800775c:	9201      	str	r2, [sp, #4]
 800775e:	e001      	b.n	8007764 <__d2b+0x4e>
 8007760:	f8c8 3014 	str.w	r3, [r8, #20]
 8007764:	9b01      	ldr	r3, [sp, #4]
 8007766:	f8c8 3018 	str.w	r3, [r8, #24]
 800776a:	2b00      	cmp	r3, #0
 800776c:	bf14      	ite	ne
 800776e:	2402      	movne	r4, #2
 8007770:	2401      	moveq	r4, #1
 8007772:	f8c8 4010 	str.w	r4, [r8, #16]
 8007776:	e009      	b.n	800778c <__d2b+0x76>
 8007778:	a801      	add	r0, sp, #4
 800777a:	f7ff fd76 	bl	800726a <__lo0bits>
 800777e:	2401      	movs	r4, #1
 8007780:	9b01      	ldr	r3, [sp, #4]
 8007782:	f8c8 3014 	str.w	r3, [r8, #20]
 8007786:	f8c8 4010 	str.w	r4, [r8, #16]
 800778a:	3020      	adds	r0, #32
 800778c:	b135      	cbz	r5, 800779c <__d2b+0x86>
 800778e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007792:	4405      	add	r5, r0
 8007794:	603d      	str	r5, [r7, #0]
 8007796:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800779a:	e009      	b.n	80077b0 <__d2b+0x9a>
 800779c:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 80077a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077a4:	6038      	str	r0, [r7, #0]
 80077a6:	6918      	ldr	r0, [r3, #16]
 80077a8:	f7ff fd3f 	bl	800722a <__hi0bits>
 80077ac:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 80077b0:	6030      	str	r0, [r6, #0]
 80077b2:	4640      	mov	r0, r8
 80077b4:	b002      	add	sp, #8
 80077b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080077ba <__ratio>:
 80077ba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80077be:	4688      	mov	r8, r1
 80077c0:	4669      	mov	r1, sp
 80077c2:	4681      	mov	r9, r0
 80077c4:	f7ff ff58 	bl	8007678 <__b2d>
 80077c8:	460f      	mov	r7, r1
 80077ca:	4606      	mov	r6, r0
 80077cc:	a901      	add	r1, sp, #4
 80077ce:	4640      	mov	r0, r8
 80077d0:	f7ff ff52 	bl	8007678 <__b2d>
 80077d4:	9a01      	ldr	r2, [sp, #4]
 80077d6:	9b00      	ldr	r3, [sp, #0]
 80077d8:	460d      	mov	r5, r1
 80077da:	1a9b      	subs	r3, r3, r2
 80077dc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80077e0:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80077e4:	1a52      	subs	r2, r2, r1
 80077e6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	bfc8      	it	gt
 80077ee:	eb07 5703 	addgt.w	r7, r7, r3, lsl #20
 80077f2:	4604      	mov	r4, r0
 80077f4:	bfd8      	it	le
 80077f6:	eba5 5503 	suble.w	r5, r5, r3, lsl #20
 80077fa:	4630      	mov	r0, r6
 80077fc:	4639      	mov	r1, r7
 80077fe:	4622      	mov	r2, r4
 8007800:	462b      	mov	r3, r5
 8007802:	f7fc fb33 	bl	8003e6c <__aeabi_ddiv>
 8007806:	b003      	add	sp, #12
 8007808:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800780c <__copybits>:
 800780c:	3901      	subs	r1, #1
 800780e:	b510      	push	{r4, lr}
 8007810:	1149      	asrs	r1, r1, #5
 8007812:	6914      	ldr	r4, [r2, #16]
 8007814:	3101      	adds	r1, #1
 8007816:	f102 0314 	add.w	r3, r2, #20
 800781a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800781e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007822:	42a3      	cmp	r3, r4
 8007824:	4602      	mov	r2, r0
 8007826:	d204      	bcs.n	8007832 <__copybits+0x26>
 8007828:	f853 2b04 	ldr.w	r2, [r3], #4
 800782c:	f840 2b04 	str.w	r2, [r0], #4
 8007830:	e7f7      	b.n	8007822 <__copybits+0x16>
 8007832:	428a      	cmp	r2, r1
 8007834:	d203      	bcs.n	800783e <__copybits+0x32>
 8007836:	2300      	movs	r3, #0
 8007838:	f842 3b04 	str.w	r3, [r2], #4
 800783c:	e7f9      	b.n	8007832 <__copybits+0x26>
 800783e:	bd10      	pop	{r4, pc}

08007840 <__any_on>:
 8007840:	f100 0214 	add.w	r2, r0, #20
 8007844:	6900      	ldr	r0, [r0, #16]
 8007846:	114b      	asrs	r3, r1, #5
 8007848:	4283      	cmp	r3, r0
 800784a:	b510      	push	{r4, lr}
 800784c:	dc0c      	bgt.n	8007868 <__any_on+0x28>
 800784e:	da0c      	bge.n	800786a <__any_on+0x2a>
 8007850:	f011 011f 	ands.w	r1, r1, #31
 8007854:	d009      	beq.n	800786a <__any_on+0x2a>
 8007856:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800785a:	fa24 f001 	lsr.w	r0, r4, r1
 800785e:	fa00 f101 	lsl.w	r1, r0, r1
 8007862:	42a1      	cmp	r1, r4
 8007864:	d10c      	bne.n	8007880 <__any_on+0x40>
 8007866:	e000      	b.n	800786a <__any_on+0x2a>
 8007868:	4603      	mov	r3, r0
 800786a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800786e:	4293      	cmp	r3, r2
 8007870:	d904      	bls.n	800787c <__any_on+0x3c>
 8007872:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007876:	2900      	cmp	r1, #0
 8007878:	d0f9      	beq.n	800786e <__any_on+0x2e>
 800787a:	e001      	b.n	8007880 <__any_on+0x40>
 800787c:	2000      	movs	r0, #0
 800787e:	bd10      	pop	{r4, pc}
 8007880:	2001      	movs	r0, #1
 8007882:	bd10      	pop	{r4, pc}

08007884 <_calloc_r>:
 8007884:	b538      	push	{r3, r4, r5, lr}
 8007886:	fb02 f401 	mul.w	r4, r2, r1
 800788a:	4621      	mov	r1, r4
 800788c:	f000 f84c 	bl	8007928 <_malloc_r>
 8007890:	4605      	mov	r5, r0
 8007892:	b118      	cbz	r0, 800789c <_calloc_r+0x18>
 8007894:	2100      	movs	r1, #0
 8007896:	4622      	mov	r2, r4
 8007898:	f7fc fd07 	bl	80042aa <memset>
 800789c:	4628      	mov	r0, r5
 800789e:	bd38      	pop	{r3, r4, r5, pc}

080078a0 <_free_r>:
 80078a0:	b530      	push	{r4, r5, lr}
 80078a2:	2900      	cmp	r1, #0
 80078a4:	d03d      	beq.n	8007922 <_free_r+0x82>
 80078a6:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80078aa:	1f0b      	subs	r3, r1, #4
 80078ac:	491d      	ldr	r1, [pc, #116]	; (8007924 <_free_r+0x84>)
 80078ae:	2a00      	cmp	r2, #0
 80078b0:	bfb8      	it	lt
 80078b2:	189b      	addlt	r3, r3, r2
 80078b4:	680a      	ldr	r2, [r1, #0]
 80078b6:	460c      	mov	r4, r1
 80078b8:	b912      	cbnz	r2, 80078c0 <_free_r+0x20>
 80078ba:	605a      	str	r2, [r3, #4]
 80078bc:	600b      	str	r3, [r1, #0]
 80078be:	bd30      	pop	{r4, r5, pc}
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d20d      	bcs.n	80078e0 <_free_r+0x40>
 80078c4:	6819      	ldr	r1, [r3, #0]
 80078c6:	1858      	adds	r0, r3, r1
 80078c8:	4290      	cmp	r0, r2
 80078ca:	bf01      	itttt	eq
 80078cc:	585a      	ldreq	r2, [r3, r1]
 80078ce:	1852      	addeq	r2, r2, r1
 80078d0:	601a      	streq	r2, [r3, #0]
 80078d2:	6842      	ldreq	r2, [r0, #4]
 80078d4:	605a      	str	r2, [r3, #4]
 80078d6:	6023      	str	r3, [r4, #0]
 80078d8:	bd30      	pop	{r4, r5, pc}
 80078da:	4299      	cmp	r1, r3
 80078dc:	d803      	bhi.n	80078e6 <_free_r+0x46>
 80078de:	460a      	mov	r2, r1
 80078e0:	6851      	ldr	r1, [r2, #4]
 80078e2:	2900      	cmp	r1, #0
 80078e4:	d1f9      	bne.n	80078da <_free_r+0x3a>
 80078e6:	6814      	ldr	r4, [r2, #0]
 80078e8:	1915      	adds	r5, r2, r4
 80078ea:	429d      	cmp	r5, r3
 80078ec:	d10a      	bne.n	8007904 <_free_r+0x64>
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4423      	add	r3, r4
 80078f2:	18d0      	adds	r0, r2, r3
 80078f4:	4288      	cmp	r0, r1
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	d113      	bne.n	8007922 <_free_r+0x82>
 80078fa:	6808      	ldr	r0, [r1, #0]
 80078fc:	4403      	add	r3, r0
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	684b      	ldr	r3, [r1, #4]
 8007902:	e00d      	b.n	8007920 <_free_r+0x80>
 8007904:	d902      	bls.n	800790c <_free_r+0x6c>
 8007906:	230c      	movs	r3, #12
 8007908:	6003      	str	r3, [r0, #0]
 800790a:	bd30      	pop	{r4, r5, pc}
 800790c:	681c      	ldr	r4, [r3, #0]
 800790e:	1918      	adds	r0, r3, r4
 8007910:	4288      	cmp	r0, r1
 8007912:	bf04      	itt	eq
 8007914:	6808      	ldreq	r0, [r1, #0]
 8007916:	6849      	ldreq	r1, [r1, #4]
 8007918:	6059      	str	r1, [r3, #4]
 800791a:	bf04      	itt	eq
 800791c:	1900      	addeq	r0, r0, r4
 800791e:	6018      	streq	r0, [r3, #0]
 8007920:	6053      	str	r3, [r2, #4]
 8007922:	bd30      	pop	{r4, r5, pc}
 8007924:	20000384 	.word	0x20000384

08007928 <_malloc_r>:
 8007928:	b570      	push	{r4, r5, r6, lr}
 800792a:	1ccc      	adds	r4, r1, #3
 800792c:	f024 0403 	bic.w	r4, r4, #3
 8007930:	3408      	adds	r4, #8
 8007932:	2c0c      	cmp	r4, #12
 8007934:	bf38      	it	cc
 8007936:	240c      	movcc	r4, #12
 8007938:	2c00      	cmp	r4, #0
 800793a:	4606      	mov	r6, r0
 800793c:	da03      	bge.n	8007946 <_malloc_r+0x1e>
 800793e:	230c      	movs	r3, #12
 8007940:	6033      	str	r3, [r6, #0]
 8007942:	2000      	movs	r0, #0
 8007944:	bd70      	pop	{r4, r5, r6, pc}
 8007946:	428c      	cmp	r4, r1
 8007948:	d3f9      	bcc.n	800793e <_malloc_r+0x16>
 800794a:	4a20      	ldr	r2, [pc, #128]	; (80079cc <_malloc_r+0xa4>)
 800794c:	6813      	ldr	r3, [r2, #0]
 800794e:	4610      	mov	r0, r2
 8007950:	4619      	mov	r1, r3
 8007952:	b1a1      	cbz	r1, 800797e <_malloc_r+0x56>
 8007954:	680a      	ldr	r2, [r1, #0]
 8007956:	1b12      	subs	r2, r2, r4
 8007958:	d40e      	bmi.n	8007978 <_malloc_r+0x50>
 800795a:	2a0b      	cmp	r2, #11
 800795c:	d903      	bls.n	8007966 <_malloc_r+0x3e>
 800795e:	600a      	str	r2, [r1, #0]
 8007960:	188b      	adds	r3, r1, r2
 8007962:	508c      	str	r4, [r1, r2]
 8007964:	e01f      	b.n	80079a6 <_malloc_r+0x7e>
 8007966:	428b      	cmp	r3, r1
 8007968:	bf0d      	iteet	eq
 800796a:	685a      	ldreq	r2, [r3, #4]
 800796c:	684a      	ldrne	r2, [r1, #4]
 800796e:	605a      	strne	r2, [r3, #4]
 8007970:	6002      	streq	r2, [r0, #0]
 8007972:	bf18      	it	ne
 8007974:	460b      	movne	r3, r1
 8007976:	e016      	b.n	80079a6 <_malloc_r+0x7e>
 8007978:	460b      	mov	r3, r1
 800797a:	6849      	ldr	r1, [r1, #4]
 800797c:	e7e9      	b.n	8007952 <_malloc_r+0x2a>
 800797e:	4d14      	ldr	r5, [pc, #80]	; (80079d0 <_malloc_r+0xa8>)
 8007980:	682b      	ldr	r3, [r5, #0]
 8007982:	b91b      	cbnz	r3, 800798c <_malloc_r+0x64>
 8007984:	4630      	mov	r0, r6
 8007986:	f000 f971 	bl	8007c6c <_sbrk_r>
 800798a:	6028      	str	r0, [r5, #0]
 800798c:	4630      	mov	r0, r6
 800798e:	4621      	mov	r1, r4
 8007990:	f000 f96c 	bl	8007c6c <_sbrk_r>
 8007994:	1c42      	adds	r2, r0, #1
 8007996:	4603      	mov	r3, r0
 8007998:	d0d1      	beq.n	800793e <_malloc_r+0x16>
 800799a:	1cc5      	adds	r5, r0, #3
 800799c:	f025 0503 	bic.w	r5, r5, #3
 80079a0:	4285      	cmp	r5, r0
 80079a2:	d10a      	bne.n	80079ba <_malloc_r+0x92>
 80079a4:	601c      	str	r4, [r3, #0]
 80079a6:	f103 000b 	add.w	r0, r3, #11
 80079aa:	1d1a      	adds	r2, r3, #4
 80079ac:	f020 0007 	bic.w	r0, r0, #7
 80079b0:	1a82      	subs	r2, r0, r2
 80079b2:	d00a      	beq.n	80079ca <_malloc_r+0xa2>
 80079b4:	4251      	negs	r1, r2
 80079b6:	5099      	str	r1, [r3, r2]
 80079b8:	bd70      	pop	{r4, r5, r6, pc}
 80079ba:	4630      	mov	r0, r6
 80079bc:	1ae9      	subs	r1, r5, r3
 80079be:	f000 f955 	bl	8007c6c <_sbrk_r>
 80079c2:	3001      	adds	r0, #1
 80079c4:	d0bb      	beq.n	800793e <_malloc_r+0x16>
 80079c6:	462b      	mov	r3, r5
 80079c8:	e7ec      	b.n	80079a4 <_malloc_r+0x7c>
 80079ca:	bd70      	pop	{r4, r5, r6, pc}
 80079cc:	20000384 	.word	0x20000384
 80079d0:	20000380 	.word	0x20000380

080079d4 <__ssputs_r>:
 80079d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079d8:	688e      	ldr	r6, [r1, #8]
 80079da:	42b3      	cmp	r3, r6
 80079dc:	4682      	mov	sl, r0
 80079de:	460c      	mov	r4, r1
 80079e0:	4690      	mov	r8, r2
 80079e2:	4699      	mov	r9, r3
 80079e4:	d340      	bcc.n	8007a68 <__ssputs_r+0x94>
 80079e6:	898a      	ldrh	r2, [r1, #12]
 80079e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079ec:	d03a      	beq.n	8007a64 <__ssputs_r+0x90>
 80079ee:	6825      	ldr	r5, [r4, #0]
 80079f0:	6909      	ldr	r1, [r1, #16]
 80079f2:	1a6f      	subs	r7, r5, r1
 80079f4:	6965      	ldr	r5, [r4, #20]
 80079f6:	2302      	movs	r3, #2
 80079f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079fc:	fb95 f5f3 	sdiv	r5, r5, r3
 8007a00:	1c7b      	adds	r3, r7, #1
 8007a02:	444b      	add	r3, r9
 8007a04:	429d      	cmp	r5, r3
 8007a06:	bf38      	it	cc
 8007a08:	461d      	movcc	r5, r3
 8007a0a:	0553      	lsls	r3, r2, #21
 8007a0c:	d50f      	bpl.n	8007a2e <__ssputs_r+0x5a>
 8007a0e:	4629      	mov	r1, r5
 8007a10:	f7ff ff8a 	bl	8007928 <_malloc_r>
 8007a14:	4606      	mov	r6, r0
 8007a16:	b198      	cbz	r0, 8007a40 <__ssputs_r+0x6c>
 8007a18:	6921      	ldr	r1, [r4, #16]
 8007a1a:	463a      	mov	r2, r7
 8007a1c:	f7fc fc3a 	bl	8004294 <memcpy>
 8007a20:	89a3      	ldrh	r3, [r4, #12]
 8007a22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a2a:	81a3      	strh	r3, [r4, #12]
 8007a2c:	e013      	b.n	8007a56 <__ssputs_r+0x82>
 8007a2e:	462a      	mov	r2, r5
 8007a30:	f000 f961 	bl	8007cf6 <_realloc_r>
 8007a34:	4606      	mov	r6, r0
 8007a36:	b970      	cbnz	r0, 8007a56 <__ssputs_r+0x82>
 8007a38:	4650      	mov	r0, sl
 8007a3a:	6921      	ldr	r1, [r4, #16]
 8007a3c:	f7ff ff30 	bl	80078a0 <_free_r>
 8007a40:	230c      	movs	r3, #12
 8007a42:	f8ca 3000 	str.w	r3, [sl]
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a4c:	81a3      	strh	r3, [r4, #12]
 8007a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a56:	6126      	str	r6, [r4, #16]
 8007a58:	6165      	str	r5, [r4, #20]
 8007a5a:	443e      	add	r6, r7
 8007a5c:	1bed      	subs	r5, r5, r7
 8007a5e:	6026      	str	r6, [r4, #0]
 8007a60:	60a5      	str	r5, [r4, #8]
 8007a62:	464e      	mov	r6, r9
 8007a64:	45b1      	cmp	r9, r6
 8007a66:	d200      	bcs.n	8007a6a <__ssputs_r+0x96>
 8007a68:	464e      	mov	r6, r9
 8007a6a:	4632      	mov	r2, r6
 8007a6c:	6820      	ldr	r0, [r4, #0]
 8007a6e:	4641      	mov	r1, r8
 8007a70:	f000 f926 	bl	8007cc0 <memmove>
 8007a74:	68a3      	ldr	r3, [r4, #8]
 8007a76:	1b9b      	subs	r3, r3, r6
 8007a78:	60a3      	str	r3, [r4, #8]
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	441e      	add	r6, r3
 8007a7e:	6026      	str	r6, [r4, #0]
 8007a80:	2000      	movs	r0, #0
 8007a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08007a88 <_svfiprintf_r>:
 8007a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a8c:	b09d      	sub	sp, #116	; 0x74
 8007a8e:	4606      	mov	r6, r0
 8007a90:	9303      	str	r3, [sp, #12]
 8007a92:	898b      	ldrh	r3, [r1, #12]
 8007a94:	061c      	lsls	r4, r3, #24
 8007a96:	460d      	mov	r5, r1
 8007a98:	4690      	mov	r8, r2
 8007a9a:	d50c      	bpl.n	8007ab6 <_svfiprintf_r+0x2e>
 8007a9c:	690b      	ldr	r3, [r1, #16]
 8007a9e:	b953      	cbnz	r3, 8007ab6 <_svfiprintf_r+0x2e>
 8007aa0:	2140      	movs	r1, #64	; 0x40
 8007aa2:	f7ff ff41 	bl	8007928 <_malloc_r>
 8007aa6:	6028      	str	r0, [r5, #0]
 8007aa8:	6128      	str	r0, [r5, #16]
 8007aaa:	b910      	cbnz	r0, 8007ab2 <_svfiprintf_r+0x2a>
 8007aac:	230c      	movs	r3, #12
 8007aae:	6033      	str	r3, [r6, #0]
 8007ab0:	e0cc      	b.n	8007c4c <_svfiprintf_r+0x1c4>
 8007ab2:	2340      	movs	r3, #64	; 0x40
 8007ab4:	616b      	str	r3, [r5, #20]
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	9309      	str	r3, [sp, #36]	; 0x24
 8007aba:	2320      	movs	r3, #32
 8007abc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ac0:	2330      	movs	r3, #48	; 0x30
 8007ac2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ac6:	4643      	mov	r3, r8
 8007ac8:	461c      	mov	r4, r3
 8007aca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ace:	b91a      	cbnz	r2, 8007ad8 <_svfiprintf_r+0x50>
 8007ad0:	ebb4 0908 	subs.w	r9, r4, r8
 8007ad4:	d00f      	beq.n	8007af6 <_svfiprintf_r+0x6e>
 8007ad6:	e002      	b.n	8007ade <_svfiprintf_r+0x56>
 8007ad8:	2a25      	cmp	r2, #37	; 0x25
 8007ada:	d1f5      	bne.n	8007ac8 <_svfiprintf_r+0x40>
 8007adc:	e7f8      	b.n	8007ad0 <_svfiprintf_r+0x48>
 8007ade:	4630      	mov	r0, r6
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	4642      	mov	r2, r8
 8007ae4:	464b      	mov	r3, r9
 8007ae6:	f7ff ff75 	bl	80079d4 <__ssputs_r>
 8007aea:	3001      	adds	r0, #1
 8007aec:	f000 80a9 	beq.w	8007c42 <_svfiprintf_r+0x1ba>
 8007af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af2:	444b      	add	r3, r9
 8007af4:	9309      	str	r3, [sp, #36]	; 0x24
 8007af6:	7823      	ldrb	r3, [r4, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	f000 80a2 	beq.w	8007c42 <_svfiprintf_r+0x1ba>
 8007afe:	2300      	movs	r3, #0
 8007b00:	f04f 32ff 	mov.w	r2, #4294967295
 8007b04:	9304      	str	r3, [sp, #16]
 8007b06:	9307      	str	r3, [sp, #28]
 8007b08:	9205      	str	r2, [sp, #20]
 8007b0a:	9306      	str	r3, [sp, #24]
 8007b0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b10:	931a      	str	r3, [sp, #104]	; 0x68
 8007b12:	f104 0801 	add.w	r8, r4, #1
 8007b16:	4644      	mov	r4, r8
 8007b18:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8007c64 <_svfiprintf_r+0x1dc>
 8007b1c:	7821      	ldrb	r1, [r4, #0]
 8007b1e:	4648      	mov	r0, r9
 8007b20:	2205      	movs	r2, #5
 8007b22:	f7ff faa9 	bl	8007078 <memchr>
 8007b26:	f108 0801 	add.w	r8, r8, #1
 8007b2a:	9b04      	ldr	r3, [sp, #16]
 8007b2c:	b130      	cbz	r0, 8007b3c <_svfiprintf_r+0xb4>
 8007b2e:	ebc9 0000 	rsb	r0, r9, r0
 8007b32:	2201      	movs	r2, #1
 8007b34:	4082      	lsls	r2, r0
 8007b36:	4313      	orrs	r3, r2
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	e7ec      	b.n	8007b16 <_svfiprintf_r+0x8e>
 8007b3c:	06d8      	lsls	r0, r3, #27
 8007b3e:	bf44      	itt	mi
 8007b40:	2220      	movmi	r2, #32
 8007b42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b46:	0719      	lsls	r1, r3, #28
 8007b48:	bf44      	itt	mi
 8007b4a:	222b      	movmi	r2, #43	; 0x2b
 8007b4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b50:	7822      	ldrb	r2, [r4, #0]
 8007b52:	2a2a      	cmp	r2, #42	; 0x2a
 8007b54:	d002      	beq.n	8007b5c <_svfiprintf_r+0xd4>
 8007b56:	9907      	ldr	r1, [sp, #28]
 8007b58:	4623      	mov	r3, r4
 8007b5a:	e00e      	b.n	8007b7a <_svfiprintf_r+0xf2>
 8007b5c:	9a03      	ldr	r2, [sp, #12]
 8007b5e:	1d11      	adds	r1, r2, #4
 8007b60:	6812      	ldr	r2, [r2, #0]
 8007b62:	9103      	str	r1, [sp, #12]
 8007b64:	2a00      	cmp	r2, #0
 8007b66:	bfbb      	ittet	lt
 8007b68:	4252      	neglt	r2, r2
 8007b6a:	f043 0302 	orrlt.w	r3, r3, #2
 8007b6e:	9207      	strge	r2, [sp, #28]
 8007b70:	9207      	strlt	r2, [sp, #28]
 8007b72:	bfb8      	it	lt
 8007b74:	9304      	strlt	r3, [sp, #16]
 8007b76:	3401      	adds	r4, #1
 8007b78:	e00a      	b.n	8007b90 <_svfiprintf_r+0x108>
 8007b7a:	461c      	mov	r4, r3
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	7822      	ldrb	r2, [r4, #0]
 8007b80:	3a30      	subs	r2, #48	; 0x30
 8007b82:	2a09      	cmp	r2, #9
 8007b84:	d803      	bhi.n	8007b8e <_svfiprintf_r+0x106>
 8007b86:	200a      	movs	r0, #10
 8007b88:	fb00 2101 	mla	r1, r0, r1, r2
 8007b8c:	e7f5      	b.n	8007b7a <_svfiprintf_r+0xf2>
 8007b8e:	9107      	str	r1, [sp, #28]
 8007b90:	7823      	ldrb	r3, [r4, #0]
 8007b92:	2b2e      	cmp	r3, #46	; 0x2e
 8007b94:	d11a      	bne.n	8007bcc <_svfiprintf_r+0x144>
 8007b96:	7863      	ldrb	r3, [r4, #1]
 8007b98:	2b2a      	cmp	r3, #42	; 0x2a
 8007b9a:	d10a      	bne.n	8007bb2 <_svfiprintf_r+0x12a>
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	1d1a      	adds	r2, r3, #4
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	9203      	str	r2, [sp, #12]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	bfb8      	it	lt
 8007ba8:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bac:	3402      	adds	r4, #2
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	e00c      	b.n	8007bcc <_svfiprintf_r+0x144>
 8007bb2:	1c61      	adds	r1, r4, #1
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	3101      	adds	r1, #1
 8007bba:	7823      	ldrb	r3, [r4, #0]
 8007bbc:	3b30      	subs	r3, #48	; 0x30
 8007bbe:	2b09      	cmp	r3, #9
 8007bc0:	d803      	bhi.n	8007bca <_svfiprintf_r+0x142>
 8007bc2:	200a      	movs	r0, #10
 8007bc4:	fb00 3202 	mla	r2, r0, r2, r3
 8007bc8:	e7f5      	b.n	8007bb6 <_svfiprintf_r+0x12e>
 8007bca:	9205      	str	r2, [sp, #20]
 8007bcc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8007c68 <_svfiprintf_r+0x1e0>
 8007bd0:	7821      	ldrb	r1, [r4, #0]
 8007bd2:	4640      	mov	r0, r8
 8007bd4:	2203      	movs	r2, #3
 8007bd6:	f7ff fa4f 	bl	8007078 <memchr>
 8007bda:	b138      	cbz	r0, 8007bec <_svfiprintf_r+0x164>
 8007bdc:	9a04      	ldr	r2, [sp, #16]
 8007bde:	ebc8 0000 	rsb	r0, r8, r0
 8007be2:	2340      	movs	r3, #64	; 0x40
 8007be4:	4083      	lsls	r3, r0
 8007be6:	4313      	orrs	r3, r2
 8007be8:	9304      	str	r3, [sp, #16]
 8007bea:	3401      	adds	r4, #1
 8007bec:	7821      	ldrb	r1, [r4, #0]
 8007bee:	481a      	ldr	r0, [pc, #104]	; (8007c58 <_svfiprintf_r+0x1d0>)
 8007bf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bf4:	2206      	movs	r2, #6
 8007bf6:	f104 0801 	add.w	r8, r4, #1
 8007bfa:	f7ff fa3d 	bl	8007078 <memchr>
 8007bfe:	b188      	cbz	r0, 8007c24 <_svfiprintf_r+0x19c>
 8007c00:	4b16      	ldr	r3, [pc, #88]	; (8007c5c <_svfiprintf_r+0x1d4>)
 8007c02:	b933      	cbnz	r3, 8007c12 <_svfiprintf_r+0x18a>
 8007c04:	9b03      	ldr	r3, [sp, #12]
 8007c06:	3307      	adds	r3, #7
 8007c08:	f023 0307 	bic.w	r3, r3, #7
 8007c0c:	3308      	adds	r3, #8
 8007c0e:	9303      	str	r3, [sp, #12]
 8007c10:	e013      	b.n	8007c3a <_svfiprintf_r+0x1b2>
 8007c12:	ab03      	add	r3, sp, #12
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	4630      	mov	r0, r6
 8007c18:	a904      	add	r1, sp, #16
 8007c1a:	462a      	mov	r2, r5
 8007c1c:	4b10      	ldr	r3, [pc, #64]	; (8007c60 <_svfiprintf_r+0x1d8>)
 8007c1e:	f7fc fbdd 	bl	80043dc <_printf_float>
 8007c22:	e007      	b.n	8007c34 <_svfiprintf_r+0x1ac>
 8007c24:	ab03      	add	r3, sp, #12
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	4630      	mov	r0, r6
 8007c2a:	a904      	add	r1, sp, #16
 8007c2c:	462a      	mov	r2, r5
 8007c2e:	4b0c      	ldr	r3, [pc, #48]	; (8007c60 <_svfiprintf_r+0x1d8>)
 8007c30:	f7fc fe8e 	bl	8004950 <_printf_i>
 8007c34:	1c42      	adds	r2, r0, #1
 8007c36:	4607      	mov	r7, r0
 8007c38:	d003      	beq.n	8007c42 <_svfiprintf_r+0x1ba>
 8007c3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c3c:	443b      	add	r3, r7
 8007c3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c40:	e741      	b.n	8007ac6 <_svfiprintf_r+0x3e>
 8007c42:	89ab      	ldrh	r3, [r5, #12]
 8007c44:	065b      	lsls	r3, r3, #25
 8007c46:	d401      	bmi.n	8007c4c <_svfiprintf_r+0x1c4>
 8007c48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c4a:	e001      	b.n	8007c50 <_svfiprintf_r+0x1c8>
 8007c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c50:	b01d      	add	sp, #116	; 0x74
 8007c52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c56:	bf00      	nop
 8007c58:	0800874e 	.word	0x0800874e
 8007c5c:	080043dd 	.word	0x080043dd
 8007c60:	080079d5 	.word	0x080079d5
 8007c64:	08008744 	.word	0x08008744
 8007c68:	0800874a 	.word	0x0800874a

08007c6c <_sbrk_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4c06      	ldr	r4, [pc, #24]	; (8007c88 <_sbrk_r+0x1c>)
 8007c70:	2300      	movs	r3, #0
 8007c72:	4605      	mov	r5, r0
 8007c74:	4608      	mov	r0, r1
 8007c76:	6023      	str	r3, [r4, #0]
 8007c78:	f7fa fad8 	bl	800222c <_sbrk>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d102      	bne.n	8007c86 <_sbrk_r+0x1a>
 8007c80:	6823      	ldr	r3, [r4, #0]
 8007c82:	b103      	cbz	r3, 8007c86 <_sbrk_r+0x1a>
 8007c84:	602b      	str	r3, [r5, #0]
 8007c86:	bd38      	pop	{r3, r4, r5, pc}
 8007c88:	2000039c 	.word	0x2000039c

08007c8c <strncmp>:
 8007c8c:	b570      	push	{r4, r5, r6, lr}
 8007c8e:	b1aa      	cbz	r2, 8007cbc <strncmp+0x30>
 8007c90:	1e45      	subs	r5, r0, #1
 8007c92:	3901      	subs	r1, #1
 8007c94:	786b      	ldrb	r3, [r5, #1]
 8007c96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c9a:	42a3      	cmp	r3, r4
 8007c9c:	f105 0601 	add.w	r6, r5, #1
 8007ca0:	d106      	bne.n	8007cb0 <strncmp+0x24>
 8007ca2:	f06f 0401 	mvn.w	r4, #1
 8007ca6:	1b64      	subs	r4, r4, r5
 8007ca8:	4414      	add	r4, r2
 8007caa:	42e0      	cmn	r0, r4
 8007cac:	d102      	bne.n	8007cb4 <strncmp+0x28>
 8007cae:	461c      	mov	r4, r3
 8007cb0:	1b18      	subs	r0, r3, r4
 8007cb2:	bd70      	pop	{r4, r5, r6, pc}
 8007cb4:	4635      	mov	r5, r6
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d1ec      	bne.n	8007c94 <strncmp+0x8>
 8007cba:	e7f8      	b.n	8007cae <strncmp+0x22>
 8007cbc:	4610      	mov	r0, r2
 8007cbe:	bd70      	pop	{r4, r5, r6, pc}

08007cc0 <memmove>:
 8007cc0:	4281      	cmp	r1, r0
 8007cc2:	b510      	push	{r4, lr}
 8007cc4:	eb01 0302 	add.w	r3, r1, r2
 8007cc8:	d301      	bcc.n	8007cce <memmove+0xe>
 8007cca:	1e42      	subs	r2, r0, #1
 8007ccc:	e00b      	b.n	8007ce6 <memmove+0x26>
 8007cce:	4298      	cmp	r0, r3
 8007cd0:	d2fb      	bcs.n	8007cca <memmove+0xa>
 8007cd2:	1881      	adds	r1, r0, r2
 8007cd4:	1ad2      	subs	r2, r2, r3
 8007cd6:	42d3      	cmn	r3, r2
 8007cd8:	d004      	beq.n	8007ce4 <memmove+0x24>
 8007cda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cde:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007ce2:	e7f8      	b.n	8007cd6 <memmove+0x16>
 8007ce4:	bd10      	pop	{r4, pc}
 8007ce6:	4299      	cmp	r1, r3
 8007ce8:	d004      	beq.n	8007cf4 <memmove+0x34>
 8007cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cee:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007cf2:	e7f8      	b.n	8007ce6 <memmove+0x26>
 8007cf4:	bd10      	pop	{r4, pc}

08007cf6 <_realloc_r>:
 8007cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf8:	4607      	mov	r7, r0
 8007cfa:	4615      	mov	r5, r2
 8007cfc:	460e      	mov	r6, r1
 8007cfe:	b921      	cbnz	r1, 8007d0a <_realloc_r+0x14>
 8007d00:	4611      	mov	r1, r2
 8007d02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007d06:	f7ff be0f 	b.w	8007928 <_malloc_r>
 8007d0a:	b91a      	cbnz	r2, 8007d14 <_realloc_r+0x1e>
 8007d0c:	f7ff fdc8 	bl	80078a0 <_free_r>
 8007d10:	4628      	mov	r0, r5
 8007d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d14:	f000 f815 	bl	8007d42 <_malloc_usable_size_r>
 8007d18:	42a8      	cmp	r0, r5
 8007d1a:	d20e      	bcs.n	8007d3a <_realloc_r+0x44>
 8007d1c:	4638      	mov	r0, r7
 8007d1e:	4629      	mov	r1, r5
 8007d20:	f7ff fe02 	bl	8007928 <_malloc_r>
 8007d24:	4604      	mov	r4, r0
 8007d26:	b150      	cbz	r0, 8007d3e <_realloc_r+0x48>
 8007d28:	4631      	mov	r1, r6
 8007d2a:	462a      	mov	r2, r5
 8007d2c:	f7fc fab2 	bl	8004294 <memcpy>
 8007d30:	4638      	mov	r0, r7
 8007d32:	4631      	mov	r1, r6
 8007d34:	f7ff fdb4 	bl	80078a0 <_free_r>
 8007d38:	e001      	b.n	8007d3e <_realloc_r+0x48>
 8007d3a:	4630      	mov	r0, r6
 8007d3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d3e:	4620      	mov	r0, r4
 8007d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d42 <_malloc_usable_size_r>:
 8007d42:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8007d46:	2800      	cmp	r0, #0
 8007d48:	bfbe      	ittt	lt
 8007d4a:	1809      	addlt	r1, r1, r0
 8007d4c:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8007d50:	18c0      	addlt	r0, r0, r3
 8007d52:	3804      	subs	r0, #4
 8007d54:	4770      	bx	lr
	...

08007d58 <__aeabi_d2uiz>:
 8007d58:	004a      	lsls	r2, r1, #1
 8007d5a:	d211      	bcs.n	8007d80 <__aeabi_d2uiz+0x28>
 8007d5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007d60:	d211      	bcs.n	8007d86 <__aeabi_d2uiz+0x2e>
 8007d62:	d50d      	bpl.n	8007d80 <__aeabi_d2uiz+0x28>
 8007d64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007d68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007d6c:	d40e      	bmi.n	8007d8c <__aeabi_d2uiz+0x34>
 8007d6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007d72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007d7a:	fa23 f002 	lsr.w	r0, r3, r2
 8007d7e:	4770      	bx	lr
 8007d80:	f04f 0000 	mov.w	r0, #0
 8007d84:	4770      	bx	lr
 8007d86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007d8a:	d102      	bne.n	8007d92 <__aeabi_d2uiz+0x3a>
 8007d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d90:	4770      	bx	lr
 8007d92:	f04f 0000 	mov.w	r0, #0
 8007d96:	4770      	bx	lr

08007d98 <Font6x8>:
	...
 8007da8:	2000 2000 2000 2000 2000 0000 2000 0000     . . . . . ... ..
 8007db8:	5000 5000 5000 0000 0000 0000 0000 0000     .P.P.P..........
 8007dc8:	5000 5000 f800 5000 f800 5000 5000 0000     .P.P...P...P.P..
 8007dd8:	2000 7800 a000 7000 2800 f000 2000 0000     . .x...p.(... ..
 8007de8:	c000 c800 1000 2000 4000 9800 1800 0000     ....... .@......
 8007df8:	4000 a000 a000 4000 a800 9000 6800 0000     .@.....@.....h..
 8007e08:	3000 3000 2000 4000 0000 0000 0000 0000     .0.0. .@........
 8007e18:	1000 2000 4000 4000 4000 2000 1000 0000     ... .@.@.@. ....
 8007e28:	4000 2000 1000 1000 1000 2000 4000 0000     .@. ....... .@..
 8007e38:	2000 a800 7000 f800 7000 a800 2000 0000     . ...p...p... ..
 8007e48:	0000 2000 2000 f800 2000 2000 0000 0000     ... . ... . ....
	...
 8007e60:	3000 3000 2000 0000 0000 0000 0000 f800     .0.0. ..........
	...
 8007e80:	0000 3000 3000 0000 0000 0800 1000 2000     ...0.0......... 
 8007e90:	4000 8000 0000 0000 7000 8800 9800 a800     .@.......p......
 8007ea0:	c800 8800 7000 0000 2000 6000 2000 2000     .....p... .`. . 
 8007eb0:	2000 2000 7000 0000 7000 8800 0800 7000     . . .p...p.....p
 8007ec0:	8000 8000 f800 0000 f800 0800 1000 3000     ...............0
 8007ed0:	0800 8800 7000 0000 1000 3000 5000 9000     .....p.....0.P..
 8007ee0:	f800 1000 1000 0000 f800 8000 f000 0800     ................
 8007ef0:	0800 8800 7000 0000 3800 4000 8000 f000     .....p...8.@....
 8007f00:	8800 8800 7000 0000 f800 0800 0800 1000     .....p..........
 8007f10:	2000 4000 8000 0000 7000 8800 8800 7000     . .@.....p.....p
 8007f20:	8800 8800 7000 0000 7000 8800 8800 7800     .....p...p.....x
 8007f30:	0800 1000 e000 0000 0000 0000 2000 0000     ............. ..
 8007f40:	2000 0000 0000 0000 0000 0000 2000 0000     . ........... ..
 8007f50:	2000 2000 4000 0000 0800 1000 2000 4000     . . .@....... .@
 8007f60:	2000 1000 0800 0000 0000 0000 f800 0000     . ..............
 8007f70:	f800 0000 0000 0000 4000 2000 1000 0800     .........@. ....
 8007f80:	1000 2000 4000 0000 7000 8800 0800 3000     ... .@...p.....0
 8007f90:	2000 0000 2000 0000 7000 8800 a800 b800     . ... ...p......
 8007fa0:	b000 8000 7800 0000 2000 5000 8800 8800     .....x... .P....
 8007fb0:	f800 8800 8800 0000 f000 8800 8800 f000     ................
 8007fc0:	8800 8800 f000 0000 7000 8800 8000 8000     .........p......
 8007fd0:	8000 8800 7000 0000 f000 8800 8800 8800     .....p..........
 8007fe0:	8800 8800 f000 0000 f800 8000 8000 f000     ................
 8007ff0:	8000 8000 f800 0000 f800 8000 8000 f000     ................
 8008000:	8000 8000 8000 0000 7800 8800 8000 8000     .........x......
 8008010:	9800 8800 7800 0000 8800 8800 8800 f800     .....x..........
 8008020:	8800 8800 8800 0000 7000 2000 2000 2000     .........p. . . 
 8008030:	2000 2000 7000 0000 3800 1000 1000 1000     . . .p...8......
 8008040:	1000 9000 6000 0000 8800 9000 a000 c000     .....`..........
 8008050:	a000 9000 8800 0000 8000 8000 8000 8000     ................
 8008060:	8000 8000 f800 0000 8800 d800 a800 a800     ................
 8008070:	a800 8800 8800 0000 8800 8800 c800 a800     ................
 8008080:	9800 8800 8800 0000 7000 8800 8800 8800     .........p......
 8008090:	8800 8800 7000 0000 f000 8800 8800 f000     .....p..........
 80080a0:	8000 8000 8000 0000 7000 8800 8800 8800     .........p......
 80080b0:	a800 9000 6800 0000 f000 8800 8800 f000     .....h..........
 80080c0:	a000 9000 8800 0000 7000 8800 8000 7000     .........p.....p
 80080d0:	0800 8800 7000 0000 f800 a800 2000 2000     .....p....... . 
 80080e0:	2000 2000 2000 0000 8800 8800 8800 8800     . . . ..........
 80080f0:	8800 8800 7000 0000 8800 8800 8800 8800     .....p..........
 8008100:	8800 5000 2000 0000 8800 8800 8800 a800     ...P. ..........
 8008110:	a800 a800 5000 0000 8800 8800 5000 2000     .....P.......P. 
 8008120:	5000 8800 8800 0000 8800 8800 5000 2000     .P...........P. 
 8008130:	2000 2000 2000 0000 f800 0800 1000 7000     . . . .........p
 8008140:	4000 8000 f800 0000 7800 4000 4000 4000     .@.......x.@.@.@
 8008150:	4000 4000 7800 0000 0000 8000 4000 2000     .@.@.x.......@. 
 8008160:	1000 0800 0000 0000 7800 0800 0800 0800     .........x......
 8008170:	0800 0800 7800 0000 2000 5000 8800 0000     .....x... .P....
	...
 8008194:	f800 0000 6000 6000 2000 1000 0000 0000     .....`.`. ......
	...
 80081ac:	6000 1000 7000 9000 7800 0000 8000 8000     .`...p...x......
 80081bc:	b000 c800 8800 c800 b000 0000 0000 0000     ................
 80081cc:	7000 8800 8000 8800 7000 0000 0800 0800     .p.......p......
 80081dc:	6800 9800 8800 9800 6800 0000 0000 0000     .h.......h......
 80081ec:	7000 8800 f800 8000 7000 0000 1000 2800     .p.......p.....(
 80081fc:	2000 7000 2000 2000 2000 0000 0000 0000     . .p. . . ......
 800820c:	7000 9800 9800 6800 0800 0000 8000 8000     .p.....h........
 800821c:	b000 c800 8800 8800 8800 0000 2000 0000     ............. ..
 800822c:	6000 2000 2000 2000 7000 0000 1000 0000     .`. . . .p......
 800823c:	1000 1000 1000 9000 6000 0000 8000 8000     .........`......
 800824c:	9000 a000 c000 a000 9000 0000 6000 2000     .............`. 
 800825c:	2000 2000 2000 2000 7000 0000 0000 0000     . . . . .p......
 800826c:	d000 a800 a800 a800 a800 0000 0000 0000     ................
 800827c:	b000 c800 8800 8800 8800 0000 0000 0000     ................
 800828c:	7000 8800 8800 8800 7000 0000 0000 0000     .p.......p......
 800829c:	b000 c800 c800 b000 8000 0000 0000 0000     ................
 80082ac:	6800 9800 9800 6800 0800 0000 0000 0000     .h.....h........
 80082bc:	b000 c800 8000 8000 8000 0000 0000 0000     ................
 80082cc:	7800 8000 7000 0800 f000 0000 2000 2000     .x...p....... . 
 80082dc:	f800 2000 2000 2800 1000 0000 0000 0000     ... . .(........
 80082ec:	8800 8800 8800 9800 6800 0000 0000 0000     .........h......
 80082fc:	8800 8800 8800 5000 2000 0000 0000 0000     .......P. ......
 800830c:	8800 8800 a800 a800 5000 0000 0000 0000     .........P......
 800831c:	8800 5000 2000 5000 8800 0000 0000 0000     ...P. .P........
 800832c:	8800 8800 7800 0800 8800 0000 0000 0000     .....x..........
 800833c:	f800 1000 2000 4000 f800 0000 1000 2000     ..... .@....... 
 800834c:	2000 4000 2000 2000 1000 0000 2000 2000     . .@. . ..... . 
 800835c:	2000 0000 2000 2000 2000 0000 4000 2000     . ... . . ...@. 
 800836c:	2000 1000 2000 2000 4000 0000 4000 a800     . ... . .@...@..
 800837c:	1000 0000 0000 0000 0000 0000               ............

08008388 <g_xmc_vadc_group_array>:
 8008388:	4400 4000 4800 4000 4c00 4000 5000 4000     .D.@.H.@.L.@.P.@

08008398 <I2C_MASTER_0_sda_pin_config>:
 8008398:	00d0 0000 0001 0000 0000 0000               ............

080083a4 <I2C_MASTER_0_scl_pin_config>:
 80083a4:	00d0 0000 0001 0000 0000 0000               ............

080083b0 <I2C_MASTER_0_channel_config>:
 80083b0:	86a0 0001 0000 0000                         ........

080083b8 <I2C_MASTER_0_config>:
 80083b8:	83b0 0800 2e81 0800 2e5d 0800 2e3d 0800     ........]...=...
	...
 80083dc:	0000 0404 5a5b 0000                         ....[Z..

080083e4 <group_init_handle0>:
	...

080083f8 <group_init_handle1>:
	...

0800840c <group_init_handle2>:
	...

08008420 <group_init_handle3>:
	...

08008434 <global_config>:
 8008434:	0000 0000 0003 0000 0000 0000 0000 0000     ................
	...
 800844c:	0250 0104 0000 0001 0000 0000 0000 0001     P...............
 800845c:	0101 0101                                   ....

08008460 <global_iclass_config>:
 8008460:	0000 0000                                   ....

08008464 <backgnd_rs_intr_handle>:
 8008464:	0010 0000 003f 0000 0000 0000               ....?.......

08008470 <backgnd_config>:
 8008470:	0005 0000 0000 0000 0008 0000 002d 0000     ............-...
 8008480:	0000 0000 7325 2520 2573 2e64 3025 6432     ....%s %s%d.%02d
 8008490:	2520 0073 6f50 6577 3a72 0000 0057 0000      %s.Power:..W...
 80084a0:	0043 4e49 0046 6e69 0066 414e 004e 616e     C.INF.inf.NAN.na
 80084b0:	006e 0030 3130 3332 3534 3736 3938 4241     n.0.0123456789AB
 80084c0:	4443 4645 3000 3231 3433 3635 3837 6139     CDEF.0123456789a
 80084d0:	6362 6564 0066 2565 646c 0000               bcdef.e%ld..

080084dc <fpi.5242>:
 80084dc:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
 80084ec:	0000 0000                                   ....

080084f0 <tinytens>:
 80084f0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
 8008500:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
 8008510:	6f43 64ac 0628 1168                         Co.d(.h.

08008518 <fpinan.5278>:
 8008518:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
 8008528:	0000 0000                                   ....

0800852c <_ctype_>:
 800852c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
 800853c:	2020 2020 2020 2020 2020 2020 2020 2020                     
 800854c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
 800855c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
 800856c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
 800857c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
 800858c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
 800859c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
 80085ac:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
 800862c:	4900 666e 6e69 7469 0079 614e 004e 4f50     .Infinity.NaN.PO
 800863c:	4953 0058 002e 0000 0000 0000               SIX.........

08008648 <__mprec_tens>:
 8008648:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8008658:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 8008668:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 8008678:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 8008688:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 8008698:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 80086a8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 80086b8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 80086c8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 80086d8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 80086e8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 80086f8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8008708:	9db4 79d9 7843 44ea                         ...yCx.D

08008710 <__mprec_bigtens>:
 8008710:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8008720:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8008730:	bf3c 7f73 4fdd 7515                         <.s..O.u

08008738 <p05.5277>:
 8008738:	0005 0000 0019 0000 007d 0000 2d23 2b30     ........}...#-0+
 8008748:	0020 6c68 004c 6665 4567 4746 0000 0000      .hlL.efgEFG....
