Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45f8540c84e5440a8e5a28e79c70c8d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.txt_util
Compiling package xil_defaultlib.util_pkg
Compiling architecture beh of entity xil_defaultlib.BRAM [\BRAM(size_g=1000)\]
Compiling architecture behavioral of entity xil_defaultlib.mac [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_param [\fir_param(number_samples_g=1000...]
Compiling architecture behavioral of entity xil_defaultlib.top_structure [\top_structure(number_samples_g=...]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
