# Counter7SD
my verilog project
