#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jan 22 14:37:03 2020
# Process ID: 10616
# Current directory: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8804 C:\Users\Hu Tingxi\Desktop\pipelined CPU\pipelined CPU\pipelined CPU.xpr
# Log file: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/vivado.log
# Journal file: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_data/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 705.023 ; gain = 90.301
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol RsData2, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:105]
ERROR: [VRFC 10-91] RsAddr_ex is not declared [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:105]
ERROR: [VRFC 10-1040] module top ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol RsData2, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2458] undeclared symbol RtData2, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:108]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port out [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:00:31 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 741.609 ; gain = 2.012
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 757.543 ; gain = 17.945
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol RsData2, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
INFO: [VRFC 10-2458] undeclared symbol RtData2, assumed default net type wire [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:01:18 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 761.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:08:43 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 819.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-60] input1 is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:22]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:22]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:22]
ERROR: [VRFC 10-60] input1 is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:23]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:23]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-60] input1 is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:11]
ERROR: [VRFC 10-60] i is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:23]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:23]
ERROR: [VRFC 10-60] i is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:24]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:24]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
set_property -dict [list CONFIG.coefficient_file {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe' provided. It will be converted relative to IP Instance files '../../ROM.coe'
generate_target all [get_files  {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -directory {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/sim_scripts} -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:25:18 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 819.441 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe}] [get_ips InstructionROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ROM.coe' provided. It will be converted relative to IP Instance files '../../ROM.coe'
generate_target all [get_files  {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstructionROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstructionROM'...
export_ip_user_files -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/InstructionROM.xci}}] -directory {C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/sim_scripts} -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-60] aluCtr is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:14]
ERROR: [VRFC 10-62] i is not a genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:15]
ERROR: [VRFC 10-60] num is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:15]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register num is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:17]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:42:30 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 868.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:44:50 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 868.977 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-60] input1 is not a constant [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:26]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:26]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:54:43 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 868.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 15:55:21 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 868.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register i is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:29]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v:2]
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-99] Step results log file:'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPUsim' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/InstructionROM.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/ROM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPUsim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/RegisterFiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:106]
WARNING: [VRFC 10-756] identifier RegWriteAddr_mem is used before its declaration [C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/new/top.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj CPUsim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd" into library dist_mem_gen_v8_0_9
INFO: [VRFC 10-307] analyzing entity dist_mem_gen_v8_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.srcs/sources_1/ip/InstructionROM/sim/InstructionROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionROM
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_data/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto c2679034c76e4921b12ba88a5752478e --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUsim_behav xil_defaultlib.CPUsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",10...]
Compiling architecture instructionrom_arch of entity xil_defaultlib.InstructionROM [instructionrom_default]
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.RegisterFiles
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.flipflop(width=1)
Compiling module xil_defaultlib.flipflop(width=4)
Compiling module xil_defaultlib.flipflop(width=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.DataRAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.CPUsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUsim_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Hu -notrace
invalid command name "Microsoft"
    while executing
"Microsoft (R) Windows Script Host Version 5.812"
    (file "C:/Users/Hu" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 22 16:00:41 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUsim_behav -key {Behavioral:sim_1:Functional:CPUsim} -tclbatch {CPUsim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source CPUsim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Time: 0 ps  Iteration: 0  Process: /CPUsim/uut/IF/InstructionROM/U0/p_warn_behavioural  File: C:/Users/Hu Tingxi/Desktop/pipelined CPU/pipelined CPU/pipelined CPU.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUsim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 868.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 16:02:05 2020...
