// Seed: 2201230878
module module_0 #(
    parameter id_2 = 32'd38
) (
    output wand id_0
    , _id_2
);
  wire [id_2 : !  id_2  !==  -1] id_3;
  assign id_0 = 1;
  wire id_4;
  ;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd79,
    parameter id_4 = 32'd69,
    parameter id_9 = 32'd73
) (
    input supply0 id_0,
    input tri id_1,
    input tri _id_2,
    input wor id_3,
    input uwire _id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 _id_9,
    input tri0 id_10,
    output tri id_11
);
  logic id_13;
  wire  id_14;
  module_0 modCall_1 (id_11);
  logic [-1 : id_9  ==?  1] id_15;
  uwire id_16;
  wire id_17;
  logic [id_2 : id_4] id_18 = -1'h0;
  wire id_19;
  assign id_16 = id_19;
  wire id_20 = id_8;
  assign id_16 = -1;
endmodule
