
---------- Begin Simulation Statistics ----------
final_tick                               1724015283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207208                       # Simulator instruction rate (inst/s)
host_mem_usage                                4683692                       # Number of bytes of host memory used
host_op_rate                                   428091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7239.11                       # Real time elapsed on the host
host_tick_rate                               74754593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541157                       # Number of seconds simulated
sim_ticks                                541156739500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       504209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1008361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    219717653                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       345266                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25472567                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    186401252                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44391923                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    219717653                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    175325730                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       246721322                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22690786                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     23796791                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         524096107                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        299292250                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25484273                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614158                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      38449079                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    477504135                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584838                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    878517459                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.175372                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.081092                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    565415087     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     79595329      9.06%     73.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     56786933      6.46%     79.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     80235369      9.13%     89.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25754899      2.93%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13663296      1.56%     93.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10541442      1.20%     94.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8076025      0.92%     95.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     38449079      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    878517459                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807154                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681813                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680730                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213208      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286315     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418900     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926920      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584837                       # Class of committed instruction
system.switch_cpus.commit.refs              238431314                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.164627                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.164627                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      93383467                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1739513795                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        390518752                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         434354805                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25614316                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      10277047                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           186003285                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3171532                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           104984689                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                527620                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           246721322                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         141607368                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             402529519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      11348812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    111937060                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1060319547                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     15296117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       128273                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        51228632                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                230                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.227957                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    398642838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     67082709                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.979679                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    954148399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.279364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.294569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        602303929     63.12%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         16833405      1.76%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         18700164      1.96%     66.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16152219      1.69%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         54266676      5.69%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18643006      1.95%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         20095215      2.11%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         15922537      1.67%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        191231248     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    954148399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6655068                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2866936                       # number of floating regfile writes
system.switch_cpus.idleCycles               128165080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29752974                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        130547865                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.206481                       # Inst execution rate
system.switch_cpus.iew.exec_refs            303878334                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          104974515                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        74560518                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     217873484                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         7464                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1665567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    124803368                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1512348593                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     198903819                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     48851419                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1305791009                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         285013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1739267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25614316                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2255754                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      2743288                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     10722279                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       215917                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       101178                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       388872                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     68192750                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     36052783                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       101178                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     27270175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2482799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1359374858                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1273855869                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.638725                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         868266177                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.176975                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1281871908                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1989502042                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1037621341                       # number of integer regfile writes
system.switch_cpus.ipc                       0.461973                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.461973                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      9408713      0.69%      0.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1022275157     75.46%     76.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1176520      0.09%     76.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2199948      0.16%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       133905      0.01%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         8533      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       306296      0.02%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       113991      0.01%     76.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1000716      0.07%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        11680      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           10      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    206202319     15.22%     91.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    105765354      7.81%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2289070      0.17%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      3750218      0.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1354642430                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         7742870                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     15791817                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      6530932                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12315919                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1337490847                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3677976901                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1267324937                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1979892575                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1512322062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1354642430                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        26531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    479763726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     30335461                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    658913909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    954148399                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.419740                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.699776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    516325956     54.11%     54.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     49349478      5.17%     59.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     77638689      8.14%     67.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     93321530      9.78%     77.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    217512746     22.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    954148399                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.251617                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           141629897                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1340630                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      5043274                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5044574                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    217873484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    124803368                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       582917663                       # number of misc regfile reads
system.switch_cpus.numCycles               1082313479                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        79663424                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006426                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3104228                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        410034660                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         238781                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         84155                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4082539744                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1665353424                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1749519732                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         423968158                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10546867                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25614316                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      14849962                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        662513265                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7937795                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2590932001                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        17868                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          279                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10497730                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          280                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2349386817                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3096527053                       # The number of ROB writes
system.switch_cpus.timesIdled                12103842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        50421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22494122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     44959819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3672                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             258038                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       297515                       # Transaction distribution
system.membus.trans_dist::CleanEvict           206655                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               38                       # Transaction distribution
system.membus.trans_dist::ReadExReq            246115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           246115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258038                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1512514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1512514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1512514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     51306752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     51306752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                51306752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            504191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  504191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              504191                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2328110961                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2734893690                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1724015283500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21511601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1803927                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     19154925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1894337                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4539                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           838719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          838719                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      19159232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2352370                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     57467372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9582345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              67049717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2451720960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    300640064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2752361024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          513191                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19425984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22973059                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22919042     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  53991      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22973059                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        43270444087                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4788933439                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       28739266756                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     19100337                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2739815                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21840152                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     19100337                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2739815                       # number of overall hits
system.l2.overall_hits::total                21840152                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        52879                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       451274                       # number of demand (read+write) misses
system.l2.demand_misses::total                 504153                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        52879                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       451274                       # number of overall misses
system.l2.overall_misses::total                504153                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   4384898000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38399323542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42784221542                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   4384898000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38399323542                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42784221542                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     19153216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3191089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22344305                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     19153216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3191089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22344305                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.002761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.141417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022563                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.002761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.141417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022563                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82923.239849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85090.928221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84863.566302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82923.239849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85090.928221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84863.566302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           75479452                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    504191                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     149.704084                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              297515                       # number of writebacks
system.l2.writebacks::total                    297515                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        52879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       451274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            504153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        52879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       451274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           504153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   3856108000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33886583542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37742691542                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   3856108000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33886583542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37742691542                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.002761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.141417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.002761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.141417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72923.239849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75090.928221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74863.566302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72923.239849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75090.928221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74863.566302                       # average overall mshr miss latency
system.l2.replacements                         507175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1506412                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1506412                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1506412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1506412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     19147214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19147214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     19147214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19147214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          516                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           516                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         4501                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4501                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         4539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.008372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data   776.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   776.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       756000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       756000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.008372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19894.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19894.736842                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       592604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                592604                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       246115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246115                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  20449544857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20449544857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       838719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            838719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.293442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83089.388526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83089.388526                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       246115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         246115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  17988394857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17988394857                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.293442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73089.388526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73089.388526                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     19100337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           19100337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        52879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   4384898000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4384898000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     19153216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       19153216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.002761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82923.239849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82923.239849                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        52879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   3856108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3856108000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.002761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72923.239849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72923.239849                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2147211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2147211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       205159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          205159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  17949778685                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17949778685                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2352370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2352370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87492.036347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87492.036347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       205159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       205159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15898188685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15898188685                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77492.036347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77492.036347                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    50246856                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    507175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     99.072028                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     283.637487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       345.254324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       260.029059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1701.013433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5602.065697                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.042145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.207643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.683846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4050                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 715488183                       # Number of tag accesses
system.l2.tags.data_accesses                715488183                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      3384256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     28881536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      3384256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3384256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19040960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19040960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        52879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       451274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              504153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       297515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             297515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      6253745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     53370002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59623746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6253745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6253745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35185665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35185665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35185665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6253745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     53370002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             94809411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    297515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     52879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    450753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004556641750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1437023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             280501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      504153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     297515                       # Number of write requests accepted
system.mem_ctrls.readBursts                    504153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   297515                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    521                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18622                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7535960310                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2518160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16979060310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14963.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33713.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144121                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                504153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               297515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  503632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       453769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.989719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.327299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.849538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       288699     63.62%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       125792     27.72%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26472      5.83%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6828      1.50%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2253      0.50%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1075      0.24%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          644      0.14%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          426      0.09%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1580      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       453769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.284817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.517421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.229130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17191     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.298715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.271752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5982     34.79%     34.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              148      0.86%     35.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11015     64.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32232448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19039104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32265792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19040960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        59.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541156472000                       # Total gap between requests
system.mem_ctrls.avgGap                     675038.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      3384256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     28848192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19039104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6253744.530885584652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 53308385.342579662800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35182235.774410054088                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        52879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       451274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       297515                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   1674008422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15305051888                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12821952255750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31657.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33915.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43096826.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1616131860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            858990660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1792596960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          773583120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42718094640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     149951582640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      81529155840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       279240135720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.006021                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 210538853899                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18070260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 312547625601                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1623800220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            863062695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1803335520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          779293800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42718094640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     148981823400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82345445760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       279114856035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.774517                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212667890873                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18070260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 310418588627                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858544000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   541156739500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1274736957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    121916490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1396653447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1274736957                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    121916490                       # number of overall hits
system.cpu.icache.overall_hits::total      1396653447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     24582752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     19159232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       43741984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     24582752                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     19159232                       # number of overall misses
system.cpu.icache.overall_misses::total      43741984                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 273754120809                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 273754120809                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 273754120809                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 273754120809                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    141075722                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1440395431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    141075722                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1440395431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.135808                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.135808                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14288.366089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6258.383726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14288.366089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6258.383726                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    507031417                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          19159232                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.464078                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     43737165                       # number of writebacks
system.cpu.icache.writebacks::total          43737165                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     19159232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     19159232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     19159232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     19159232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 254594889809                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 254594889809                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 254594889809                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 254594889809                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.135808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.135808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13288.366142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13288.366142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13288.366142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13288.366142                       # average overall mshr miss latency
system.cpu.icache.replacements               43737165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1274736957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    121916490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1396653447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     24582752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     19159232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      43741984                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 273754120809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 273754120809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    141075722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1440395431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.135808                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14288.366089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6258.383726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     19159232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     19159232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 254594889809                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 254594889809                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.135808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13288.366142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13288.366142                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.967087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1440388378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          43741471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.929583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   351.337602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   160.629484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.686206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.313729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5805323707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5805323707                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    466705304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    257247707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        723953011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    466717839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    257574027                       # number of overall hits
system.cpu.dcache.overall_hits::total       724291866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3184052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9288701                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6110750                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3195628                       # number of overall misses
system.cpu.dcache.overall_misses::total       9306378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  75562376373                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  75562376373                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  75562376373                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  75562376373                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809953                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    260431759                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    733241712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    260769655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    733598244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012686                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23731.514552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8134.870137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23645.548347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8119.418357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    145492351                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3195628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.528563                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4645059                       # number of writebacks
system.cpu.dcache.writebacks::total           4645059                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3184052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3184052                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3195628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3195628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  72378324373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  72378324373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  72760210873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  72760210873                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004342                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22731.514552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22731.514552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22768.673598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22768.673598                       # average overall mshr miss latency
system.cpu.dcache.replacements                9301327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    289269326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    169338764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       458608090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4306224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2340794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6647018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46560241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46560241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    171679558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465255108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19890.789621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7004.681046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2340794                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2340794                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  44219447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44219447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18890.789621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18890.789621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    177435978                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     87908943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      265344921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1798425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       843258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2641683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29002135373                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29002135373                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 34392.956098                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10978.658443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       843258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       843258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28158877373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28158877373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 33392.956098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33392.956098                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       326320                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        338855                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6101                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11576                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17677                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       337896                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       356532                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.327377                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.034259                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.049580                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        11576                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        11576                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    381886500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    381886500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.034259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032468                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 32989.504147                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32989.504147                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1724015283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           732103210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9301327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.709544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   351.561893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   160.432972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.686644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.313346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2943694815                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2943694815                       # Number of data accesses

---------- End Simulation Statistics   ----------
