set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FLF.vo FLF_v.sdo}}
	{{"Fast Model"} {FLF_fast.vo FLF_v_fast.sdo}}
}
