Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto fffe4df10e0749d281cde0bfc55c3cd5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot irig_testbench_behav xil_defaultlib.irig_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port state_out [G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v:86]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig.v" Line 12. Module irig doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/my_project_reader/archived_pro/archived_pro.srcs/sources_1/imports/irig-decoder-master/irig_state.v" Line 1. Module state_irig doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.irig_symbol_decode
Compiling module xil_defaultlib.state_irig
Compiling module xil_defaultlib.irig
Compiling module xil_defaultlib.irig_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot irig_testbench_behav
