|CPU
START <= <GND>
Zero <= data_path:inst2.DR_ZERO
Ready <= memory:inst4.ready
clk => memory:inst4.clk
clk => control:inst.clk
clk => data_path:inst2.clk
areset => memory:inst4.reset
areset => control:inst.areset
areset => data_path:inst2.areset
MEM_START <= control:inst.MEM_START
AR[0] <= data_path:inst2.AR[0]
AR[1] <= data_path:inst2.AR[1]
AR[2] <= data_path:inst2.AR[2]
AR[3] <= data_path:inst2.AR[3]
AR[4] <= data_path:inst2.AR[4]
AR[5] <= data_path:inst2.AR[5]
AR[6] <= data_path:inst2.AR[6]
AR[7] <= data_path:inst2.AR[7]
AR[8] <= data_path:inst2.AR[8]
AR[9] <= data_path:inst2.AR[9]
AR[10] <= data_path:inst2.AR[10]
AR[11] <= data_path:inst2.AR[11]
AR[12] <= data_path:inst2.AR[12]
AR[13] <= data_path:inst2.AR[13]
AR[14] <= data_path:inst2.AR[14]
AR[15] <= data_path:inst2.AR[15]
AR[16] <= data_path:inst2.AR[16]
AR[17] <= data_path:inst2.AR[17]
AR[18] <= data_path:inst2.AR[18]
AR[19] <= data_path:inst2.AR[19]
AR[20] <= data_path:inst2.AR[20]
AR[21] <= data_path:inst2.AR[21]
AR[22] <= data_path:inst2.AR[22]
AR[23] <= data_path:inst2.AR[23]
AR[24] <= data_path:inst2.AR[24]
AR[25] <= data_path:inst2.AR[25]
AR[26] <= data_path:inst2.AR[26]
AR[27] <= data_path:inst2.AR[27]
AR[28] <= data_path:inst2.AR[28]
AR[29] <= data_path:inst2.AR[29]
AR[30] <= data_path:inst2.AR[30]
AR[31] <= data_path:inst2.AR[31]
address_test_one[0] => memory:inst4.address_test1[0]
address_test_one[1] => memory:inst4.address_test1[1]
address_test_one[2] => memory:inst4.address_test1[2]
address_test_one[3] => memory:inst4.address_test1[3]
address_test_one[4] => memory:inst4.address_test1[4]
address_test_one[5] => memory:inst4.address_test1[5]
address_test_one[6] => memory:inst4.address_test1[6]
address_test_one[7] => memory:inst4.address_test1[7]
address_test_one[8] => memory:inst4.address_test1[8]
address_test_one[9] => memory:inst4.address_test1[9]
address_test_one[10] => memory:inst4.address_test1[10]
address_test_one[11] => memory:inst4.address_test1[11]
address_test_one[12] => memory:inst4.address_test1[12]
address_test_one[13] => memory:inst4.address_test1[13]
address_test_one[14] => memory:inst4.address_test1[14]
address_test_one[15] => memory:inst4.address_test1[15]
address_test_one[16] => memory:inst4.address_test1[16]
address_test_one[17] => memory:inst4.address_test1[17]
address_test_one[18] => memory:inst4.address_test1[18]
address_test_one[19] => memory:inst4.address_test1[19]
address_test_one[20] => memory:inst4.address_test1[20]
address_test_one[21] => memory:inst4.address_test1[21]
address_test_one[22] => memory:inst4.address_test1[22]
address_test_one[23] => memory:inst4.address_test1[23]
address_test_one[24] => memory:inst4.address_test1[24]
address_test_one[25] => memory:inst4.address_test1[25]
address_test_one[26] => memory:inst4.address_test1[26]
address_test_one[27] => memory:inst4.address_test1[27]
address_test_one[28] => memory:inst4.address_test1[28]
address_test_one[29] => memory:inst4.address_test1[29]
address_test_one[30] => memory:inst4.address_test1[30]
address_test_one[31] => memory:inst4.address_test1[31]
address_test_two[0] => memory:inst4.address_test2[0]
address_test_two[1] => memory:inst4.address_test2[1]
address_test_two[2] => memory:inst4.address_test2[2]
address_test_two[3] => memory:inst4.address_test2[3]
address_test_two[4] => memory:inst4.address_test2[4]
address_test_two[5] => memory:inst4.address_test2[5]
address_test_two[6] => memory:inst4.address_test2[6]
address_test_two[7] => memory:inst4.address_test2[7]
address_test_two[8] => memory:inst4.address_test2[8]
address_test_two[9] => memory:inst4.address_test2[9]
address_test_two[10] => memory:inst4.address_test2[10]
address_test_two[11] => memory:inst4.address_test2[11]
address_test_two[12] => memory:inst4.address_test2[12]
address_test_two[13] => memory:inst4.address_test2[13]
address_test_two[14] => memory:inst4.address_test2[14]
address_test_two[15] => memory:inst4.address_test2[15]
address_test_two[16] => memory:inst4.address_test2[16]
address_test_two[17] => memory:inst4.address_test2[17]
address_test_two[18] => memory:inst4.address_test2[18]
address_test_two[19] => memory:inst4.address_test2[19]
address_test_two[20] => memory:inst4.address_test2[20]
address_test_two[21] => memory:inst4.address_test2[21]
address_test_two[22] => memory:inst4.address_test2[22]
address_test_two[23] => memory:inst4.address_test2[23]
address_test_two[24] => memory:inst4.address_test2[24]
address_test_two[25] => memory:inst4.address_test2[25]
address_test_two[26] => memory:inst4.address_test2[26]
address_test_two[27] => memory:inst4.address_test2[27]
address_test_two[28] => memory:inst4.address_test2[28]
address_test_two[29] => memory:inst4.address_test2[29]
address_test_two[30] => memory:inst4.address_test2[30]
address_test_two[31] => memory:inst4.address_test2[31]
address_test_three[0] => memory:inst4.address_test3[0]
address_test_three[1] => memory:inst4.address_test3[1]
address_test_three[2] => memory:inst4.address_test3[2]
address_test_three[3] => memory:inst4.address_test3[3]
address_test_three[4] => memory:inst4.address_test3[4]
address_test_three[5] => memory:inst4.address_test3[5]
address_test_three[6] => memory:inst4.address_test3[6]
address_test_three[7] => memory:inst4.address_test3[7]
address_test_three[8] => memory:inst4.address_test3[8]
address_test_three[9] => memory:inst4.address_test3[9]
address_test_three[10] => memory:inst4.address_test3[10]
address_test_three[11] => memory:inst4.address_test3[11]
address_test_three[12] => memory:inst4.address_test3[12]
address_test_three[13] => memory:inst4.address_test3[13]
address_test_three[14] => memory:inst4.address_test3[14]
address_test_three[15] => memory:inst4.address_test3[15]
address_test_three[16] => memory:inst4.address_test3[16]
address_test_three[17] => memory:inst4.address_test3[17]
address_test_three[18] => memory:inst4.address_test3[18]
address_test_three[19] => memory:inst4.address_test3[19]
address_test_three[20] => memory:inst4.address_test3[20]
address_test_three[21] => memory:inst4.address_test3[21]
address_test_three[22] => memory:inst4.address_test3[22]
address_test_three[23] => memory:inst4.address_test3[23]
address_test_three[24] => memory:inst4.address_test3[24]
address_test_three[25] => memory:inst4.address_test3[25]
address_test_three[26] => memory:inst4.address_test3[26]
address_test_three[27] => memory:inst4.address_test3[27]
address_test_three[28] => memory:inst4.address_test3[28]
address_test_three[29] => memory:inst4.address_test3[29]
address_test_three[30] => memory:inst4.address_test3[30]
address_test_three[31] => memory:inst4.address_test3[31]
Data_Bus[0] <= data_path:inst2.Data_Bus[0]
Data_Bus[1] <= data_path:inst2.Data_Bus[1]
Data_Bus[2] <= data_path:inst2.Data_Bus[2]
Data_Bus[3] <= data_path:inst2.Data_Bus[3]
Data_Bus[4] <= data_path:inst2.Data_Bus[4]
Data_Bus[5] <= data_path:inst2.Data_Bus[5]
Data_Bus[6] <= data_path:inst2.Data_Bus[6]
Data_Bus[7] <= data_path:inst2.Data_Bus[7]
Data_Bus[8] <= data_path:inst2.Data_Bus[8]
Data_Bus[9] <= data_path:inst2.Data_Bus[9]
Data_Bus[10] <= data_path:inst2.Data_Bus[10]
Data_Bus[11] <= data_path:inst2.Data_Bus[11]
Data_Bus[12] <= data_path:inst2.Data_Bus[12]
Data_Bus[13] <= data_path:inst2.Data_Bus[13]
Data_Bus[14] <= data_path:inst2.Data_Bus[14]
Data_Bus[15] <= data_path:inst2.Data_Bus[15]
Data_Bus[16] <= data_path:inst2.Data_Bus[16]
Data_Bus[17] <= data_path:inst2.Data_Bus[17]
Data_Bus[18] <= data_path:inst2.Data_Bus[18]
Data_Bus[19] <= data_path:inst2.Data_Bus[19]
Data_Bus[20] <= data_path:inst2.Data_Bus[20]
Data_Bus[21] <= data_path:inst2.Data_Bus[21]
Data_Bus[22] <= data_path:inst2.Data_Bus[22]
Data_Bus[23] <= data_path:inst2.Data_Bus[23]
Data_Bus[24] <= data_path:inst2.Data_Bus[24]
Data_Bus[25] <= data_path:inst2.Data_Bus[25]
Data_Bus[26] <= data_path:inst2.Data_Bus[26]
Data_Bus[27] <= data_path:inst2.Data_Bus[27]
Data_Bus[28] <= data_path:inst2.Data_Bus[28]
Data_Bus[29] <= data_path:inst2.Data_Bus[29]
Data_Bus[30] <= data_path:inst2.Data_Bus[30]
Data_Bus[31] <= data_path:inst2.Data_Bus[31]
Negative <= data_path:inst2.DR_NEG
IR[0] <= data_path:inst2.IR[0]
IR[1] <= data_path:inst2.IR[1]
IR[2] <= data_path:inst2.IR[2]
IR[3] <= data_path:inst2.IR[3]
IR[4] <= data_path:inst2.IR[4]
IR[5] <= data_path:inst2.IR[5]
IR[6] <= data_path:inst2.IR[6]
IR[7] <= data_path:inst2.IR[7]
load_IR <= control:inst.load_IR
load_OP <= control:inst.load_OP
load_DR <= control:inst.load_DR
load_RESULT <= control:inst.load_RESULT
dec_SP <= control:inst.dec_four_SP
M_V <= control:inst.M_V
SP_STAR <= control:inst.SP_STAR
inc_two <= control:inst.inc_two_PC
inc_one_prev <= control:inst.inc_one_prev
inc_two_prev <= control:inst.inc_two_prev
ALU_control[0] <= control:inst.ALU_control[0]
ALU_control[1] <= control:inst.ALU_control[1]
ALU_control[2] <= control:inst.ALU_control[2]
ALU_control[3] <= control:inst.ALU_control[3]
ALU_control[4] <= control:inst.ALU_control[4]
ALU_control[5] <= control:inst.ALU_control[5]
memory[0] <= memory:inst4.data_out[0]
memory[1] <= memory:inst4.data_out[1]
memory[2] <= memory:inst4.data_out[2]
memory[3] <= memory:inst4.data_out[3]
memory[4] <= memory:inst4.data_out[4]
memory[5] <= memory:inst4.data_out[5]
memory[6] <= memory:inst4.data_out[6]
memory[7] <= memory:inst4.data_out[7]
memory[8] <= memory:inst4.data_out[8]
memory[9] <= memory:inst4.data_out[9]
memory[10] <= memory:inst4.data_out[10]
memory[11] <= memory:inst4.data_out[11]
memory[12] <= memory:inst4.data_out[12]
memory[13] <= memory:inst4.data_out[13]
memory[14] <= memory:inst4.data_out[14]
memory[15] <= memory:inst4.data_out[15]
memory[16] <= memory:inst4.data_out[16]
memory[17] <= memory:inst4.data_out[17]
memory[18] <= memory:inst4.data_out[18]
memory[19] <= memory:inst4.data_out[19]
memory[20] <= memory:inst4.data_out[20]
memory[21] <= memory:inst4.data_out[21]
memory[22] <= memory:inst4.data_out[22]
memory[23] <= memory:inst4.data_out[23]
memory[24] <= memory:inst4.data_out[24]
memory[25] <= memory:inst4.data_out[25]
memory[26] <= memory:inst4.data_out[26]
memory[27] <= memory:inst4.data_out[27]
memory[28] <= memory:inst4.data_out[28]
memory[29] <= memory:inst4.data_out[29]
memory[30] <= memory:inst4.data_out[30]
memory[31] <= memory:inst4.data_out[31]
BUS_control[0] <= control:inst.BUS_control[0]
BUS_control[1] <= control:inst.BUS_control[1]
BUS_control[2] <= control:inst.BUS_control[2]
inc_one_PC <= <GND>
data_test_one[0] <= memory:inst4.data_test1[0]
data_test_one[1] <= memory:inst4.data_test1[1]
data_test_one[2] <= memory:inst4.data_test1[2]
data_test_one[3] <= memory:inst4.data_test1[3]
data_test_one[4] <= memory:inst4.data_test1[4]
data_test_one[5] <= memory:inst4.data_test1[5]
data_test_one[6] <= memory:inst4.data_test1[6]
data_test_one[7] <= memory:inst4.data_test1[7]
data_test_one[8] <= memory:inst4.data_test1[8]
data_test_one[9] <= memory:inst4.data_test1[9]
data_test_one[10] <= memory:inst4.data_test1[10]
data_test_one[11] <= memory:inst4.data_test1[11]
data_test_one[12] <= memory:inst4.data_test1[12]
data_test_one[13] <= memory:inst4.data_test1[13]
data_test_one[14] <= memory:inst4.data_test1[14]
data_test_one[15] <= memory:inst4.data_test1[15]
data_test_one[16] <= memory:inst4.data_test1[16]
data_test_one[17] <= memory:inst4.data_test1[17]
data_test_one[18] <= memory:inst4.data_test1[18]
data_test_one[19] <= memory:inst4.data_test1[19]
data_test_one[20] <= memory:inst4.data_test1[20]
data_test_one[21] <= memory:inst4.data_test1[21]
data_test_one[22] <= memory:inst4.data_test1[22]
data_test_one[23] <= memory:inst4.data_test1[23]
data_test_one[24] <= memory:inst4.data_test1[24]
data_test_one[25] <= memory:inst4.data_test1[25]
data_test_one[26] <= memory:inst4.data_test1[26]
data_test_one[27] <= memory:inst4.data_test1[27]
data_test_one[28] <= memory:inst4.data_test1[28]
data_test_one[29] <= memory:inst4.data_test1[29]
data_test_one[30] <= memory:inst4.data_test1[30]
data_test_one[31] <= memory:inst4.data_test1[31]
data_test_three[0] <= memory:inst4.data_test3[0]
data_test_three[1] <= memory:inst4.data_test3[1]
data_test_three[2] <= memory:inst4.data_test3[2]
data_test_three[3] <= memory:inst4.data_test3[3]
data_test_three[4] <= memory:inst4.data_test3[4]
data_test_three[5] <= memory:inst4.data_test3[5]
data_test_three[6] <= memory:inst4.data_test3[6]
data_test_three[7] <= memory:inst4.data_test3[7]
data_test_three[8] <= memory:inst4.data_test3[8]
data_test_three[9] <= memory:inst4.data_test3[9]
data_test_three[10] <= memory:inst4.data_test3[10]
data_test_three[11] <= memory:inst4.data_test3[11]
data_test_three[12] <= memory:inst4.data_test3[12]
data_test_three[13] <= memory:inst4.data_test3[13]
data_test_three[14] <= memory:inst4.data_test3[14]
data_test_three[15] <= memory:inst4.data_test3[15]
data_test_three[16] <= memory:inst4.data_test3[16]
data_test_three[17] <= memory:inst4.data_test3[17]
data_test_three[18] <= memory:inst4.data_test3[18]
data_test_three[19] <= memory:inst4.data_test3[19]
data_test_three[20] <= memory:inst4.data_test3[20]
data_test_three[21] <= memory:inst4.data_test3[21]
data_test_three[22] <= memory:inst4.data_test3[22]
data_test_three[23] <= memory:inst4.data_test3[23]
data_test_three[24] <= memory:inst4.data_test3[24]
data_test_three[25] <= memory:inst4.data_test3[25]
data_test_three[26] <= memory:inst4.data_test3[26]
data_test_three[27] <= memory:inst4.data_test3[27]
data_test_three[28] <= memory:inst4.data_test3[28]
data_test_three[29] <= memory:inst4.data_test3[29]
data_test_three[30] <= memory:inst4.data_test3[30]
data_test_three[31] <= memory:inst4.data_test3[31]
data_test_two[0] <= memory:inst4.data_test2[0]
data_test_two[1] <= memory:inst4.data_test2[1]
data_test_two[2] <= memory:inst4.data_test2[2]
data_test_two[3] <= memory:inst4.data_test2[3]
data_test_two[4] <= memory:inst4.data_test2[4]
data_test_two[5] <= memory:inst4.data_test2[5]
data_test_two[6] <= memory:inst4.data_test2[6]
data_test_two[7] <= memory:inst4.data_test2[7]
data_test_two[8] <= memory:inst4.data_test2[8]
data_test_two[9] <= memory:inst4.data_test2[9]
data_test_two[10] <= memory:inst4.data_test2[10]
data_test_two[11] <= memory:inst4.data_test2[11]
data_test_two[12] <= memory:inst4.data_test2[12]
data_test_two[13] <= memory:inst4.data_test2[13]
data_test_two[14] <= memory:inst4.data_test2[14]
data_test_two[15] <= memory:inst4.data_test2[15]
data_test_two[16] <= memory:inst4.data_test2[16]
data_test_two[17] <= memory:inst4.data_test2[17]
data_test_two[18] <= memory:inst4.data_test2[18]
data_test_two[19] <= memory:inst4.data_test2[19]
data_test_two[20] <= memory:inst4.data_test2[20]
data_test_two[21] <= memory:inst4.data_test2[21]
data_test_two[22] <= memory:inst4.data_test2[22]
data_test_two[23] <= memory:inst4.data_test2[23]
data_test_two[24] <= memory:inst4.data_test2[24]
data_test_two[25] <= memory:inst4.data_test2[25]
data_test_two[26] <= memory:inst4.data_test2[26]
data_test_two[27] <= memory:inst4.data_test2[27]
data_test_two[28] <= memory:inst4.data_test2[28]
data_test_two[29] <= memory:inst4.data_test2[29]
data_test_two[30] <= memory:inst4.data_test2[30]
data_test_two[31] <= memory:inst4.data_test2[31]
DR[0] <= data_path:inst2.DR[0]
DR[1] <= data_path:inst2.DR[1]
DR[2] <= data_path:inst2.DR[2]
DR[3] <= data_path:inst2.DR[3]
DR[4] <= data_path:inst2.DR[4]
DR[5] <= data_path:inst2.DR[5]
DR[6] <= data_path:inst2.DR[6]
DR[7] <= data_path:inst2.DR[7]
DR[8] <= data_path:inst2.DR[8]
DR[9] <= data_path:inst2.DR[9]
DR[10] <= data_path:inst2.DR[10]
DR[11] <= data_path:inst2.DR[11]
DR[12] <= data_path:inst2.DR[12]
DR[13] <= data_path:inst2.DR[13]
DR[14] <= data_path:inst2.DR[14]
DR[15] <= data_path:inst2.DR[15]
DR[16] <= data_path:inst2.DR[16]
DR[17] <= data_path:inst2.DR[17]
DR[18] <= data_path:inst2.DR[18]
DR[19] <= data_path:inst2.DR[19]
DR[20] <= data_path:inst2.DR[20]
DR[21] <= data_path:inst2.DR[21]
DR[22] <= data_path:inst2.DR[22]
DR[23] <= data_path:inst2.DR[23]
DR[24] <= data_path:inst2.DR[24]
DR[25] <= data_path:inst2.DR[25]
DR[26] <= data_path:inst2.DR[26]
DR[27] <= data_path:inst2.DR[27]
DR[28] <= data_path:inst2.DR[28]
DR[29] <= data_path:inst2.DR[29]
DR[30] <= data_path:inst2.DR[30]
DR[31] <= data_path:inst2.DR[31]
OP[0] <= data_path:inst2.OP[0]
OP[1] <= data_path:inst2.OP[1]
OP[2] <= data_path:inst2.OP[2]
OP[3] <= data_path:inst2.OP[3]
OP[4] <= data_path:inst2.OP[4]
OP[5] <= data_path:inst2.OP[5]
OP[6] <= data_path:inst2.OP[6]
OP[7] <= data_path:inst2.OP[7]
OP[8] <= data_path:inst2.OP[8]
OP[9] <= data_path:inst2.OP[9]
OP[10] <= data_path:inst2.OP[10]
OP[11] <= data_path:inst2.OP[11]
OP[12] <= data_path:inst2.OP[12]
OP[13] <= data_path:inst2.OP[13]
OP[14] <= data_path:inst2.OP[14]
OP[15] <= data_path:inst2.OP[15]
OP[16] <= data_path:inst2.OP[16]
OP[17] <= data_path:inst2.OP[17]
OP[18] <= data_path:inst2.OP[18]
OP[19] <= data_path:inst2.OP[19]
OP[20] <= data_path:inst2.OP[20]
OP[21] <= data_path:inst2.OP[21]
OP[22] <= data_path:inst2.OP[22]
OP[23] <= data_path:inst2.OP[23]
OP[24] <= data_path:inst2.OP[24]
OP[25] <= data_path:inst2.OP[25]
OP[26] <= data_path:inst2.OP[26]
OP[27] <= data_path:inst2.OP[27]
OP[28] <= data_path:inst2.OP[28]
OP[29] <= data_path:inst2.OP[29]
OP[30] <= data_path:inst2.OP[30]
OP[31] <= data_path:inst2.OP[31]
PC[0] <= data_path:inst2.PC[0]
PC[1] <= data_path:inst2.PC[1]
PC[2] <= data_path:inst2.PC[2]
PC[3] <= data_path:inst2.PC[3]
PC[4] <= data_path:inst2.PC[4]
PC[5] <= data_path:inst2.PC[5]
PC[6] <= data_path:inst2.PC[6]
PC[7] <= data_path:inst2.PC[7]
PC[8] <= data_path:inst2.PC[8]
PC[9] <= data_path:inst2.PC[9]
PC[10] <= data_path:inst2.PC[10]
PC[11] <= data_path:inst2.PC[11]
PC[12] <= data_path:inst2.PC[12]
PC[13] <= data_path:inst2.PC[13]
PC[14] <= data_path:inst2.PC[14]
PC[15] <= data_path:inst2.PC[15]
PC[16] <= data_path:inst2.PC[16]
PC[17] <= data_path:inst2.PC[17]
PC[18] <= data_path:inst2.PC[18]
PC[19] <= data_path:inst2.PC[19]
PC[20] <= data_path:inst2.PC[20]
PC[21] <= data_path:inst2.PC[21]
PC[22] <= data_path:inst2.PC[22]
PC[23] <= data_path:inst2.PC[23]
PC[24] <= data_path:inst2.PC[24]
PC[25] <= data_path:inst2.PC[25]
PC[26] <= data_path:inst2.PC[26]
PC[27] <= data_path:inst2.PC[27]
PC[28] <= data_path:inst2.PC[28]
PC[29] <= data_path:inst2.PC[29]
PC[30] <= data_path:inst2.PC[30]
PC[31] <= data_path:inst2.PC[31]
RESULT[0] <= data_path:inst2.RESULT[0]
RESULT[1] <= data_path:inst2.RESULT[1]
RESULT[2] <= data_path:inst2.RESULT[2]
RESULT[3] <= data_path:inst2.RESULT[3]
RESULT[4] <= data_path:inst2.RESULT[4]
RESULT[5] <= data_path:inst2.RESULT[5]
RESULT[6] <= data_path:inst2.RESULT[6]
RESULT[7] <= data_path:inst2.RESULT[7]
RESULT[8] <= data_path:inst2.RESULT[8]
RESULT[9] <= data_path:inst2.RESULT[9]
RESULT[10] <= data_path:inst2.RESULT[10]
RESULT[11] <= data_path:inst2.RESULT[11]
RESULT[12] <= data_path:inst2.RESULT[12]
RESULT[13] <= data_path:inst2.RESULT[13]
RESULT[14] <= data_path:inst2.RESULT[14]
RESULT[15] <= data_path:inst2.RESULT[15]
RESULT[16] <= data_path:inst2.RESULT[16]
RESULT[17] <= data_path:inst2.RESULT[17]
RESULT[18] <= data_path:inst2.RESULT[18]
RESULT[19] <= data_path:inst2.RESULT[19]
RESULT[20] <= data_path:inst2.RESULT[20]
RESULT[21] <= data_path:inst2.RESULT[21]
RESULT[22] <= data_path:inst2.RESULT[22]
RESULT[23] <= data_path:inst2.RESULT[23]
RESULT[24] <= data_path:inst2.RESULT[24]
RESULT[25] <= data_path:inst2.RESULT[25]
RESULT[26] <= data_path:inst2.RESULT[26]
RESULT[27] <= data_path:inst2.RESULT[27]
RESULT[28] <= data_path:inst2.RESULT[28]
RESULT[29] <= data_path:inst2.RESULT[29]
RESULT[30] <= data_path:inst2.RESULT[30]
RESULT[31] <= data_path:inst2.RESULT[31]
SP[0] <= data_path:inst2.SP[0]
SP[1] <= data_path:inst2.SP[1]
SP[2] <= data_path:inst2.SP[2]
SP[3] <= data_path:inst2.SP[3]
SP[4] <= data_path:inst2.SP[4]
SP[5] <= data_path:inst2.SP[5]
SP[6] <= data_path:inst2.SP[6]
SP[7] <= data_path:inst2.SP[7]
SP[8] <= data_path:inst2.SP[8]
SP[9] <= data_path:inst2.SP[9]
SP[10] <= data_path:inst2.SP[10]
SP[11] <= data_path:inst2.SP[11]
SP[12] <= data_path:inst2.SP[12]
SP[13] <= data_path:inst2.SP[13]
SP[14] <= data_path:inst2.SP[14]
SP[15] <= data_path:inst2.SP[15]
SP[16] <= data_path:inst2.SP[16]
SP[17] <= data_path:inst2.SP[17]
SP[18] <= data_path:inst2.SP[18]
SP[19] <= data_path:inst2.SP[19]
SP[20] <= data_path:inst2.SP[20]
SP[21] <= data_path:inst2.SP[21]
SP[22] <= data_path:inst2.SP[22]
SP[23] <= data_path:inst2.SP[23]
SP[24] <= data_path:inst2.SP[24]
SP[25] <= data_path:inst2.SP[25]
SP[26] <= data_path:inst2.SP[26]
SP[27] <= data_path:inst2.SP[27]
SP[28] <= data_path:inst2.SP[28]
SP[29] <= data_path:inst2.SP[29]
SP[30] <= data_path:inst2.SP[30]
SP[31] <= data_path:inst2.SP[31]
T_count[0] <= control:inst.T_count[0]
T_count[1] <= control:inst.T_count[1]
T_count[2] <= control:inst.T_count[2]
T_count[3] <= control:inst.T_count[3]
T_count[4] <= control:inst.T_count[4]
T_count[5] <= control:inst.T_count[5]
T_count[6] <= control:inst.T_count[6]
T_count[7] <= control:inst.T_count[7]
T_count[8] <= control:inst.T_count[8]
T_count[9] <= control:inst.T_count[9]
T_count[10] <= control:inst.T_count[10]
T_count[11] <= control:inst.T_count[11]
T_count[12] <= control:inst.T_count[12]
T_count[13] <= control:inst.T_count[13]
T_count[14] <= control:inst.T_count[14]
T_count[15] <= control:inst.T_count[15]
T_count[16] <= control:inst.T_count[16]
T_count[17] <= control:inst.T_count[17]
T_count[18] <= control:inst.T_count[18]
T_count[19] <= control:inst.T_count[19]
T_count[20] <= control:inst.T_count[20]
T_count[21] <= control:inst.T_count[21]
T_count[22] <= control:inst.T_count[22]
T_count[23] <= control:inst.T_count[23]
T_count[24] <= control:inst.T_count[24]
T_count[25] <= control:inst.T_count[25]
T_count[26] <= control:inst.T_count[26]
T_count[27] <= control:inst.T_count[27]
T_count[28] <= control:inst.T_count[28]
T_count[29] <= control:inst.T_count[29]
T_count[30] <= control:inst.T_count[30]
T_count[31] <= control:inst.T_count[31]


|CPU|data_path:inst2
DR_ZERO <= ALU:inst41.Z
ALU_control[0] => ALU:inst41.control[0]
ALU_control[1] => ALU:inst41.control[1]
ALU_control[2] => ALU:inst41.control[2]
ALU_control[3] => ALU:inst41.control[3]
ALU_control[4] => ALU:inst41.control[4]
ALU_control[5] => ALU:inst41.control[5]
DR[0] <= r1:inst36.q[0]
DR[1] <= r1:inst36.q[1]
DR[2] <= r1:inst36.q[2]
DR[3] <= r1:inst36.q[3]
DR[4] <= r1:inst36.q[4]
DR[5] <= r1:inst36.q[5]
DR[6] <= r1:inst36.q[6]
DR[7] <= r1:inst36.q[7]
DR[8] <= r1:inst36.q[8]
DR[9] <= r1:inst36.q[9]
DR[10] <= r1:inst36.q[10]
DR[11] <= r1:inst36.q[11]
DR[12] <= r1:inst36.q[12]
DR[13] <= r1:inst36.q[13]
DR[14] <= r1:inst36.q[14]
DR[15] <= r1:inst36.q[15]
DR[16] <= r1:inst36.q[16]
DR[17] <= r1:inst36.q[17]
DR[18] <= r1:inst36.q[18]
DR[19] <= r1:inst36.q[19]
DR[20] <= r1:inst36.q[20]
DR[21] <= r1:inst36.q[21]
DR[22] <= r1:inst36.q[22]
DR[23] <= r1:inst36.q[23]
DR[24] <= r1:inst36.q[24]
DR[25] <= r1:inst36.q[25]
DR[26] <= r1:inst36.q[26]
DR[27] <= r1:inst36.q[27]
DR[28] <= r1:inst36.q[28]
DR[29] <= r1:inst36.q[29]
DR[30] <= r1:inst36.q[30]
DR[31] <= r1:inst36.q[31]
Memory_Select => BUSMUX:inst17.sel
Memory_Select => BUSMUX:inst6.sel
Memory_Select => BUSMUX:inst24.sel
Memory_Select => BUSMUX:inst22.sel
Memory_Select => BUSMUX:inst15.sel
Memory_Select => BUSMUX:inst19.sel
Memory_Select => BUSMUX:inst13.sel
Memory_Select => BUSMUX:inst3.sel
load_DR => BUSMUX:inst17.dataa[0]
load_DR => inst16.IN0
M_V => inst16.IN1
M_V => inst23.IN1
M_V => inst21.IN1
M_V => inst26.IN1
M_V => inst14.IN1
M_V => inst18.IN1
M_V => inst12.IN1
M_V => inst4.IN1
areset => r1:inst36.aclr
areset => r5_hundred_sixty_four:inst8.aclr
areset => r1:inst38.aclr
areset => r1:inst34.aclr
areset => r6:inst2.aclr
areset => r5_hundred_thirty_two:inst7.aclr
areset => r1:inst40.aclr
areset => r2:inst31.aclr
areset => r7:inst25.aclr
areset => r4:inst37.aclr
areset => r1:inst30.aclr
areset => r5:inst5.aclr
clk => r1:inst36.clk
clk => r5_hundred_sixty_four:inst8.clk
clk => r1:inst38.clk
clk => r1:inst34.clk
clk => r6:inst2.clk
clk => r5_hundred_thirty_two:inst7.clk
clk => r1:inst40.clk
clk => r2:inst31.clk
clk => r7:inst25.clk
clk => r4:inst37.clk
clk => r1:inst30.clk
clk => r5:inst5.clk
Data_Bus[0] <= BUSMUX:inst32.result[0]
Data_Bus[1] <= BUSMUX:inst32.result[1]
Data_Bus[2] <= BUSMUX:inst32.result[2]
Data_Bus[3] <= BUSMUX:inst32.result[3]
Data_Bus[4] <= BUSMUX:inst32.result[4]
Data_Bus[5] <= BUSMUX:inst32.result[5]
Data_Bus[6] <= BUSMUX:inst32.result[6]
Data_Bus[7] <= BUSMUX:inst32.result[7]
Data_Bus[8] <= BUSMUX:inst29.result[0]
Data_Bus[9] <= BUSMUX:inst29.result[1]
Data_Bus[10] <= BUSMUX:inst29.result[2]
Data_Bus[11] <= BUSMUX:inst29.result[3]
Data_Bus[12] <= BUSMUX:inst29.result[4]
Data_Bus[13] <= BUSMUX:inst29.result[5]
Data_Bus[14] <= BUSMUX:inst29.result[6]
Data_Bus[15] <= BUSMUX:inst29.result[7]
Data_Bus[16] <= BUSMUX:inst27.result[0]
Data_Bus[17] <= BUSMUX:inst27.result[1]
Data_Bus[18] <= BUSMUX:inst27.result[2]
Data_Bus[19] <= BUSMUX:inst27.result[3]
Data_Bus[20] <= BUSMUX:inst27.result[4]
Data_Bus[21] <= BUSMUX:inst27.result[5]
Data_Bus[22] <= BUSMUX:inst27.result[6]
Data_Bus[23] <= BUSMUX:inst27.result[7]
Data_Bus[24] <= BUSMUX:inst27.result[8]
Data_Bus[25] <= BUSMUX:inst27.result[9]
Data_Bus[26] <= BUSMUX:inst27.result[10]
Data_Bus[27] <= BUSMUX:inst27.result[11]
Data_Bus[28] <= BUSMUX:inst27.result[12]
Data_Bus[29] <= BUSMUX:inst27.result[13]
Data_Bus[30] <= BUSMUX:inst27.result[14]
Data_Bus[31] <= BUSMUX:inst27.result[15]
inc_two_prev => inst33.IN0
inc_one_prev => inst33.IN1
inc_one_prev => inst49.IN0
inc_one_prev => inst46.IN0
inc_one_prev => BUSMUX:inst29.sel
SP_STAR => BUSMUX:inst1.sel
load_SR => BUSMUX:inst24.dataa[0]
load_SR => inst23.IN0
load_TR => BUSMUX:inst22.dataa[0]
load_TR => inst21.IN0
SP[0] <= r6:inst2.q[0]
SP[1] <= r6:inst2.q[1]
SP[2] <= r6:inst2.q[2]
SP[3] <= r6:inst2.q[3]
SP[4] <= r6:inst2.q[4]
SP[5] <= r6:inst2.q[5]
SP[6] <= r6:inst2.q[6]
SP[7] <= r6:inst2.q[7]
SP[8] <= r6:inst2.q[8]
SP[9] <= r6:inst2.q[9]
SP[10] <= r6:inst2.q[10]
SP[11] <= r6:inst2.q[11]
SP[12] <= r6:inst2.q[12]
SP[13] <= r6:inst2.q[13]
SP[14] <= r6:inst2.q[14]
SP[15] <= r6:inst2.q[15]
SP[16] <= r6:inst2.q[16]
SP[17] <= r6:inst2.q[17]
SP[18] <= r6:inst2.q[18]
SP[19] <= r6:inst2.q[19]
SP[20] <= r6:inst2.q[20]
SP[21] <= r6:inst2.q[21]
SP[22] <= r6:inst2.q[22]
SP[23] <= r6:inst2.q[23]
SP[24] <= r6:inst2.q[24]
SP[25] <= r6:inst2.q[25]
SP[26] <= r6:inst2.q[26]
SP[27] <= r6:inst2.q[27]
SP[28] <= r6:inst2.q[28]
SP[29] <= r6:inst2.q[29]
SP[30] <= r6:inst2.q[30]
SP[31] <= r6:inst2.q[31]
inc_four => inst26.IN0
dec_four => r6:inst2.dec_four
RESULT[0] <= r1:inst40.q[0]
RESULT[1] <= r1:inst40.q[1]
RESULT[2] <= r1:inst40.q[2]
RESULT[3] <= r1:inst40.q[3]
RESULT[4] <= r1:inst40.q[4]
RESULT[5] <= r1:inst40.q[5]
RESULT[6] <= r1:inst40.q[6]
RESULT[7] <= r1:inst40.q[7]
RESULT[8] <= r1:inst40.q[8]
RESULT[9] <= r1:inst40.q[9]
RESULT[10] <= r1:inst40.q[10]
RESULT[11] <= r1:inst40.q[11]
RESULT[12] <= r1:inst40.q[12]
RESULT[13] <= r1:inst40.q[13]
RESULT[14] <= r1:inst40.q[14]
RESULT[15] <= r1:inst40.q[15]
RESULT[16] <= r1:inst40.q[16]
RESULT[17] <= r1:inst40.q[17]
RESULT[18] <= r1:inst40.q[18]
RESULT[19] <= r1:inst40.q[19]
RESULT[20] <= r1:inst40.q[20]
RESULT[21] <= r1:inst40.q[21]
RESULT[22] <= r1:inst40.q[22]
RESULT[23] <= r1:inst40.q[23]
RESULT[24] <= r1:inst40.q[24]
RESULT[25] <= r1:inst40.q[25]
RESULT[26] <= r1:inst40.q[26]
RESULT[27] <= r1:inst40.q[27]
RESULT[28] <= r1:inst40.q[28]
RESULT[29] <= r1:inst40.q[29]
RESULT[30] <= r1:inst40.q[30]
RESULT[31] <= r1:inst40.q[31]
load_RESULT => r1:inst40.load
PC[0] <= r2:inst31.q[0]
PC[1] <= r2:inst31.q[1]
PC[2] <= r2:inst31.q[2]
PC[3] <= r2:inst31.q[3]
PC[4] <= r2:inst31.q[4]
PC[5] <= r2:inst31.q[5]
PC[6] <= r2:inst31.q[6]
PC[7] <= r2:inst31.q[7]
PC[8] <= r2:inst31.q[8]
PC[9] <= r2:inst31.q[9]
PC[10] <= r2:inst31.q[10]
PC[11] <= r2:inst31.q[11]
PC[12] <= r2:inst31.q[12]
PC[13] <= r2:inst31.q[13]
PC[14] <= r2:inst31.q[14]
PC[15] <= r2:inst31.q[15]
PC[16] <= r2:inst31.q[16]
PC[17] <= r2:inst31.q[17]
PC[18] <= r2:inst31.q[18]
PC[19] <= r2:inst31.q[19]
PC[20] <= r2:inst31.q[20]
PC[21] <= r2:inst31.q[21]
PC[22] <= r2:inst31.q[22]
PC[23] <= r2:inst31.q[23]
PC[24] <= r2:inst31.q[24]
PC[25] <= r2:inst31.q[25]
PC[26] <= r2:inst31.q[26]
PC[27] <= r2:inst31.q[27]
PC[28] <= r2:inst31.q[28]
PC[29] <= r2:inst31.q[29]
PC[30] <= r2:inst31.q[30]
PC[31] <= r2:inst31.q[31]
load_PC => BUSMUX:inst15.dataa[0]
load_PC => inst14.IN0
inc_one => r2:inst31.inc_one
inc_two => r2:inst31.inc_two
SEL[0] => mux8:inst20.sel[0]
SEL[1] => mux8:inst20.sel[1]
SEL[2] => mux8:inst20.sel[2]
memory[0] => BUSMUX:inst6.datab[0]
memory[1] => BUSMUX:inst6.datab[1]
memory[2] => BUSMUX:inst6.datab[2]
memory[3] => BUSMUX:inst6.datab[3]
memory[4] => BUSMUX:inst6.datab[4]
memory[5] => BUSMUX:inst6.datab[5]
memory[6] => BUSMUX:inst6.datab[6]
memory[7] => BUSMUX:inst6.datab[7]
memory[8] => BUSMUX:inst6.datab[8]
memory[9] => BUSMUX:inst6.datab[9]
memory[10] => BUSMUX:inst6.datab[10]
memory[11] => BUSMUX:inst6.datab[11]
memory[12] => BUSMUX:inst6.datab[12]
memory[13] => BUSMUX:inst6.datab[13]
memory[14] => BUSMUX:inst6.datab[14]
memory[15] => BUSMUX:inst6.datab[15]
memory[16] => BUSMUX:inst6.datab[16]
memory[17] => BUSMUX:inst6.datab[17]
memory[18] => BUSMUX:inst6.datab[18]
memory[19] => BUSMUX:inst6.datab[19]
memory[20] => BUSMUX:inst6.datab[20]
memory[21] => BUSMUX:inst6.datab[21]
memory[22] => BUSMUX:inst6.datab[22]
memory[23] => BUSMUX:inst6.datab[23]
memory[24] => BUSMUX:inst6.datab[24]
memory[25] => BUSMUX:inst6.datab[25]
memory[26] => BUSMUX:inst6.datab[26]
memory[27] => BUSMUX:inst6.datab[27]
memory[28] => BUSMUX:inst6.datab[28]
memory[29] => BUSMUX:inst6.datab[29]
memory[30] => BUSMUX:inst6.datab[30]
memory[31] => BUSMUX:inst6.datab[31]
SP_STAR_DATA[0] <= r7:inst25.q[0]
SP_STAR_DATA[1] <= r7:inst25.q[1]
SP_STAR_DATA[2] <= r7:inst25.q[2]
SP_STAR_DATA[3] <= r7:inst25.q[3]
SP_STAR_DATA[4] <= r7:inst25.q[4]
SP_STAR_DATA[5] <= r7:inst25.q[5]
SP_STAR_DATA[6] <= r7:inst25.q[6]
SP_STAR_DATA[7] <= r7:inst25.q[7]
SP_STAR_DATA[8] <= r7:inst25.q[8]
SP_STAR_DATA[9] <= r7:inst25.q[9]
SP_STAR_DATA[10] <= r7:inst25.q[10]
SP_STAR_DATA[11] <= r7:inst25.q[11]
SP_STAR_DATA[12] <= r7:inst25.q[12]
SP_STAR_DATA[13] <= r7:inst25.q[13]
SP_STAR_DATA[14] <= r7:inst25.q[14]
SP_STAR_DATA[15] <= r7:inst25.q[15]
SP_STAR_DATA[16] <= r7:inst25.q[16]
SP_STAR_DATA[17] <= r7:inst25.q[17]
SP_STAR_DATA[18] <= r7:inst25.q[18]
SP_STAR_DATA[19] <= r7:inst25.q[19]
SP_STAR_DATA[20] <= r7:inst25.q[20]
SP_STAR_DATA[21] <= r7:inst25.q[21]
SP_STAR_DATA[22] <= r7:inst25.q[22]
SP_STAR_DATA[23] <= r7:inst25.q[23]
SP_STAR_DATA[24] <= r7:inst25.q[24]
SP_STAR_DATA[25] <= r7:inst25.q[25]
SP_STAR_DATA[26] <= r7:inst25.q[26]
SP_STAR_DATA[27] <= r7:inst25.q[27]
SP_STAR_DATA[28] <= r7:inst25.q[28]
SP_STAR_DATA[29] <= r7:inst25.q[29]
SP_STAR_DATA[30] <= r7:inst25.q[30]
SP_STAR_DATA[31] <= r7:inst25.q[31]
OP[0] <= r4:inst37.q[0]
OP[1] <= r4:inst37.q[1]
OP[2] <= r4:inst37.q[2]
OP[3] <= r4:inst37.q[3]
OP[4] <= r4:inst37.q[4]
OP[5] <= r4:inst37.q[5]
OP[6] <= r4:inst37.q[6]
OP[7] <= r4:inst37.q[7]
OP[8] <= r4:inst37.q[8]
OP[9] <= r4:inst37.q[9]
OP[10] <= r4:inst37.q[10]
OP[11] <= r4:inst37.q[11]
OP[12] <= r4:inst37.q[12]
OP[13] <= r4:inst37.q[13]
OP[14] <= r4:inst37.q[14]
OP[15] <= r4:inst37.q[15]
OP[16] <= r4:inst37.q[16]
OP[17] <= r4:inst37.q[17]
OP[18] <= r4:inst37.q[18]
OP[19] <= r4:inst37.q[19]
OP[20] <= r4:inst37.q[20]
OP[21] <= r4:inst37.q[21]
OP[22] <= r4:inst37.q[22]
OP[23] <= r4:inst37.q[23]
OP[24] <= r4:inst37.q[24]
OP[25] <= r4:inst37.q[25]
OP[26] <= r4:inst37.q[26]
OP[27] <= r4:inst37.q[27]
OP[28] <= r4:inst37.q[28]
OP[29] <= r4:inst37.q[29]
OP[30] <= r4:inst37.q[30]
OP[31] <= r4:inst37.q[31]
load_OP => BUSMUX:inst19.dataa[0]
load_OP => inst18.IN0
SHIFT => r4:inst37.shift
DR_NEG <= ALU:inst41.N
SP_STAR_OUT <= <GND>
AR[0] <= r1:inst30.q[0]
AR[1] <= r1:inst30.q[1]
AR[2] <= r1:inst30.q[2]
AR[3] <= r1:inst30.q[3]
AR[4] <= r1:inst30.q[4]
AR[5] <= r1:inst30.q[5]
AR[6] <= r1:inst30.q[6]
AR[7] <= r1:inst30.q[7]
AR[8] <= r1:inst30.q[8]
AR[9] <= r1:inst30.q[9]
AR[10] <= r1:inst30.q[10]
AR[11] <= r1:inst30.q[11]
AR[12] <= r1:inst30.q[12]
AR[13] <= r1:inst30.q[13]
AR[14] <= r1:inst30.q[14]
AR[15] <= r1:inst30.q[15]
AR[16] <= r1:inst30.q[16]
AR[17] <= r1:inst30.q[17]
AR[18] <= r1:inst30.q[18]
AR[19] <= r1:inst30.q[19]
AR[20] <= r1:inst30.q[20]
AR[21] <= r1:inst30.q[21]
AR[22] <= r1:inst30.q[22]
AR[23] <= r1:inst30.q[23]
AR[24] <= r1:inst30.q[24]
AR[25] <= r1:inst30.q[25]
AR[26] <= r1:inst30.q[26]
AR[27] <= r1:inst30.q[27]
AR[28] <= r1:inst30.q[28]
AR[29] <= r1:inst30.q[29]
AR[30] <= r1:inst30.q[30]
AR[31] <= r1:inst30.q[31]
load_AR => BUSMUX:inst13.dataa[0]
load_AR => inst12.IN0
IR[0] <= r5:inst5.q[0]
IR[1] <= r5:inst5.q[1]
IR[2] <= r5:inst5.q[2]
IR[3] <= r5:inst5.q[3]
IR[4] <= r5:inst5.q[4]
IR[5] <= r5:inst5.q[5]
IR[6] <= r5:inst5.q[6]
IR[7] <= r5:inst5.q[7]
load_IR => BUSMUX:inst3.dataa[0]
load_IR => inst4.IN0


|CPU|data_path:inst2|ALU:inst41
Data_out[0] <= Data_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[1] <= Data_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[2] <= Data_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[3] <= Data_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[4] <= Data_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[5] <= Data_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[6] <= Data_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[7] <= Data_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[8] <= Data_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[9] <= Data_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[10] <= Data_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[11] <= Data_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[12] <= Data_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[13] <= Data_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[14] <= Data_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[15] <= Data_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[16] <= Data_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[17] <= Data_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[18] <= Data_out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[19] <= Data_out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[20] <= Data_out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[21] <= Data_out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[22] <= Data_out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[23] <= Data_out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[24] <= Data_out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[25] <= Data_out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[26] <= Data_out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[27] <= Data_out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[28] <= Data_out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[29] <= Data_out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[30] <= Data_out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Data_out[31] <= N.DB_MAX_OUTPUT_PORT_TYPE
Z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Data1[0] => Add0.IN32
Data1[0] => Add2.IN64
Data1[0] => Data_out.IN0
Data1[0] => Data_out.IN0
Data1[0] => Mux31.IN62
Data1[0] => Mux32.IN62
Data1[0] => Add4.IN32
Data1[0] => Add6.IN33
Data1[0] => Mux31.IN8
Data1[0] => Mux32.IN8
Data1[1] => Add0.IN31
Data1[1] => Add2.IN63
Data1[1] => Data_out.IN0
Data1[1] => Data_out.IN0
Data1[1] => Mux30.IN62
Data1[1] => Mux33.IN62
Data1[1] => Add4.IN31
Data1[1] => Add6.IN32
Data1[1] => Mux30.IN8
Data1[1] => Mux33.IN8
Data1[2] => Add0.IN30
Data1[2] => Add2.IN62
Data1[2] => Data_out.IN0
Data1[2] => Data_out.IN0
Data1[2] => Mux29.IN62
Data1[2] => Mux34.IN62
Data1[2] => Add4.IN30
Data1[2] => Add6.IN31
Data1[2] => Mux29.IN8
Data1[2] => Mux34.IN8
Data1[3] => Add0.IN29
Data1[3] => Add2.IN61
Data1[3] => Data_out.IN0
Data1[3] => Data_out.IN0
Data1[3] => Mux28.IN62
Data1[3] => Mux35.IN62
Data1[3] => Add4.IN29
Data1[3] => Add6.IN30
Data1[3] => Mux28.IN8
Data1[3] => Mux35.IN8
Data1[4] => Add0.IN28
Data1[4] => Add2.IN60
Data1[4] => Data_out.IN0
Data1[4] => Data_out.IN0
Data1[4] => Mux27.IN62
Data1[4] => Mux36.IN62
Data1[4] => Add4.IN28
Data1[4] => Add6.IN29
Data1[4] => Mux27.IN8
Data1[4] => Mux36.IN8
Data1[5] => Add0.IN27
Data1[5] => Add2.IN59
Data1[5] => Data_out.IN0
Data1[5] => Data_out.IN0
Data1[5] => Mux26.IN62
Data1[5] => Mux37.IN62
Data1[5] => Add4.IN27
Data1[5] => Add6.IN28
Data1[5] => Mux26.IN8
Data1[5] => Mux37.IN8
Data1[6] => Add0.IN26
Data1[6] => Add2.IN58
Data1[6] => Data_out.IN0
Data1[6] => Data_out.IN0
Data1[6] => Mux25.IN62
Data1[6] => Mux38.IN62
Data1[6] => Add4.IN26
Data1[6] => Add6.IN27
Data1[6] => Mux25.IN8
Data1[6] => Mux38.IN8
Data1[7] => Add0.IN25
Data1[7] => Add2.IN57
Data1[7] => Data_out.IN0
Data1[7] => Data_out.IN0
Data1[7] => Mux24.IN62
Data1[7] => Mux39.IN62
Data1[7] => Add4.IN25
Data1[7] => Add6.IN26
Data1[7] => Mux24.IN8
Data1[7] => Mux39.IN8
Data1[8] => Add0.IN24
Data1[8] => Add2.IN56
Data1[8] => Data_out.IN0
Data1[8] => Data_out.IN0
Data1[8] => Mux23.IN62
Data1[8] => Mux40.IN62
Data1[8] => Add4.IN24
Data1[8] => Add6.IN25
Data1[8] => Mux23.IN8
Data1[8] => Mux40.IN8
Data1[9] => Add0.IN23
Data1[9] => Add2.IN55
Data1[9] => Data_out.IN0
Data1[9] => Data_out.IN0
Data1[9] => Mux22.IN62
Data1[9] => Mux41.IN62
Data1[9] => Add4.IN23
Data1[9] => Add6.IN24
Data1[9] => Mux22.IN8
Data1[9] => Mux41.IN8
Data1[10] => Add0.IN22
Data1[10] => Add2.IN54
Data1[10] => Data_out.IN0
Data1[10] => Data_out.IN0
Data1[10] => Mux21.IN62
Data1[10] => Mux42.IN62
Data1[10] => Add4.IN22
Data1[10] => Add6.IN23
Data1[10] => Mux21.IN8
Data1[10] => Mux42.IN8
Data1[11] => Add0.IN21
Data1[11] => Add2.IN53
Data1[11] => Data_out.IN0
Data1[11] => Data_out.IN0
Data1[11] => Mux20.IN62
Data1[11] => Mux43.IN62
Data1[11] => Add4.IN21
Data1[11] => Add6.IN22
Data1[11] => Mux20.IN8
Data1[11] => Mux43.IN8
Data1[12] => Add0.IN20
Data1[12] => Add2.IN52
Data1[12] => Data_out.IN0
Data1[12] => Data_out.IN0
Data1[12] => Mux19.IN62
Data1[12] => Mux44.IN62
Data1[12] => Add4.IN20
Data1[12] => Add6.IN21
Data1[12] => Mux19.IN8
Data1[12] => Mux44.IN8
Data1[13] => Add0.IN19
Data1[13] => Add2.IN51
Data1[13] => Data_out.IN0
Data1[13] => Data_out.IN0
Data1[13] => Mux18.IN62
Data1[13] => Mux45.IN62
Data1[13] => Add4.IN19
Data1[13] => Add6.IN20
Data1[13] => Mux18.IN8
Data1[13] => Mux45.IN8
Data1[14] => Add0.IN18
Data1[14] => Add2.IN50
Data1[14] => Data_out.IN0
Data1[14] => Data_out.IN0
Data1[14] => Mux17.IN62
Data1[14] => Mux46.IN62
Data1[14] => Add4.IN18
Data1[14] => Add6.IN19
Data1[14] => Mux17.IN8
Data1[14] => Mux46.IN8
Data1[15] => Add0.IN17
Data1[15] => Add2.IN49
Data1[15] => Data_out.IN0
Data1[15] => Data_out.IN0
Data1[15] => Mux16.IN62
Data1[15] => Mux47.IN62
Data1[15] => Add4.IN17
Data1[15] => Add6.IN18
Data1[15] => Mux16.IN8
Data1[15] => Mux47.IN8
Data1[16] => Add0.IN16
Data1[16] => Add2.IN48
Data1[16] => Data_out.IN0
Data1[16] => Data_out.IN0
Data1[16] => Mux15.IN62
Data1[16] => Mux48.IN62
Data1[16] => Add4.IN16
Data1[16] => Add6.IN17
Data1[16] => Mux15.IN8
Data1[16] => Mux48.IN8
Data1[17] => Add0.IN15
Data1[17] => Add2.IN47
Data1[17] => Data_out.IN0
Data1[17] => Data_out.IN0
Data1[17] => Mux14.IN62
Data1[17] => Mux49.IN62
Data1[17] => Add4.IN15
Data1[17] => Add6.IN16
Data1[17] => Mux14.IN8
Data1[17] => Mux49.IN8
Data1[18] => Add0.IN14
Data1[18] => Add2.IN46
Data1[18] => Data_out.IN0
Data1[18] => Data_out.IN0
Data1[18] => Mux13.IN62
Data1[18] => Mux50.IN62
Data1[18] => Add4.IN14
Data1[18] => Add6.IN15
Data1[18] => Mux13.IN8
Data1[18] => Mux50.IN8
Data1[19] => Add0.IN13
Data1[19] => Add2.IN45
Data1[19] => Data_out.IN0
Data1[19] => Data_out.IN0
Data1[19] => Mux12.IN62
Data1[19] => Mux51.IN62
Data1[19] => Add4.IN13
Data1[19] => Add6.IN14
Data1[19] => Mux12.IN8
Data1[19] => Mux51.IN8
Data1[20] => Add0.IN12
Data1[20] => Add2.IN44
Data1[20] => Data_out.IN0
Data1[20] => Data_out.IN0
Data1[20] => Mux11.IN62
Data1[20] => Mux52.IN62
Data1[20] => Add4.IN12
Data1[20] => Add6.IN13
Data1[20] => Mux11.IN8
Data1[20] => Mux52.IN8
Data1[21] => Add0.IN11
Data1[21] => Add2.IN43
Data1[21] => Data_out.IN0
Data1[21] => Data_out.IN0
Data1[21] => Mux10.IN62
Data1[21] => Mux53.IN62
Data1[21] => Add4.IN11
Data1[21] => Add6.IN12
Data1[21] => Mux10.IN8
Data1[21] => Mux53.IN8
Data1[22] => Add0.IN10
Data1[22] => Add2.IN42
Data1[22] => Data_out.IN0
Data1[22] => Data_out.IN0
Data1[22] => Mux9.IN62
Data1[22] => Mux54.IN62
Data1[22] => Add4.IN10
Data1[22] => Add6.IN11
Data1[22] => Mux9.IN8
Data1[22] => Mux54.IN8
Data1[23] => Add0.IN9
Data1[23] => Add2.IN41
Data1[23] => Data_out.IN0
Data1[23] => Data_out.IN0
Data1[23] => Mux8.IN62
Data1[23] => Mux55.IN62
Data1[23] => Add4.IN9
Data1[23] => Add6.IN10
Data1[23] => Mux8.IN8
Data1[23] => Mux55.IN8
Data1[24] => Add0.IN8
Data1[24] => Add2.IN40
Data1[24] => Data_out.IN0
Data1[24] => Data_out.IN0
Data1[24] => Mux7.IN62
Data1[24] => Mux56.IN62
Data1[24] => Add4.IN8
Data1[24] => Add6.IN9
Data1[24] => Mux7.IN8
Data1[24] => Mux56.IN8
Data1[25] => Add0.IN7
Data1[25] => Add2.IN39
Data1[25] => Data_out.IN0
Data1[25] => Data_out.IN0
Data1[25] => Mux6.IN62
Data1[25] => Mux57.IN62
Data1[25] => Add4.IN7
Data1[25] => Add6.IN8
Data1[25] => Mux6.IN8
Data1[25] => Mux57.IN8
Data1[26] => Add0.IN6
Data1[26] => Add2.IN38
Data1[26] => Data_out.IN0
Data1[26] => Data_out.IN0
Data1[26] => Mux5.IN62
Data1[26] => Mux58.IN62
Data1[26] => Add4.IN6
Data1[26] => Add6.IN7
Data1[26] => Mux5.IN8
Data1[26] => Mux58.IN8
Data1[27] => Add0.IN5
Data1[27] => Add2.IN37
Data1[27] => Data_out.IN0
Data1[27] => Data_out.IN0
Data1[27] => Mux4.IN62
Data1[27] => Mux59.IN62
Data1[27] => Add4.IN5
Data1[27] => Add6.IN6
Data1[27] => Mux4.IN8
Data1[27] => Mux59.IN8
Data1[28] => Add0.IN4
Data1[28] => Add2.IN36
Data1[28] => Data_out.IN0
Data1[28] => Data_out.IN0
Data1[28] => Mux3.IN62
Data1[28] => Mux60.IN62
Data1[28] => Add4.IN4
Data1[28] => Add6.IN5
Data1[28] => Mux3.IN8
Data1[28] => Mux60.IN8
Data1[29] => Add0.IN3
Data1[29] => Add2.IN35
Data1[29] => Data_out.IN0
Data1[29] => Data_out.IN0
Data1[29] => Mux2.IN62
Data1[29] => Mux61.IN62
Data1[29] => Add4.IN3
Data1[29] => Add6.IN4
Data1[29] => Mux2.IN8
Data1[29] => Mux61.IN8
Data1[30] => Add0.IN2
Data1[30] => Add2.IN34
Data1[30] => Data_out.IN0
Data1[30] => Data_out.IN0
Data1[30] => Mux1.IN62
Data1[30] => Mux62.IN62
Data1[30] => Add4.IN2
Data1[30] => Add6.IN3
Data1[30] => Mux1.IN8
Data1[30] => Mux62.IN8
Data1[31] => Add0.IN1
Data1[31] => Add2.IN33
Data1[31] => Data_out.IN0
Data1[31] => Data_out.IN0
Data1[31] => Mux0.IN62
Data1[31] => Add4.IN1
Data1[31] => Add6.IN2
Data1[31] => Mux0.IN8
Data2[0] => Add0.IN64
Data2[0] => Add3.IN64
Data2[0] => Add4.IN64
Data2[0] => Add5.IN64
Data2[0] => Data_out.IN1
Data2[0] => Data_out.IN1
Data2[0] => Mux31.IN63
Data2[0] => Mux32.IN63
Data2[0] => Mux31.IN3
Data2[0] => Mux32.IN3
Data2[1] => Add0.IN63
Data2[1] => Add3.IN63
Data2[1] => Add4.IN63
Data2[1] => Add5.IN63
Data2[1] => Data_out.IN1
Data2[1] => Data_out.IN1
Data2[1] => Mux30.IN63
Data2[1] => Mux33.IN63
Data2[1] => Mux30.IN3
Data2[1] => Mux33.IN3
Data2[2] => Add0.IN62
Data2[2] => Add3.IN62
Data2[2] => Add4.IN62
Data2[2] => Add5.IN62
Data2[2] => Data_out.IN1
Data2[2] => Data_out.IN1
Data2[2] => Mux29.IN63
Data2[2] => Mux34.IN63
Data2[2] => Mux29.IN3
Data2[2] => Mux34.IN3
Data2[3] => Add0.IN61
Data2[3] => Add3.IN61
Data2[3] => Add4.IN61
Data2[3] => Add5.IN61
Data2[3] => Data_out.IN1
Data2[3] => Data_out.IN1
Data2[3] => Mux28.IN63
Data2[3] => Mux35.IN63
Data2[3] => Mux28.IN3
Data2[3] => Mux35.IN3
Data2[4] => Add0.IN60
Data2[4] => Add3.IN60
Data2[4] => Add4.IN60
Data2[4] => Add5.IN60
Data2[4] => Data_out.IN1
Data2[4] => Data_out.IN1
Data2[4] => Mux27.IN63
Data2[4] => Mux36.IN63
Data2[4] => Mux27.IN3
Data2[4] => Mux36.IN3
Data2[5] => Add0.IN59
Data2[5] => Add3.IN59
Data2[5] => Add4.IN59
Data2[5] => Add5.IN59
Data2[5] => Data_out.IN1
Data2[5] => Data_out.IN1
Data2[5] => Mux26.IN63
Data2[5] => Mux37.IN63
Data2[5] => Mux26.IN3
Data2[5] => Mux37.IN3
Data2[6] => Add0.IN58
Data2[6] => Add3.IN58
Data2[6] => Add4.IN58
Data2[6] => Add5.IN58
Data2[6] => Data_out.IN1
Data2[6] => Data_out.IN1
Data2[6] => Mux25.IN63
Data2[6] => Mux38.IN63
Data2[6] => Mux25.IN3
Data2[6] => Mux38.IN3
Data2[7] => Add0.IN57
Data2[7] => Add3.IN57
Data2[7] => Add4.IN57
Data2[7] => Add5.IN57
Data2[7] => Data_out.IN1
Data2[7] => Data_out.IN1
Data2[7] => Mux24.IN63
Data2[7] => Mux39.IN63
Data2[7] => Mux24.IN3
Data2[7] => Mux39.IN3
Data2[8] => Add0.IN56
Data2[8] => Add3.IN56
Data2[8] => Add4.IN56
Data2[8] => Add5.IN56
Data2[8] => Data_out.IN1
Data2[8] => Data_out.IN1
Data2[8] => Mux23.IN63
Data2[8] => Mux40.IN63
Data2[8] => Mux23.IN3
Data2[8] => Mux40.IN3
Data2[9] => Add0.IN55
Data2[9] => Add3.IN55
Data2[9] => Add4.IN55
Data2[9] => Add5.IN55
Data2[9] => Data_out.IN1
Data2[9] => Data_out.IN1
Data2[9] => Mux22.IN63
Data2[9] => Mux41.IN63
Data2[9] => Mux22.IN3
Data2[9] => Mux41.IN3
Data2[10] => Add0.IN54
Data2[10] => Add3.IN54
Data2[10] => Add4.IN54
Data2[10] => Add5.IN54
Data2[10] => Data_out.IN1
Data2[10] => Data_out.IN1
Data2[10] => Mux21.IN63
Data2[10] => Mux42.IN63
Data2[10] => Mux21.IN3
Data2[10] => Mux42.IN3
Data2[11] => Add0.IN53
Data2[11] => Add3.IN53
Data2[11] => Add4.IN53
Data2[11] => Add5.IN53
Data2[11] => Data_out.IN1
Data2[11] => Data_out.IN1
Data2[11] => Mux20.IN63
Data2[11] => Mux43.IN63
Data2[11] => Mux20.IN3
Data2[11] => Mux43.IN3
Data2[12] => Add0.IN52
Data2[12] => Add3.IN52
Data2[12] => Add4.IN52
Data2[12] => Add5.IN52
Data2[12] => Data_out.IN1
Data2[12] => Data_out.IN1
Data2[12] => Mux19.IN63
Data2[12] => Mux44.IN63
Data2[12] => Mux19.IN3
Data2[12] => Mux44.IN3
Data2[13] => Add0.IN51
Data2[13] => Add3.IN51
Data2[13] => Add4.IN51
Data2[13] => Add5.IN51
Data2[13] => Data_out.IN1
Data2[13] => Data_out.IN1
Data2[13] => Mux18.IN63
Data2[13] => Mux45.IN63
Data2[13] => Mux18.IN3
Data2[13] => Mux45.IN3
Data2[14] => Add0.IN50
Data2[14] => Add3.IN50
Data2[14] => Add4.IN50
Data2[14] => Add5.IN50
Data2[14] => Data_out.IN1
Data2[14] => Data_out.IN1
Data2[14] => Mux17.IN63
Data2[14] => Mux46.IN63
Data2[14] => Mux17.IN3
Data2[14] => Mux46.IN3
Data2[15] => Add0.IN49
Data2[15] => Add3.IN49
Data2[15] => Add4.IN49
Data2[15] => Add5.IN49
Data2[15] => Data_out.IN1
Data2[15] => Data_out.IN1
Data2[15] => Mux16.IN63
Data2[15] => Mux47.IN63
Data2[15] => Mux16.IN3
Data2[15] => Mux47.IN3
Data2[16] => Add0.IN48
Data2[16] => Add3.IN48
Data2[16] => Add4.IN48
Data2[16] => Add5.IN48
Data2[16] => Data_out.IN1
Data2[16] => Data_out.IN1
Data2[16] => Mux15.IN63
Data2[16] => Mux48.IN63
Data2[16] => Mux15.IN3
Data2[16] => Mux48.IN3
Data2[17] => Add0.IN47
Data2[17] => Add3.IN47
Data2[17] => Add4.IN47
Data2[17] => Add5.IN47
Data2[17] => Data_out.IN1
Data2[17] => Data_out.IN1
Data2[17] => Mux14.IN63
Data2[17] => Mux49.IN63
Data2[17] => Mux14.IN3
Data2[17] => Mux49.IN3
Data2[18] => Add0.IN46
Data2[18] => Add3.IN46
Data2[18] => Add4.IN46
Data2[18] => Add5.IN46
Data2[18] => Data_out.IN1
Data2[18] => Data_out.IN1
Data2[18] => Mux13.IN63
Data2[18] => Mux50.IN63
Data2[18] => Mux13.IN3
Data2[18] => Mux50.IN3
Data2[19] => Add0.IN45
Data2[19] => Add3.IN45
Data2[19] => Add4.IN45
Data2[19] => Add5.IN45
Data2[19] => Data_out.IN1
Data2[19] => Data_out.IN1
Data2[19] => Mux12.IN63
Data2[19] => Mux51.IN63
Data2[19] => Mux12.IN3
Data2[19] => Mux51.IN3
Data2[20] => Add0.IN44
Data2[20] => Add3.IN44
Data2[20] => Add4.IN44
Data2[20] => Add5.IN44
Data2[20] => Data_out.IN1
Data2[20] => Data_out.IN1
Data2[20] => Mux11.IN63
Data2[20] => Mux52.IN63
Data2[20] => Mux11.IN3
Data2[20] => Mux52.IN3
Data2[21] => Add0.IN43
Data2[21] => Add3.IN43
Data2[21] => Add4.IN43
Data2[21] => Add5.IN43
Data2[21] => Data_out.IN1
Data2[21] => Data_out.IN1
Data2[21] => Mux10.IN63
Data2[21] => Mux53.IN63
Data2[21] => Mux10.IN3
Data2[21] => Mux53.IN3
Data2[22] => Add0.IN42
Data2[22] => Add3.IN42
Data2[22] => Add4.IN42
Data2[22] => Add5.IN42
Data2[22] => Data_out.IN1
Data2[22] => Data_out.IN1
Data2[22] => Mux9.IN63
Data2[22] => Mux54.IN63
Data2[22] => Mux9.IN3
Data2[22] => Mux54.IN3
Data2[23] => Add0.IN41
Data2[23] => Add3.IN41
Data2[23] => Add4.IN41
Data2[23] => Add5.IN41
Data2[23] => Data_out.IN1
Data2[23] => Data_out.IN1
Data2[23] => Mux8.IN63
Data2[23] => Mux55.IN63
Data2[23] => Mux8.IN3
Data2[23] => Mux55.IN3
Data2[24] => Add0.IN40
Data2[24] => Add3.IN40
Data2[24] => Add4.IN40
Data2[24] => Add5.IN40
Data2[24] => Data_out.IN1
Data2[24] => Data_out.IN1
Data2[24] => Mux7.IN63
Data2[24] => Mux56.IN63
Data2[24] => Mux7.IN3
Data2[24] => Mux56.IN3
Data2[25] => Add0.IN39
Data2[25] => Add3.IN39
Data2[25] => Add4.IN39
Data2[25] => Add5.IN39
Data2[25] => Data_out.IN1
Data2[25] => Data_out.IN1
Data2[25] => Mux6.IN63
Data2[25] => Mux57.IN63
Data2[25] => Mux6.IN3
Data2[25] => Mux57.IN3
Data2[26] => Add0.IN38
Data2[26] => Add3.IN38
Data2[26] => Add4.IN38
Data2[26] => Add5.IN38
Data2[26] => Data_out.IN1
Data2[26] => Data_out.IN1
Data2[26] => Mux5.IN63
Data2[26] => Mux58.IN63
Data2[26] => Mux5.IN3
Data2[26] => Mux58.IN3
Data2[27] => Add0.IN37
Data2[27] => Add3.IN37
Data2[27] => Add4.IN37
Data2[27] => Add5.IN37
Data2[27] => Data_out.IN1
Data2[27] => Data_out.IN1
Data2[27] => Mux4.IN63
Data2[27] => Mux59.IN63
Data2[27] => Mux4.IN3
Data2[27] => Mux59.IN3
Data2[28] => Add0.IN36
Data2[28] => Add3.IN36
Data2[28] => Add4.IN36
Data2[28] => Add5.IN36
Data2[28] => Data_out.IN1
Data2[28] => Data_out.IN1
Data2[28] => Mux3.IN63
Data2[28] => Mux60.IN63
Data2[28] => Mux3.IN3
Data2[28] => Mux60.IN3
Data2[29] => Add0.IN35
Data2[29] => Add3.IN35
Data2[29] => Add4.IN35
Data2[29] => Add5.IN35
Data2[29] => Data_out.IN1
Data2[29] => Data_out.IN1
Data2[29] => Mux2.IN63
Data2[29] => Mux61.IN63
Data2[29] => Mux2.IN3
Data2[29] => Mux61.IN3
Data2[30] => Add0.IN34
Data2[30] => Add3.IN34
Data2[30] => Add4.IN34
Data2[30] => Add5.IN34
Data2[30] => Data_out.IN1
Data2[30] => Data_out.IN1
Data2[30] => Mux1.IN63
Data2[30] => Mux62.IN63
Data2[30] => Mux1.IN3
Data2[30] => Mux62.IN3
Data2[31] => Add0.IN33
Data2[31] => Add3.IN33
Data2[31] => Add4.IN33
Data2[31] => Add5.IN33
Data2[31] => Data_out.IN1
Data2[31] => Data_out.IN1
Data2[31] => Mux0.IN63
Data2[31] => Mux0.IN3
control[0] => Mux0.IN69
control[0] => Mux1.IN69
control[0] => Mux2.IN69
control[0] => Mux3.IN69
control[0] => Mux4.IN69
control[0] => Mux5.IN69
control[0] => Mux6.IN69
control[0] => Mux7.IN69
control[0] => Mux8.IN69
control[0] => Mux9.IN69
control[0] => Mux10.IN69
control[0] => Mux11.IN69
control[0] => Mux12.IN69
control[0] => Mux13.IN69
control[0] => Mux14.IN69
control[0] => Mux15.IN69
control[0] => Mux16.IN69
control[0] => Mux17.IN69
control[0] => Mux18.IN69
control[0] => Mux19.IN69
control[0] => Mux20.IN69
control[0] => Mux21.IN69
control[0] => Mux22.IN69
control[0] => Mux23.IN69
control[0] => Mux24.IN69
control[0] => Mux25.IN69
control[0] => Mux26.IN69
control[0] => Mux27.IN69
control[0] => Mux28.IN69
control[0] => Mux29.IN69
control[0] => Mux30.IN69
control[0] => Mux31.IN69
control[0] => Mux32.IN69
control[0] => Mux33.IN69
control[0] => Mux34.IN69
control[0] => Mux35.IN69
control[0] => Mux36.IN69
control[0] => Mux37.IN69
control[0] => Mux38.IN69
control[0] => Mux39.IN69
control[0] => Mux40.IN69
control[0] => Mux41.IN69
control[0] => Mux42.IN69
control[0] => Mux43.IN69
control[0] => Mux44.IN69
control[0] => Mux45.IN69
control[0] => Mux46.IN69
control[0] => Mux47.IN69
control[0] => Mux48.IN69
control[0] => Mux49.IN69
control[0] => Mux50.IN69
control[0] => Mux51.IN69
control[0] => Mux52.IN69
control[0] => Mux53.IN69
control[0] => Mux54.IN69
control[0] => Mux55.IN69
control[0] => Mux56.IN69
control[0] => Mux57.IN69
control[0] => Mux58.IN69
control[0] => Mux59.IN69
control[0] => Mux60.IN69
control[0] => Mux61.IN69
control[0] => Mux62.IN69
control[0] => Mux63.IN69
control[1] => Mux0.IN68
control[1] => Mux1.IN68
control[1] => Mux2.IN68
control[1] => Mux3.IN68
control[1] => Mux4.IN68
control[1] => Mux5.IN68
control[1] => Mux6.IN68
control[1] => Mux7.IN68
control[1] => Mux8.IN68
control[1] => Mux9.IN68
control[1] => Mux10.IN68
control[1] => Mux11.IN68
control[1] => Mux12.IN68
control[1] => Mux13.IN68
control[1] => Mux14.IN68
control[1] => Mux15.IN68
control[1] => Mux16.IN68
control[1] => Mux17.IN68
control[1] => Mux18.IN68
control[1] => Mux19.IN68
control[1] => Mux20.IN68
control[1] => Mux21.IN68
control[1] => Mux22.IN68
control[1] => Mux23.IN68
control[1] => Mux24.IN68
control[1] => Mux25.IN68
control[1] => Mux26.IN68
control[1] => Mux27.IN68
control[1] => Mux28.IN68
control[1] => Mux29.IN68
control[1] => Mux30.IN68
control[1] => Mux31.IN68
control[1] => Mux32.IN68
control[1] => Mux33.IN68
control[1] => Mux34.IN68
control[1] => Mux35.IN68
control[1] => Mux36.IN68
control[1] => Mux37.IN68
control[1] => Mux38.IN68
control[1] => Mux39.IN68
control[1] => Mux40.IN68
control[1] => Mux41.IN68
control[1] => Mux42.IN68
control[1] => Mux43.IN68
control[1] => Mux44.IN68
control[1] => Mux45.IN68
control[1] => Mux46.IN68
control[1] => Mux47.IN68
control[1] => Mux48.IN68
control[1] => Mux49.IN68
control[1] => Mux50.IN68
control[1] => Mux51.IN68
control[1] => Mux52.IN68
control[1] => Mux53.IN68
control[1] => Mux54.IN68
control[1] => Mux55.IN68
control[1] => Mux56.IN68
control[1] => Mux57.IN68
control[1] => Mux58.IN68
control[1] => Mux59.IN68
control[1] => Mux60.IN68
control[1] => Mux61.IN68
control[1] => Mux62.IN68
control[1] => Mux63.IN68
control[2] => Mux0.IN67
control[2] => Mux1.IN67
control[2] => Mux2.IN67
control[2] => Mux3.IN67
control[2] => Mux4.IN67
control[2] => Mux5.IN67
control[2] => Mux6.IN67
control[2] => Mux7.IN67
control[2] => Mux8.IN67
control[2] => Mux9.IN67
control[2] => Mux10.IN67
control[2] => Mux11.IN67
control[2] => Mux12.IN67
control[2] => Mux13.IN67
control[2] => Mux14.IN67
control[2] => Mux15.IN67
control[2] => Mux16.IN67
control[2] => Mux17.IN67
control[2] => Mux18.IN67
control[2] => Mux19.IN67
control[2] => Mux20.IN67
control[2] => Mux21.IN67
control[2] => Mux22.IN67
control[2] => Mux23.IN67
control[2] => Mux24.IN67
control[2] => Mux25.IN67
control[2] => Mux26.IN67
control[2] => Mux27.IN67
control[2] => Mux28.IN67
control[2] => Mux29.IN67
control[2] => Mux30.IN67
control[2] => Mux31.IN67
control[2] => Mux32.IN67
control[2] => Mux33.IN67
control[2] => Mux34.IN67
control[2] => Mux35.IN67
control[2] => Mux36.IN67
control[2] => Mux37.IN67
control[2] => Mux38.IN67
control[2] => Mux39.IN67
control[2] => Mux40.IN67
control[2] => Mux41.IN67
control[2] => Mux42.IN67
control[2] => Mux43.IN67
control[2] => Mux44.IN67
control[2] => Mux45.IN67
control[2] => Mux46.IN67
control[2] => Mux47.IN67
control[2] => Mux48.IN67
control[2] => Mux49.IN67
control[2] => Mux50.IN67
control[2] => Mux51.IN67
control[2] => Mux52.IN67
control[2] => Mux53.IN67
control[2] => Mux54.IN67
control[2] => Mux55.IN67
control[2] => Mux56.IN67
control[2] => Mux57.IN67
control[2] => Mux58.IN67
control[2] => Mux59.IN67
control[2] => Mux60.IN67
control[2] => Mux61.IN67
control[2] => Mux62.IN67
control[2] => Mux63.IN67
control[3] => Mux0.IN66
control[3] => Mux1.IN66
control[3] => Mux2.IN66
control[3] => Mux3.IN66
control[3] => Mux4.IN66
control[3] => Mux5.IN66
control[3] => Mux6.IN66
control[3] => Mux7.IN66
control[3] => Mux8.IN66
control[3] => Mux9.IN66
control[3] => Mux10.IN66
control[3] => Mux11.IN66
control[3] => Mux12.IN66
control[3] => Mux13.IN66
control[3] => Mux14.IN66
control[3] => Mux15.IN66
control[3] => Mux16.IN66
control[3] => Mux17.IN66
control[3] => Mux18.IN66
control[3] => Mux19.IN66
control[3] => Mux20.IN66
control[3] => Mux21.IN66
control[3] => Mux22.IN66
control[3] => Mux23.IN66
control[3] => Mux24.IN66
control[3] => Mux25.IN66
control[3] => Mux26.IN66
control[3] => Mux27.IN66
control[3] => Mux28.IN66
control[3] => Mux29.IN66
control[3] => Mux30.IN66
control[3] => Mux31.IN66
control[3] => Mux32.IN66
control[3] => Mux33.IN66
control[3] => Mux34.IN66
control[3] => Mux35.IN66
control[3] => Mux36.IN66
control[3] => Mux37.IN66
control[3] => Mux38.IN66
control[3] => Mux39.IN66
control[3] => Mux40.IN66
control[3] => Mux41.IN66
control[3] => Mux42.IN66
control[3] => Mux43.IN66
control[3] => Mux44.IN66
control[3] => Mux45.IN66
control[3] => Mux46.IN66
control[3] => Mux47.IN66
control[3] => Mux48.IN66
control[3] => Mux49.IN66
control[3] => Mux50.IN66
control[3] => Mux51.IN66
control[3] => Mux52.IN66
control[3] => Mux53.IN66
control[3] => Mux54.IN66
control[3] => Mux55.IN66
control[3] => Mux56.IN66
control[3] => Mux57.IN66
control[3] => Mux58.IN66
control[3] => Mux59.IN66
control[3] => Mux60.IN66
control[3] => Mux61.IN66
control[3] => Mux62.IN66
control[3] => Mux63.IN66
control[4] => Mux0.IN65
control[4] => Mux1.IN65
control[4] => Mux2.IN65
control[4] => Mux3.IN65
control[4] => Mux4.IN65
control[4] => Mux5.IN65
control[4] => Mux6.IN65
control[4] => Mux7.IN65
control[4] => Mux8.IN65
control[4] => Mux9.IN65
control[4] => Mux10.IN65
control[4] => Mux11.IN65
control[4] => Mux12.IN65
control[4] => Mux13.IN65
control[4] => Mux14.IN65
control[4] => Mux15.IN65
control[4] => Mux16.IN65
control[4] => Mux17.IN65
control[4] => Mux18.IN65
control[4] => Mux19.IN65
control[4] => Mux20.IN65
control[4] => Mux21.IN65
control[4] => Mux22.IN65
control[4] => Mux23.IN65
control[4] => Mux24.IN65
control[4] => Mux25.IN65
control[4] => Mux26.IN65
control[4] => Mux27.IN65
control[4] => Mux28.IN65
control[4] => Mux29.IN65
control[4] => Mux30.IN65
control[4] => Mux31.IN65
control[4] => Mux32.IN65
control[4] => Mux33.IN65
control[4] => Mux34.IN65
control[4] => Mux35.IN65
control[4] => Mux36.IN65
control[4] => Mux37.IN65
control[4] => Mux38.IN65
control[4] => Mux39.IN65
control[4] => Mux40.IN65
control[4] => Mux41.IN65
control[4] => Mux42.IN65
control[4] => Mux43.IN65
control[4] => Mux44.IN65
control[4] => Mux45.IN65
control[4] => Mux46.IN65
control[4] => Mux47.IN65
control[4] => Mux48.IN65
control[4] => Mux49.IN65
control[4] => Mux50.IN65
control[4] => Mux51.IN65
control[4] => Mux52.IN65
control[4] => Mux53.IN65
control[4] => Mux54.IN65
control[4] => Mux55.IN65
control[4] => Mux56.IN65
control[4] => Mux57.IN65
control[4] => Mux58.IN65
control[4] => Mux59.IN65
control[4] => Mux60.IN65
control[4] => Mux61.IN65
control[4] => Mux62.IN65
control[4] => Mux63.IN65
control[5] => Mux0.IN64
control[5] => Mux1.IN64
control[5] => Mux2.IN64
control[5] => Mux3.IN64
control[5] => Mux4.IN64
control[5] => Mux5.IN64
control[5] => Mux6.IN64
control[5] => Mux7.IN64
control[5] => Mux8.IN64
control[5] => Mux9.IN64
control[5] => Mux10.IN64
control[5] => Mux11.IN64
control[5] => Mux12.IN64
control[5] => Mux13.IN64
control[5] => Mux14.IN64
control[5] => Mux15.IN64
control[5] => Mux16.IN64
control[5] => Mux17.IN64
control[5] => Mux18.IN64
control[5] => Mux19.IN64
control[5] => Mux20.IN64
control[5] => Mux21.IN64
control[5] => Mux22.IN64
control[5] => Mux23.IN64
control[5] => Mux24.IN64
control[5] => Mux25.IN64
control[5] => Mux26.IN64
control[5] => Mux27.IN64
control[5] => Mux28.IN64
control[5] => Mux29.IN64
control[5] => Mux30.IN64
control[5] => Mux31.IN64
control[5] => Mux32.IN64
control[5] => Mux33.IN64
control[5] => Mux34.IN64
control[5] => Mux35.IN64
control[5] => Mux36.IN64
control[5] => Mux37.IN64
control[5] => Mux38.IN64
control[5] => Mux39.IN64
control[5] => Mux40.IN64
control[5] => Mux41.IN64
control[5] => Mux42.IN64
control[5] => Mux43.IN64
control[5] => Mux44.IN64
control[5] => Mux45.IN64
control[5] => Mux46.IN64
control[5] => Mux47.IN64
control[5] => Mux48.IN64
control[5] => Mux49.IN64
control[5] => Mux50.IN64
control[5] => Mux51.IN64
control[5] => Mux52.IN64
control[5] => Mux53.IN64
control[5] => Mux54.IN64
control[5] => Mux55.IN64
control[5] => Mux56.IN64
control[5] => Mux57.IN64
control[5] => Mux58.IN64
control[5] => Mux59.IN64
control[5] => Mux60.IN64
control[5] => Mux61.IN64
control[5] => Mux62.IN64
control[5] => Mux63.IN64


|CPU|data_path:inst2|r1:inst36
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r1:inst36|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst17|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|data_path:inst2|BUSMUX:inst27|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|CPU|data_path:inst2|BUSMUX:inst27|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
RES[16] <= BUSMUX:inst6.result[16]
RES[17] <= BUSMUX:inst6.result[17]
RES[18] <= BUSMUX:inst6.result[18]
RES[19] <= BUSMUX:inst6.result[19]
RES[20] <= BUSMUX:inst6.result[20]
RES[21] <= BUSMUX:inst6.result[21]
RES[22] <= BUSMUX:inst6.result[22]
RES[23] <= BUSMUX:inst6.result[23]
RES[24] <= BUSMUX:inst6.result[24]
RES[25] <= BUSMUX:inst6.result[25]
RES[26] <= BUSMUX:inst6.result[26]
RES[27] <= BUSMUX:inst6.result[27]
RES[28] <= BUSMUX:inst6.result[28]
RES[29] <= BUSMUX:inst6.result[29]
RES[30] <= BUSMUX:inst6.result[30]
RES[31] <= BUSMUX:inst6.result[31]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_one[16] => BUSMUX:inst.dataa[16]
data_one[17] => BUSMUX:inst.dataa[17]
data_one[18] => BUSMUX:inst.dataa[18]
data_one[19] => BUSMUX:inst.dataa[19]
data_one[20] => BUSMUX:inst.dataa[20]
data_one[21] => BUSMUX:inst.dataa[21]
data_one[22] => BUSMUX:inst.dataa[22]
data_one[23] => BUSMUX:inst.dataa[23]
data_one[24] => BUSMUX:inst.dataa[24]
data_one[25] => BUSMUX:inst.dataa[25]
data_one[26] => BUSMUX:inst.dataa[26]
data_one[27] => BUSMUX:inst.dataa[27]
data_one[28] => BUSMUX:inst.dataa[28]
data_one[29] => BUSMUX:inst.dataa[29]
data_one[30] => BUSMUX:inst.dataa[30]
data_one[31] => BUSMUX:inst.dataa[31]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_two[16] => BUSMUX:inst.datab[16]
data_two[17] => BUSMUX:inst.datab[17]
data_two[18] => BUSMUX:inst.datab[18]
data_two[19] => BUSMUX:inst.datab[19]
data_two[20] => BUSMUX:inst.datab[20]
data_two[21] => BUSMUX:inst.datab[21]
data_two[22] => BUSMUX:inst.datab[22]
data_two[23] => BUSMUX:inst.datab[23]
data_two[24] => BUSMUX:inst.datab[24]
data_two[25] => BUSMUX:inst.datab[25]
data_two[26] => BUSMUX:inst.datab[26]
data_two[27] => BUSMUX:inst.datab[27]
data_two[28] => BUSMUX:inst.datab[28]
data_two[29] => BUSMUX:inst.datab[29]
data_two[30] => BUSMUX:inst.datab[30]
data_two[31] => BUSMUX:inst.datab[31]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_three[16] => BUSMUX:inst1.dataa[16]
data_three[17] => BUSMUX:inst1.dataa[17]
data_three[18] => BUSMUX:inst1.dataa[18]
data_three[19] => BUSMUX:inst1.dataa[19]
data_three[20] => BUSMUX:inst1.dataa[20]
data_three[21] => BUSMUX:inst1.dataa[21]
data_three[22] => BUSMUX:inst1.dataa[22]
data_three[23] => BUSMUX:inst1.dataa[23]
data_three[24] => BUSMUX:inst1.dataa[24]
data_three[25] => BUSMUX:inst1.dataa[25]
data_three[26] => BUSMUX:inst1.dataa[26]
data_three[27] => BUSMUX:inst1.dataa[27]
data_three[28] => BUSMUX:inst1.dataa[28]
data_three[29] => BUSMUX:inst1.dataa[29]
data_three[30] => BUSMUX:inst1.dataa[30]
data_three[31] => BUSMUX:inst1.dataa[31]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_four[16] => BUSMUX:inst1.datab[16]
data_four[17] => BUSMUX:inst1.datab[17]
data_four[18] => BUSMUX:inst1.datab[18]
data_four[19] => BUSMUX:inst1.datab[19]
data_four[20] => BUSMUX:inst1.datab[20]
data_four[21] => BUSMUX:inst1.datab[21]
data_four[22] => BUSMUX:inst1.datab[22]
data_four[23] => BUSMUX:inst1.datab[23]
data_four[24] => BUSMUX:inst1.datab[24]
data_four[25] => BUSMUX:inst1.datab[25]
data_four[26] => BUSMUX:inst1.datab[26]
data_four[27] => BUSMUX:inst1.datab[27]
data_four[28] => BUSMUX:inst1.datab[28]
data_four[29] => BUSMUX:inst1.datab[29]
data_four[30] => BUSMUX:inst1.datab[30]
data_four[31] => BUSMUX:inst1.datab[31]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_five[16] => BUSMUX:inst2.dataa[16]
data_five[17] => BUSMUX:inst2.dataa[17]
data_five[18] => BUSMUX:inst2.dataa[18]
data_five[19] => BUSMUX:inst2.dataa[19]
data_five[20] => BUSMUX:inst2.dataa[20]
data_five[21] => BUSMUX:inst2.dataa[21]
data_five[22] => BUSMUX:inst2.dataa[22]
data_five[23] => BUSMUX:inst2.dataa[23]
data_five[24] => BUSMUX:inst2.dataa[24]
data_five[25] => BUSMUX:inst2.dataa[25]
data_five[26] => BUSMUX:inst2.dataa[26]
data_five[27] => BUSMUX:inst2.dataa[27]
data_five[28] => BUSMUX:inst2.dataa[28]
data_five[29] => BUSMUX:inst2.dataa[29]
data_five[30] => BUSMUX:inst2.dataa[30]
data_five[31] => BUSMUX:inst2.dataa[31]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_six[16] => BUSMUX:inst2.datab[16]
data_six[17] => BUSMUX:inst2.datab[17]
data_six[18] => BUSMUX:inst2.datab[18]
data_six[19] => BUSMUX:inst2.datab[19]
data_six[20] => BUSMUX:inst2.datab[20]
data_six[21] => BUSMUX:inst2.datab[21]
data_six[22] => BUSMUX:inst2.datab[22]
data_six[23] => BUSMUX:inst2.datab[23]
data_six[24] => BUSMUX:inst2.datab[24]
data_six[25] => BUSMUX:inst2.datab[25]
data_six[26] => BUSMUX:inst2.datab[26]
data_six[27] => BUSMUX:inst2.datab[27]
data_six[28] => BUSMUX:inst2.datab[28]
data_six[29] => BUSMUX:inst2.datab[29]
data_six[30] => BUSMUX:inst2.datab[30]
data_six[31] => BUSMUX:inst2.datab[31]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_seven[16] => BUSMUX:inst3.dataa[16]
data_seven[17] => BUSMUX:inst3.dataa[17]
data_seven[18] => BUSMUX:inst3.dataa[18]
data_seven[19] => BUSMUX:inst3.dataa[19]
data_seven[20] => BUSMUX:inst3.dataa[20]
data_seven[21] => BUSMUX:inst3.dataa[21]
data_seven[22] => BUSMUX:inst3.dataa[22]
data_seven[23] => BUSMUX:inst3.dataa[23]
data_seven[24] => BUSMUX:inst3.dataa[24]
data_seven[25] => BUSMUX:inst3.dataa[25]
data_seven[26] => BUSMUX:inst3.dataa[26]
data_seven[27] => BUSMUX:inst3.dataa[27]
data_seven[28] => BUSMUX:inst3.dataa[28]
data_seven[29] => BUSMUX:inst3.dataa[29]
data_seven[30] => BUSMUX:inst3.dataa[30]
data_seven[31] => BUSMUX:inst3.dataa[31]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]
data_eight[16] => BUSMUX:inst3.datab[16]
data_eight[17] => BUSMUX:inst3.datab[17]
data_eight[18] => BUSMUX:inst3.datab[18]
data_eight[19] => BUSMUX:inst3.datab[19]
data_eight[20] => BUSMUX:inst3.datab[20]
data_eight[21] => BUSMUX:inst3.datab[21]
data_eight[22] => BUSMUX:inst3.datab[22]
data_eight[23] => BUSMUX:inst3.datab[23]
data_eight[24] => BUSMUX:inst3.datab[24]
data_eight[25] => BUSMUX:inst3.datab[25]
data_eight[26] => BUSMUX:inst3.datab[26]
data_eight[27] => BUSMUX:inst3.datab[27]
data_eight[28] => BUSMUX:inst3.datab[28]
data_eight[29] => BUSMUX:inst3.datab[29]
data_eight[30] => BUSMUX:inst3.datab[30]
data_eight[31] => BUSMUX:inst3.datab[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst6|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst4|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst1|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst5|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst2|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|mux8:inst20|BUSMUX:inst3|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r5_hundred_sixty_four:inst8
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aset
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r5_hundred_sixty_four:inst8|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r5_hundred_sixty_four:inst8|LPM_FF:inst|lpm_constant:ac
result[0] <= lpm_constant_lk4:ag.result[0]
result[1] <= lpm_constant_lk4:ag.result[1]
result[2] <= lpm_constant_lk4:ag.result[2]
result[3] <= lpm_constant_lk4:ag.result[3]
result[4] <= lpm_constant_lk4:ag.result[4]
result[5] <= lpm_constant_lk4:ag.result[5]
result[6] <= lpm_constant_lk4:ag.result[6]
result[7] <= lpm_constant_lk4:ag.result[7]
result[8] <= lpm_constant_lk4:ag.result[8]
result[9] <= lpm_constant_lk4:ag.result[9]
result[10] <= lpm_constant_lk4:ag.result[10]
result[11] <= lpm_constant_lk4:ag.result[11]
result[12] <= lpm_constant_lk4:ag.result[12]
result[13] <= lpm_constant_lk4:ag.result[13]
result[14] <= lpm_constant_lk4:ag.result[14]
result[15] <= lpm_constant_lk4:ag.result[15]
result[16] <= lpm_constant_lk4:ag.result[16]
result[17] <= lpm_constant_lk4:ag.result[17]
result[18] <= lpm_constant_lk4:ag.result[18]
result[19] <= lpm_constant_lk4:ag.result[19]
result[20] <= lpm_constant_lk4:ag.result[20]
result[21] <= lpm_constant_lk4:ag.result[21]
result[22] <= lpm_constant_lk4:ag.result[22]
result[23] <= lpm_constant_lk4:ag.result[23]
result[24] <= lpm_constant_lk4:ag.result[24]
result[25] <= lpm_constant_lk4:ag.result[25]
result[26] <= lpm_constant_lk4:ag.result[26]
result[27] <= lpm_constant_lk4:ag.result[27]
result[28] <= lpm_constant_lk4:ag.result[28]
result[29] <= lpm_constant_lk4:ag.result[29]
result[30] <= lpm_constant_lk4:ag.result[30]
result[31] <= lpm_constant_lk4:ag.result[31]


|CPU|data_path:inst2|r5_hundred_sixty_four:inst8|LPM_FF:inst|lpm_constant:ac|lpm_constant_lk4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|data_path:inst2|r1:inst38
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r1:inst38|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst24|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r1:inst34
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r1:inst34|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst22|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst22|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2
q[0] <= r5_hundred:inst.q[0]
q[1] <= r5_hundred:inst.q[1]
q[2] <= r5_hundred:inst.q[2]
q[3] <= r5_hundred:inst.q[3]
q[4] <= r5_hundred:inst.q[4]
q[5] <= r5_hundred:inst.q[5]
q[6] <= r5_hundred:inst.q[6]
q[7] <= r5_hundred:inst.q[7]
q[8] <= r5_hundred:inst.q[8]
q[9] <= r5_hundred:inst.q[9]
q[10] <= r5_hundred:inst.q[10]
q[11] <= r5_hundred:inst.q[11]
q[12] <= r5_hundred:inst.q[12]
q[13] <= r5_hundred:inst.q[13]
q[14] <= r5_hundred:inst.q[14]
q[15] <= r5_hundred:inst.q[15]
q[16] <= r5_hundred:inst.q[16]
q[17] <= r5_hundred:inst.q[17]
q[18] <= r5_hundred:inst.q[18]
q[19] <= r5_hundred:inst.q[19]
q[20] <= r5_hundred:inst.q[20]
q[21] <= r5_hundred:inst.q[21]
q[22] <= r5_hundred:inst.q[22]
q[23] <= r5_hundred:inst.q[23]
q[24] <= r5_hundred:inst.q[24]
q[25] <= r5_hundred:inst.q[25]
q[26] <= r5_hundred:inst.q[26]
q[27] <= r5_hundred:inst.q[27]
q[28] <= r5_hundred:inst.q[28]
q[29] <= r5_hundred:inst.q[29]
q[30] <= r5_hundred:inst.q[30]
q[31] <= r5_hundred:inst.q[31]
inc_four => inst3.IN0
inc_four => mux8:inst2.sel[1]
load => inst3.IN1
load => mux8:inst2.sel[0]
dec_four => inst3.IN2
dec_four => mux8:inst2.sel[2]
aclr => r5_hundred:inst.aclr
clk => r5_hundred:inst.clk
Data[0] => mux8:inst2.data_eight[0]
Data[0] => mux8:inst2.data_four[0]
Data[0] => mux8:inst2.data_one[0]
Data[0] => mux8:inst2.data_six[0]
Data[0] => mux8:inst2.data_two[0]
Data[1] => mux8:inst2.data_eight[1]
Data[1] => mux8:inst2.data_four[1]
Data[1] => mux8:inst2.data_one[1]
Data[1] => mux8:inst2.data_six[1]
Data[1] => mux8:inst2.data_two[1]
Data[2] => mux8:inst2.data_eight[2]
Data[2] => mux8:inst2.data_four[2]
Data[2] => mux8:inst2.data_one[2]
Data[2] => mux8:inst2.data_six[2]
Data[2] => mux8:inst2.data_two[2]
Data[3] => mux8:inst2.data_eight[3]
Data[3] => mux8:inst2.data_four[3]
Data[3] => mux8:inst2.data_one[3]
Data[3] => mux8:inst2.data_six[3]
Data[3] => mux8:inst2.data_two[3]
Data[4] => mux8:inst2.data_eight[4]
Data[4] => mux8:inst2.data_four[4]
Data[4] => mux8:inst2.data_one[4]
Data[4] => mux8:inst2.data_six[4]
Data[4] => mux8:inst2.data_two[4]
Data[5] => mux8:inst2.data_eight[5]
Data[5] => mux8:inst2.data_four[5]
Data[5] => mux8:inst2.data_one[5]
Data[5] => mux8:inst2.data_six[5]
Data[5] => mux8:inst2.data_two[5]
Data[6] => mux8:inst2.data_eight[6]
Data[6] => mux8:inst2.data_four[6]
Data[6] => mux8:inst2.data_one[6]
Data[6] => mux8:inst2.data_six[6]
Data[6] => mux8:inst2.data_two[6]
Data[7] => mux8:inst2.data_eight[7]
Data[7] => mux8:inst2.data_four[7]
Data[7] => mux8:inst2.data_one[7]
Data[7] => mux8:inst2.data_six[7]
Data[7] => mux8:inst2.data_two[7]
Data[8] => mux8:inst2.data_eight[8]
Data[8] => mux8:inst2.data_four[8]
Data[8] => mux8:inst2.data_one[8]
Data[8] => mux8:inst2.data_six[8]
Data[8] => mux8:inst2.data_two[8]
Data[9] => mux8:inst2.data_eight[9]
Data[9] => mux8:inst2.data_four[9]
Data[9] => mux8:inst2.data_one[9]
Data[9] => mux8:inst2.data_six[9]
Data[9] => mux8:inst2.data_two[9]
Data[10] => mux8:inst2.data_eight[10]
Data[10] => mux8:inst2.data_four[10]
Data[10] => mux8:inst2.data_one[10]
Data[10] => mux8:inst2.data_six[10]
Data[10] => mux8:inst2.data_two[10]
Data[11] => mux8:inst2.data_eight[11]
Data[11] => mux8:inst2.data_four[11]
Data[11] => mux8:inst2.data_one[11]
Data[11] => mux8:inst2.data_six[11]
Data[11] => mux8:inst2.data_two[11]
Data[12] => mux8:inst2.data_eight[12]
Data[12] => mux8:inst2.data_four[12]
Data[12] => mux8:inst2.data_one[12]
Data[12] => mux8:inst2.data_six[12]
Data[12] => mux8:inst2.data_two[12]
Data[13] => mux8:inst2.data_eight[13]
Data[13] => mux8:inst2.data_four[13]
Data[13] => mux8:inst2.data_one[13]
Data[13] => mux8:inst2.data_six[13]
Data[13] => mux8:inst2.data_two[13]
Data[14] => mux8:inst2.data_eight[14]
Data[14] => mux8:inst2.data_four[14]
Data[14] => mux8:inst2.data_one[14]
Data[14] => mux8:inst2.data_six[14]
Data[14] => mux8:inst2.data_two[14]
Data[15] => mux8:inst2.data_eight[15]
Data[15] => mux8:inst2.data_four[15]
Data[15] => mux8:inst2.data_one[15]
Data[15] => mux8:inst2.data_six[15]
Data[15] => mux8:inst2.data_two[15]
Data[16] => mux8:inst2.data_eight[16]
Data[16] => mux8:inst2.data_four[16]
Data[16] => mux8:inst2.data_one[16]
Data[16] => mux8:inst2.data_six[16]
Data[16] => mux8:inst2.data_two[16]
Data[17] => mux8:inst2.data_eight[17]
Data[17] => mux8:inst2.data_four[17]
Data[17] => mux8:inst2.data_one[17]
Data[17] => mux8:inst2.data_six[17]
Data[17] => mux8:inst2.data_two[17]
Data[18] => mux8:inst2.data_eight[18]
Data[18] => mux8:inst2.data_four[18]
Data[18] => mux8:inst2.data_one[18]
Data[18] => mux8:inst2.data_six[18]
Data[18] => mux8:inst2.data_two[18]
Data[19] => mux8:inst2.data_eight[19]
Data[19] => mux8:inst2.data_four[19]
Data[19] => mux8:inst2.data_one[19]
Data[19] => mux8:inst2.data_six[19]
Data[19] => mux8:inst2.data_two[19]
Data[20] => mux8:inst2.data_eight[20]
Data[20] => mux8:inst2.data_four[20]
Data[20] => mux8:inst2.data_one[20]
Data[20] => mux8:inst2.data_six[20]
Data[20] => mux8:inst2.data_two[20]
Data[21] => mux8:inst2.data_eight[21]
Data[21] => mux8:inst2.data_four[21]
Data[21] => mux8:inst2.data_one[21]
Data[21] => mux8:inst2.data_six[21]
Data[21] => mux8:inst2.data_two[21]
Data[22] => mux8:inst2.data_eight[22]
Data[22] => mux8:inst2.data_four[22]
Data[22] => mux8:inst2.data_one[22]
Data[22] => mux8:inst2.data_six[22]
Data[22] => mux8:inst2.data_two[22]
Data[23] => mux8:inst2.data_eight[23]
Data[23] => mux8:inst2.data_four[23]
Data[23] => mux8:inst2.data_one[23]
Data[23] => mux8:inst2.data_six[23]
Data[23] => mux8:inst2.data_two[23]
Data[24] => mux8:inst2.data_eight[24]
Data[24] => mux8:inst2.data_four[24]
Data[24] => mux8:inst2.data_one[24]
Data[24] => mux8:inst2.data_six[24]
Data[24] => mux8:inst2.data_two[24]
Data[25] => mux8:inst2.data_eight[25]
Data[25] => mux8:inst2.data_four[25]
Data[25] => mux8:inst2.data_one[25]
Data[25] => mux8:inst2.data_six[25]
Data[25] => mux8:inst2.data_two[25]
Data[26] => mux8:inst2.data_eight[26]
Data[26] => mux8:inst2.data_four[26]
Data[26] => mux8:inst2.data_one[26]
Data[26] => mux8:inst2.data_six[26]
Data[26] => mux8:inst2.data_two[26]
Data[27] => mux8:inst2.data_eight[27]
Data[27] => mux8:inst2.data_four[27]
Data[27] => mux8:inst2.data_one[27]
Data[27] => mux8:inst2.data_six[27]
Data[27] => mux8:inst2.data_two[27]
Data[28] => mux8:inst2.data_eight[28]
Data[28] => mux8:inst2.data_four[28]
Data[28] => mux8:inst2.data_one[28]
Data[28] => mux8:inst2.data_six[28]
Data[28] => mux8:inst2.data_two[28]
Data[29] => mux8:inst2.data_eight[29]
Data[29] => mux8:inst2.data_four[29]
Data[29] => mux8:inst2.data_one[29]
Data[29] => mux8:inst2.data_six[29]
Data[29] => mux8:inst2.data_two[29]
Data[30] => mux8:inst2.data_eight[30]
Data[30] => mux8:inst2.data_four[30]
Data[30] => mux8:inst2.data_one[30]
Data[30] => mux8:inst2.data_six[30]
Data[30] => mux8:inst2.data_two[30]
Data[31] => mux8:inst2.data_eight[31]
Data[31] => mux8:inst2.data_four[31]
Data[31] => mux8:inst2.data_one[31]
Data[31] => mux8:inst2.data_six[31]
Data[31] => mux8:inst2.data_two[31]


|CPU|data_path:inst2|r6:inst2|r5_hundred:inst
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aset
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r6:inst2|r5_hundred:inst|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|r5_hundred:inst|LPM_FF:inst|lpm_constant:ac
result[0] <= lpm_constant_aj4:ag.result[0]
result[1] <= lpm_constant_aj4:ag.result[1]
result[2] <= lpm_constant_aj4:ag.result[2]
result[3] <= lpm_constant_aj4:ag.result[3]
result[4] <= lpm_constant_aj4:ag.result[4]
result[5] <= lpm_constant_aj4:ag.result[5]
result[6] <= lpm_constant_aj4:ag.result[6]
result[7] <= lpm_constant_aj4:ag.result[7]
result[8] <= lpm_constant_aj4:ag.result[8]
result[9] <= lpm_constant_aj4:ag.result[9]
result[10] <= lpm_constant_aj4:ag.result[10]
result[11] <= lpm_constant_aj4:ag.result[11]
result[12] <= lpm_constant_aj4:ag.result[12]
result[13] <= lpm_constant_aj4:ag.result[13]
result[14] <= lpm_constant_aj4:ag.result[14]
result[15] <= lpm_constant_aj4:ag.result[15]
result[16] <= lpm_constant_aj4:ag.result[16]
result[17] <= lpm_constant_aj4:ag.result[17]
result[18] <= lpm_constant_aj4:ag.result[18]
result[19] <= lpm_constant_aj4:ag.result[19]
result[20] <= lpm_constant_aj4:ag.result[20]
result[21] <= lpm_constant_aj4:ag.result[21]
result[22] <= lpm_constant_aj4:ag.result[22]
result[23] <= lpm_constant_aj4:ag.result[23]
result[24] <= lpm_constant_aj4:ag.result[24]
result[25] <= lpm_constant_aj4:ag.result[25]
result[26] <= lpm_constant_aj4:ag.result[26]
result[27] <= lpm_constant_aj4:ag.result[27]
result[28] <= lpm_constant_aj4:ag.result[28]
result[29] <= lpm_constant_aj4:ag.result[29]
result[30] <= lpm_constant_aj4:ag.result[30]
result[31] <= lpm_constant_aj4:ag.result[31]


|CPU|data_path:inst2|r6:inst2|r5_hundred:inst|LPM_FF:inst|lpm_constant:ac|lpm_constant_aj4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|data_path:inst2|r6:inst2|mux8:inst2
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
RES[16] <= BUSMUX:inst6.result[16]
RES[17] <= BUSMUX:inst6.result[17]
RES[18] <= BUSMUX:inst6.result[18]
RES[19] <= BUSMUX:inst6.result[19]
RES[20] <= BUSMUX:inst6.result[20]
RES[21] <= BUSMUX:inst6.result[21]
RES[22] <= BUSMUX:inst6.result[22]
RES[23] <= BUSMUX:inst6.result[23]
RES[24] <= BUSMUX:inst6.result[24]
RES[25] <= BUSMUX:inst6.result[25]
RES[26] <= BUSMUX:inst6.result[26]
RES[27] <= BUSMUX:inst6.result[27]
RES[28] <= BUSMUX:inst6.result[28]
RES[29] <= BUSMUX:inst6.result[29]
RES[30] <= BUSMUX:inst6.result[30]
RES[31] <= BUSMUX:inst6.result[31]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_one[16] => BUSMUX:inst.dataa[16]
data_one[17] => BUSMUX:inst.dataa[17]
data_one[18] => BUSMUX:inst.dataa[18]
data_one[19] => BUSMUX:inst.dataa[19]
data_one[20] => BUSMUX:inst.dataa[20]
data_one[21] => BUSMUX:inst.dataa[21]
data_one[22] => BUSMUX:inst.dataa[22]
data_one[23] => BUSMUX:inst.dataa[23]
data_one[24] => BUSMUX:inst.dataa[24]
data_one[25] => BUSMUX:inst.dataa[25]
data_one[26] => BUSMUX:inst.dataa[26]
data_one[27] => BUSMUX:inst.dataa[27]
data_one[28] => BUSMUX:inst.dataa[28]
data_one[29] => BUSMUX:inst.dataa[29]
data_one[30] => BUSMUX:inst.dataa[30]
data_one[31] => BUSMUX:inst.dataa[31]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_two[16] => BUSMUX:inst.datab[16]
data_two[17] => BUSMUX:inst.datab[17]
data_two[18] => BUSMUX:inst.datab[18]
data_two[19] => BUSMUX:inst.datab[19]
data_two[20] => BUSMUX:inst.datab[20]
data_two[21] => BUSMUX:inst.datab[21]
data_two[22] => BUSMUX:inst.datab[22]
data_two[23] => BUSMUX:inst.datab[23]
data_two[24] => BUSMUX:inst.datab[24]
data_two[25] => BUSMUX:inst.datab[25]
data_two[26] => BUSMUX:inst.datab[26]
data_two[27] => BUSMUX:inst.datab[27]
data_two[28] => BUSMUX:inst.datab[28]
data_two[29] => BUSMUX:inst.datab[29]
data_two[30] => BUSMUX:inst.datab[30]
data_two[31] => BUSMUX:inst.datab[31]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_three[16] => BUSMUX:inst1.dataa[16]
data_three[17] => BUSMUX:inst1.dataa[17]
data_three[18] => BUSMUX:inst1.dataa[18]
data_three[19] => BUSMUX:inst1.dataa[19]
data_three[20] => BUSMUX:inst1.dataa[20]
data_three[21] => BUSMUX:inst1.dataa[21]
data_three[22] => BUSMUX:inst1.dataa[22]
data_three[23] => BUSMUX:inst1.dataa[23]
data_three[24] => BUSMUX:inst1.dataa[24]
data_three[25] => BUSMUX:inst1.dataa[25]
data_three[26] => BUSMUX:inst1.dataa[26]
data_three[27] => BUSMUX:inst1.dataa[27]
data_three[28] => BUSMUX:inst1.dataa[28]
data_three[29] => BUSMUX:inst1.dataa[29]
data_three[30] => BUSMUX:inst1.dataa[30]
data_three[31] => BUSMUX:inst1.dataa[31]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_four[16] => BUSMUX:inst1.datab[16]
data_four[17] => BUSMUX:inst1.datab[17]
data_four[18] => BUSMUX:inst1.datab[18]
data_four[19] => BUSMUX:inst1.datab[19]
data_four[20] => BUSMUX:inst1.datab[20]
data_four[21] => BUSMUX:inst1.datab[21]
data_four[22] => BUSMUX:inst1.datab[22]
data_four[23] => BUSMUX:inst1.datab[23]
data_four[24] => BUSMUX:inst1.datab[24]
data_four[25] => BUSMUX:inst1.datab[25]
data_four[26] => BUSMUX:inst1.datab[26]
data_four[27] => BUSMUX:inst1.datab[27]
data_four[28] => BUSMUX:inst1.datab[28]
data_four[29] => BUSMUX:inst1.datab[29]
data_four[30] => BUSMUX:inst1.datab[30]
data_four[31] => BUSMUX:inst1.datab[31]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_five[16] => BUSMUX:inst2.dataa[16]
data_five[17] => BUSMUX:inst2.dataa[17]
data_five[18] => BUSMUX:inst2.dataa[18]
data_five[19] => BUSMUX:inst2.dataa[19]
data_five[20] => BUSMUX:inst2.dataa[20]
data_five[21] => BUSMUX:inst2.dataa[21]
data_five[22] => BUSMUX:inst2.dataa[22]
data_five[23] => BUSMUX:inst2.dataa[23]
data_five[24] => BUSMUX:inst2.dataa[24]
data_five[25] => BUSMUX:inst2.dataa[25]
data_five[26] => BUSMUX:inst2.dataa[26]
data_five[27] => BUSMUX:inst2.dataa[27]
data_five[28] => BUSMUX:inst2.dataa[28]
data_five[29] => BUSMUX:inst2.dataa[29]
data_five[30] => BUSMUX:inst2.dataa[30]
data_five[31] => BUSMUX:inst2.dataa[31]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_six[16] => BUSMUX:inst2.datab[16]
data_six[17] => BUSMUX:inst2.datab[17]
data_six[18] => BUSMUX:inst2.datab[18]
data_six[19] => BUSMUX:inst2.datab[19]
data_six[20] => BUSMUX:inst2.datab[20]
data_six[21] => BUSMUX:inst2.datab[21]
data_six[22] => BUSMUX:inst2.datab[22]
data_six[23] => BUSMUX:inst2.datab[23]
data_six[24] => BUSMUX:inst2.datab[24]
data_six[25] => BUSMUX:inst2.datab[25]
data_six[26] => BUSMUX:inst2.datab[26]
data_six[27] => BUSMUX:inst2.datab[27]
data_six[28] => BUSMUX:inst2.datab[28]
data_six[29] => BUSMUX:inst2.datab[29]
data_six[30] => BUSMUX:inst2.datab[30]
data_six[31] => BUSMUX:inst2.datab[31]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_seven[16] => BUSMUX:inst3.dataa[16]
data_seven[17] => BUSMUX:inst3.dataa[17]
data_seven[18] => BUSMUX:inst3.dataa[18]
data_seven[19] => BUSMUX:inst3.dataa[19]
data_seven[20] => BUSMUX:inst3.dataa[20]
data_seven[21] => BUSMUX:inst3.dataa[21]
data_seven[22] => BUSMUX:inst3.dataa[22]
data_seven[23] => BUSMUX:inst3.dataa[23]
data_seven[24] => BUSMUX:inst3.dataa[24]
data_seven[25] => BUSMUX:inst3.dataa[25]
data_seven[26] => BUSMUX:inst3.dataa[26]
data_seven[27] => BUSMUX:inst3.dataa[27]
data_seven[28] => BUSMUX:inst3.dataa[28]
data_seven[29] => BUSMUX:inst3.dataa[29]
data_seven[30] => BUSMUX:inst3.dataa[30]
data_seven[31] => BUSMUX:inst3.dataa[31]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]
data_eight[16] => BUSMUX:inst3.datab[16]
data_eight[17] => BUSMUX:inst3.datab[17]
data_eight[18] => BUSMUX:inst3.datab[18]
data_eight[19] => BUSMUX:inst3.datab[19]
data_eight[20] => BUSMUX:inst3.datab[20]
data_eight[21] => BUSMUX:inst3.datab[21]
data_eight[22] => BUSMUX:inst3.datab[22]
data_eight[23] => BUSMUX:inst3.datab[23]
data_eight[24] => BUSMUX:inst3.datab[24]
data_eight[25] => BUSMUX:inst3.datab[25]
data_eight[26] => BUSMUX:inst3.datab[26]
data_eight[27] => BUSMUX:inst3.datab[27]
data_eight[28] => BUSMUX:inst3.datab[28]
data_eight[29] => BUSMUX:inst3.datab[29]
data_eight[30] => BUSMUX:inst3.datab[30]
data_eight[31] => BUSMUX:inst3.datab[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r6:inst2|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r6:inst2|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r5_hundred_thirty_two:inst7
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aset
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r5_hundred_thirty_two:inst7|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r5_hundred_thirty_two:inst7|LPM_FF:inst|lpm_constant:ac
result[0] <= lpm_constant_cj4:ag.result[0]
result[1] <= lpm_constant_cj4:ag.result[1]
result[2] <= lpm_constant_cj4:ag.result[2]
result[3] <= lpm_constant_cj4:ag.result[3]
result[4] <= lpm_constant_cj4:ag.result[4]
result[5] <= lpm_constant_cj4:ag.result[5]
result[6] <= lpm_constant_cj4:ag.result[6]
result[7] <= lpm_constant_cj4:ag.result[7]
result[8] <= lpm_constant_cj4:ag.result[8]
result[9] <= lpm_constant_cj4:ag.result[9]
result[10] <= lpm_constant_cj4:ag.result[10]
result[11] <= lpm_constant_cj4:ag.result[11]
result[12] <= lpm_constant_cj4:ag.result[12]
result[13] <= lpm_constant_cj4:ag.result[13]
result[14] <= lpm_constant_cj4:ag.result[14]
result[15] <= lpm_constant_cj4:ag.result[15]
result[16] <= lpm_constant_cj4:ag.result[16]
result[17] <= lpm_constant_cj4:ag.result[17]
result[18] <= lpm_constant_cj4:ag.result[18]
result[19] <= lpm_constant_cj4:ag.result[19]
result[20] <= lpm_constant_cj4:ag.result[20]
result[21] <= lpm_constant_cj4:ag.result[21]
result[22] <= lpm_constant_cj4:ag.result[22]
result[23] <= lpm_constant_cj4:ag.result[23]
result[24] <= lpm_constant_cj4:ag.result[24]
result[25] <= lpm_constant_cj4:ag.result[25]
result[26] <= lpm_constant_cj4:ag.result[26]
result[27] <= lpm_constant_cj4:ag.result[27]
result[28] <= lpm_constant_cj4:ag.result[28]
result[29] <= lpm_constant_cj4:ag.result[29]
result[30] <= lpm_constant_cj4:ag.result[30]
result[31] <= lpm_constant_cj4:ag.result[31]


|CPU|data_path:inst2|r5_hundred_thirty_two:inst7|LPM_FF:inst|lpm_constant:ac|lpm_constant_cj4:ag
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|data_path:inst2|r1:inst40
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r1:inst40|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31
q[0] <= r1:inst.q[0]
q[1] <= r1:inst.q[1]
q[2] <= r1:inst.q[2]
q[3] <= r1:inst.q[3]
q[4] <= r1:inst.q[4]
q[5] <= r1:inst.q[5]
q[6] <= r1:inst.q[6]
q[7] <= r1:inst.q[7]
q[8] <= r1:inst.q[8]
q[9] <= r1:inst.q[9]
q[10] <= r1:inst.q[10]
q[11] <= r1:inst.q[11]
q[12] <= r1:inst.q[12]
q[13] <= r1:inst.q[13]
q[14] <= r1:inst.q[14]
q[15] <= r1:inst.q[15]
q[16] <= r1:inst.q[16]
q[17] <= r1:inst.q[17]
q[18] <= r1:inst.q[18]
q[19] <= r1:inst.q[19]
q[20] <= r1:inst.q[20]
q[21] <= r1:inst.q[21]
q[22] <= r1:inst.q[22]
q[23] <= r1:inst.q[23]
q[24] <= r1:inst.q[24]
q[25] <= r1:inst.q[25]
q[26] <= r1:inst.q[26]
q[27] <= r1:inst.q[27]
q[28] <= r1:inst.q[28]
q[29] <= r1:inst.q[29]
q[30] <= r1:inst.q[30]
q[31] <= r1:inst.q[31]
inc_one => inst3.IN0
inc_one => mux8:inst2.sel[1]
load => inst3.IN1
load => mux8:inst2.sel[0]
inc_two => inst3.IN2
inc_two => mux8:inst2.sel[2]
aclr => r1:inst.aclr
clk => r1:inst.clk
Data[0] => ripple_carry_adder_32bit:inst9.X[0]
Data[1] => ripple_carry_adder_32bit:inst9.X[1]
Data[2] => ripple_carry_adder_32bit:inst9.X[2]
Data[3] => ripple_carry_adder_32bit:inst9.X[3]
Data[4] => ripple_carry_adder_32bit:inst9.X[4]
Data[5] => ripple_carry_adder_32bit:inst9.X[5]
Data[6] => ripple_carry_adder_32bit:inst9.X[6]
Data[7] => ripple_carry_adder_32bit:inst9.X[7]
Data[8] => ripple_carry_adder_32bit:inst9.X[8]
Data[9] => ripple_carry_adder_32bit:inst9.X[9]
Data[10] => ripple_carry_adder_32bit:inst9.X[10]
Data[11] => ripple_carry_adder_32bit:inst9.X[11]
Data[12] => ripple_carry_adder_32bit:inst9.X[12]
Data[13] => ripple_carry_adder_32bit:inst9.X[13]
Data[14] => ripple_carry_adder_32bit:inst9.X[14]
Data[15] => ripple_carry_adder_32bit:inst9.X[15]
Data[16] => ripple_carry_adder_32bit:inst9.X[16]
Data[17] => ripple_carry_adder_32bit:inst9.X[17]
Data[18] => ripple_carry_adder_32bit:inst9.X[18]
Data[19] => ripple_carry_adder_32bit:inst9.X[19]
Data[20] => ripple_carry_adder_32bit:inst9.X[20]
Data[21] => ripple_carry_adder_32bit:inst9.X[21]
Data[22] => ripple_carry_adder_32bit:inst9.X[22]
Data[23] => ripple_carry_adder_32bit:inst9.X[23]
Data[24] => ripple_carry_adder_32bit:inst9.X[24]
Data[25] => ripple_carry_adder_32bit:inst9.X[25]
Data[26] => ripple_carry_adder_32bit:inst9.X[26]
Data[27] => ripple_carry_adder_32bit:inst9.X[27]
Data[28] => ripple_carry_adder_32bit:inst9.X[28]
Data[29] => ripple_carry_adder_32bit:inst9.X[29]
Data[30] => ripple_carry_adder_32bit:inst9.X[30]
Data[31] => ripple_carry_adder_32bit:inst9.X[31]


|CPU|data_path:inst2|r2:inst31|r1:inst
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r2:inst31|r1:inst|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|mux8:inst2
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
RES[16] <= BUSMUX:inst6.result[16]
RES[17] <= BUSMUX:inst6.result[17]
RES[18] <= BUSMUX:inst6.result[18]
RES[19] <= BUSMUX:inst6.result[19]
RES[20] <= BUSMUX:inst6.result[20]
RES[21] <= BUSMUX:inst6.result[21]
RES[22] <= BUSMUX:inst6.result[22]
RES[23] <= BUSMUX:inst6.result[23]
RES[24] <= BUSMUX:inst6.result[24]
RES[25] <= BUSMUX:inst6.result[25]
RES[26] <= BUSMUX:inst6.result[26]
RES[27] <= BUSMUX:inst6.result[27]
RES[28] <= BUSMUX:inst6.result[28]
RES[29] <= BUSMUX:inst6.result[29]
RES[30] <= BUSMUX:inst6.result[30]
RES[31] <= BUSMUX:inst6.result[31]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_one[16] => BUSMUX:inst.dataa[16]
data_one[17] => BUSMUX:inst.dataa[17]
data_one[18] => BUSMUX:inst.dataa[18]
data_one[19] => BUSMUX:inst.dataa[19]
data_one[20] => BUSMUX:inst.dataa[20]
data_one[21] => BUSMUX:inst.dataa[21]
data_one[22] => BUSMUX:inst.dataa[22]
data_one[23] => BUSMUX:inst.dataa[23]
data_one[24] => BUSMUX:inst.dataa[24]
data_one[25] => BUSMUX:inst.dataa[25]
data_one[26] => BUSMUX:inst.dataa[26]
data_one[27] => BUSMUX:inst.dataa[27]
data_one[28] => BUSMUX:inst.dataa[28]
data_one[29] => BUSMUX:inst.dataa[29]
data_one[30] => BUSMUX:inst.dataa[30]
data_one[31] => BUSMUX:inst.dataa[31]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_two[16] => BUSMUX:inst.datab[16]
data_two[17] => BUSMUX:inst.datab[17]
data_two[18] => BUSMUX:inst.datab[18]
data_two[19] => BUSMUX:inst.datab[19]
data_two[20] => BUSMUX:inst.datab[20]
data_two[21] => BUSMUX:inst.datab[21]
data_two[22] => BUSMUX:inst.datab[22]
data_two[23] => BUSMUX:inst.datab[23]
data_two[24] => BUSMUX:inst.datab[24]
data_two[25] => BUSMUX:inst.datab[25]
data_two[26] => BUSMUX:inst.datab[26]
data_two[27] => BUSMUX:inst.datab[27]
data_two[28] => BUSMUX:inst.datab[28]
data_two[29] => BUSMUX:inst.datab[29]
data_two[30] => BUSMUX:inst.datab[30]
data_two[31] => BUSMUX:inst.datab[31]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_three[16] => BUSMUX:inst1.dataa[16]
data_three[17] => BUSMUX:inst1.dataa[17]
data_three[18] => BUSMUX:inst1.dataa[18]
data_three[19] => BUSMUX:inst1.dataa[19]
data_three[20] => BUSMUX:inst1.dataa[20]
data_three[21] => BUSMUX:inst1.dataa[21]
data_three[22] => BUSMUX:inst1.dataa[22]
data_three[23] => BUSMUX:inst1.dataa[23]
data_three[24] => BUSMUX:inst1.dataa[24]
data_three[25] => BUSMUX:inst1.dataa[25]
data_three[26] => BUSMUX:inst1.dataa[26]
data_three[27] => BUSMUX:inst1.dataa[27]
data_three[28] => BUSMUX:inst1.dataa[28]
data_three[29] => BUSMUX:inst1.dataa[29]
data_three[30] => BUSMUX:inst1.dataa[30]
data_three[31] => BUSMUX:inst1.dataa[31]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_four[16] => BUSMUX:inst1.datab[16]
data_four[17] => BUSMUX:inst1.datab[17]
data_four[18] => BUSMUX:inst1.datab[18]
data_four[19] => BUSMUX:inst1.datab[19]
data_four[20] => BUSMUX:inst1.datab[20]
data_four[21] => BUSMUX:inst1.datab[21]
data_four[22] => BUSMUX:inst1.datab[22]
data_four[23] => BUSMUX:inst1.datab[23]
data_four[24] => BUSMUX:inst1.datab[24]
data_four[25] => BUSMUX:inst1.datab[25]
data_four[26] => BUSMUX:inst1.datab[26]
data_four[27] => BUSMUX:inst1.datab[27]
data_four[28] => BUSMUX:inst1.datab[28]
data_four[29] => BUSMUX:inst1.datab[29]
data_four[30] => BUSMUX:inst1.datab[30]
data_four[31] => BUSMUX:inst1.datab[31]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_five[16] => BUSMUX:inst2.dataa[16]
data_five[17] => BUSMUX:inst2.dataa[17]
data_five[18] => BUSMUX:inst2.dataa[18]
data_five[19] => BUSMUX:inst2.dataa[19]
data_five[20] => BUSMUX:inst2.dataa[20]
data_five[21] => BUSMUX:inst2.dataa[21]
data_five[22] => BUSMUX:inst2.dataa[22]
data_five[23] => BUSMUX:inst2.dataa[23]
data_five[24] => BUSMUX:inst2.dataa[24]
data_five[25] => BUSMUX:inst2.dataa[25]
data_five[26] => BUSMUX:inst2.dataa[26]
data_five[27] => BUSMUX:inst2.dataa[27]
data_five[28] => BUSMUX:inst2.dataa[28]
data_five[29] => BUSMUX:inst2.dataa[29]
data_five[30] => BUSMUX:inst2.dataa[30]
data_five[31] => BUSMUX:inst2.dataa[31]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_six[16] => BUSMUX:inst2.datab[16]
data_six[17] => BUSMUX:inst2.datab[17]
data_six[18] => BUSMUX:inst2.datab[18]
data_six[19] => BUSMUX:inst2.datab[19]
data_six[20] => BUSMUX:inst2.datab[20]
data_six[21] => BUSMUX:inst2.datab[21]
data_six[22] => BUSMUX:inst2.datab[22]
data_six[23] => BUSMUX:inst2.datab[23]
data_six[24] => BUSMUX:inst2.datab[24]
data_six[25] => BUSMUX:inst2.datab[25]
data_six[26] => BUSMUX:inst2.datab[26]
data_six[27] => BUSMUX:inst2.datab[27]
data_six[28] => BUSMUX:inst2.datab[28]
data_six[29] => BUSMUX:inst2.datab[29]
data_six[30] => BUSMUX:inst2.datab[30]
data_six[31] => BUSMUX:inst2.datab[31]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_seven[16] => BUSMUX:inst3.dataa[16]
data_seven[17] => BUSMUX:inst3.dataa[17]
data_seven[18] => BUSMUX:inst3.dataa[18]
data_seven[19] => BUSMUX:inst3.dataa[19]
data_seven[20] => BUSMUX:inst3.dataa[20]
data_seven[21] => BUSMUX:inst3.dataa[21]
data_seven[22] => BUSMUX:inst3.dataa[22]
data_seven[23] => BUSMUX:inst3.dataa[23]
data_seven[24] => BUSMUX:inst3.dataa[24]
data_seven[25] => BUSMUX:inst3.dataa[25]
data_seven[26] => BUSMUX:inst3.dataa[26]
data_seven[27] => BUSMUX:inst3.dataa[27]
data_seven[28] => BUSMUX:inst3.dataa[28]
data_seven[29] => BUSMUX:inst3.dataa[29]
data_seven[30] => BUSMUX:inst3.dataa[30]
data_seven[31] => BUSMUX:inst3.dataa[31]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]
data_eight[16] => BUSMUX:inst3.datab[16]
data_eight[17] => BUSMUX:inst3.datab[17]
data_eight[18] => BUSMUX:inst3.datab[18]
data_eight[19] => BUSMUX:inst3.datab[19]
data_eight[20] => BUSMUX:inst3.datab[20]
data_eight[21] => BUSMUX:inst3.datab[21]
data_eight[22] => BUSMUX:inst3.datab[22]
data_eight[23] => BUSMUX:inst3.datab[23]
data_eight[24] => BUSMUX:inst3.datab[24]
data_eight[25] => BUSMUX:inst3.datab[25]
data_eight[26] => BUSMUX:inst3.datab[26]
data_eight[27] => BUSMUX:inst3.datab[27]
data_eight[28] => BUSMUX:inst3.datab[28]
data_eight[29] => BUSMUX:inst3.datab[29]
data_eight[30] => BUSMUX:inst3.datab[30]
data_eight[31] => BUSMUX:inst3.datab[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r2:inst31|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst9|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r2:inst31|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst15|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r7:inst25
q[0] <= ripple_carry_adder_32bit:inst4.RES[0]
q[1] <= ripple_carry_adder_32bit:inst4.RES[1]
q[2] <= ripple_carry_adder_32bit:inst4.RES[2]
q[3] <= ripple_carry_adder_32bit:inst4.RES[3]
q[4] <= ripple_carry_adder_32bit:inst4.RES[4]
q[5] <= ripple_carry_adder_32bit:inst4.RES[5]
q[6] <= ripple_carry_adder_32bit:inst4.RES[6]
q[7] <= ripple_carry_adder_32bit:inst4.RES[7]
q[8] <= ripple_carry_adder_32bit:inst4.RES[8]
q[9] <= ripple_carry_adder_32bit:inst4.RES[9]
q[10] <= ripple_carry_adder_32bit:inst4.RES[10]
q[11] <= ripple_carry_adder_32bit:inst4.RES[11]
q[12] <= ripple_carry_adder_32bit:inst4.RES[12]
q[13] <= ripple_carry_adder_32bit:inst4.RES[13]
q[14] <= ripple_carry_adder_32bit:inst4.RES[14]
q[15] <= ripple_carry_adder_32bit:inst4.RES[15]
q[16] <= ripple_carry_adder_32bit:inst4.RES[16]
q[17] <= ripple_carry_adder_32bit:inst4.RES[17]
q[18] <= ripple_carry_adder_32bit:inst4.RES[18]
q[19] <= ripple_carry_adder_32bit:inst4.RES[19]
q[20] <= ripple_carry_adder_32bit:inst4.RES[20]
q[21] <= ripple_carry_adder_32bit:inst4.RES[21]
q[22] <= ripple_carry_adder_32bit:inst4.RES[22]
q[23] <= ripple_carry_adder_32bit:inst4.RES[23]
q[24] <= ripple_carry_adder_32bit:inst4.RES[24]
q[25] <= ripple_carry_adder_32bit:inst4.RES[25]
q[26] <= ripple_carry_adder_32bit:inst4.RES[26]
q[27] <= ripple_carry_adder_32bit:inst4.RES[27]
q[28] <= ripple_carry_adder_32bit:inst4.RES[28]
q[29] <= ripple_carry_adder_32bit:inst4.RES[29]
q[30] <= ripple_carry_adder_32bit:inst4.RES[30]
q[31] <= ripple_carry_adder_32bit:inst4.RES[31]
D[0] => ripple_carry_adder_32bit:inst4.X[0]
D[1] => ripple_carry_adder_32bit:inst4.X[1]
D[2] => ripple_carry_adder_32bit:inst4.X[2]
D[3] => ripple_carry_adder_32bit:inst4.X[3]
D[4] => ripple_carry_adder_32bit:inst4.X[4]
D[5] => ripple_carry_adder_32bit:inst4.X[5]
D[6] => ripple_carry_adder_32bit:inst4.X[6]
D[7] => ripple_carry_adder_32bit:inst4.X[7]
D[8] => ripple_carry_adder_32bit:inst4.X[8]
D[9] => ripple_carry_adder_32bit:inst4.X[9]
D[10] => ripple_carry_adder_32bit:inst4.X[10]
D[11] => ripple_carry_adder_32bit:inst4.X[11]
D[12] => ripple_carry_adder_32bit:inst4.X[12]
D[13] => ripple_carry_adder_32bit:inst4.X[13]
D[14] => ripple_carry_adder_32bit:inst4.X[14]
D[15] => ripple_carry_adder_32bit:inst4.X[15]
D[16] => ripple_carry_adder_32bit:inst4.X[16]
D[17] => ripple_carry_adder_32bit:inst4.X[17]
D[18] => ripple_carry_adder_32bit:inst4.X[18]
D[19] => ripple_carry_adder_32bit:inst4.X[19]
D[20] => ripple_carry_adder_32bit:inst4.X[20]
D[21] => ripple_carry_adder_32bit:inst4.X[21]
D[22] => ripple_carry_adder_32bit:inst4.X[22]
D[23] => ripple_carry_adder_32bit:inst4.X[23]
D[24] => ripple_carry_adder_32bit:inst4.X[24]
D[25] => ripple_carry_adder_32bit:inst4.X[25]
D[26] => ripple_carry_adder_32bit:inst4.X[26]
D[27] => ripple_carry_adder_32bit:inst4.X[27]
D[28] => ripple_carry_adder_32bit:inst4.X[28]
D[29] => ripple_carry_adder_32bit:inst4.X[29]
D[30] => ripple_carry_adder_32bit:inst4.X[30]
D[31] => ripple_carry_adder_32bit:inst4.X[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r7:inst25|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst28
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|data_path:inst2|BUSMUX:inst28|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|CPU|data_path:inst2|BUSMUX:inst28|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst29
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|data_path:inst2|BUSMUX:inst29|lpm_mux:$00000
data[0][0] => mux_0kc:auto_generated.data[0]
data[0][1] => mux_0kc:auto_generated.data[1]
data[0][2] => mux_0kc:auto_generated.data[2]
data[0][3] => mux_0kc:auto_generated.data[3]
data[0][4] => mux_0kc:auto_generated.data[4]
data[0][5] => mux_0kc:auto_generated.data[5]
data[0][6] => mux_0kc:auto_generated.data[6]
data[0][7] => mux_0kc:auto_generated.data[7]
data[1][0] => mux_0kc:auto_generated.data[8]
data[1][1] => mux_0kc:auto_generated.data[9]
data[1][2] => mux_0kc:auto_generated.data[10]
data[1][3] => mux_0kc:auto_generated.data[11]
data[1][4] => mux_0kc:auto_generated.data[12]
data[1][5] => mux_0kc:auto_generated.data[13]
data[1][6] => mux_0kc:auto_generated.data[14]
data[1][7] => mux_0kc:auto_generated.data[15]
sel[0] => mux_0kc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0kc:auto_generated.result[0]
result[1] <= mux_0kc:auto_generated.result[1]
result[2] <= mux_0kc:auto_generated.result[2]
result[3] <= mux_0kc:auto_generated.result[3]
result[4] <= mux_0kc:auto_generated.result[4]
result[5] <= mux_0kc:auto_generated.result[5]
result[6] <= mux_0kc:auto_generated.result[6]
result[7] <= mux_0kc:auto_generated.result[7]


|CPU|data_path:inst2|BUSMUX:inst29|lpm_mux:$00000|mux_0kc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst43
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|data_path:inst2|BUSMUX:inst43|lpm_mux:$00000
data[0][0] => mux_0kc:auto_generated.data[0]
data[0][1] => mux_0kc:auto_generated.data[1]
data[0][2] => mux_0kc:auto_generated.data[2]
data[0][3] => mux_0kc:auto_generated.data[3]
data[0][4] => mux_0kc:auto_generated.data[4]
data[0][5] => mux_0kc:auto_generated.data[5]
data[0][6] => mux_0kc:auto_generated.data[6]
data[0][7] => mux_0kc:auto_generated.data[7]
data[1][0] => mux_0kc:auto_generated.data[8]
data[1][1] => mux_0kc:auto_generated.data[9]
data[1][2] => mux_0kc:auto_generated.data[10]
data[1][3] => mux_0kc:auto_generated.data[11]
data[1][4] => mux_0kc:auto_generated.data[12]
data[1][5] => mux_0kc:auto_generated.data[13]
data[1][6] => mux_0kc:auto_generated.data[14]
data[1][7] => mux_0kc:auto_generated.data[15]
sel[0] => mux_0kc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0kc:auto_generated.result[0]
result[1] <= mux_0kc:auto_generated.result[1]
result[2] <= mux_0kc:auto_generated.result[2]
result[3] <= mux_0kc:auto_generated.result[3]
result[4] <= mux_0kc:auto_generated.result[4]
result[5] <= mux_0kc:auto_generated.result[5]
result[6] <= mux_0kc:auto_generated.result[6]
result[7] <= mux_0kc:auto_generated.result[7]


|CPU|data_path:inst2|BUSMUX:inst43|lpm_mux:$00000|mux_0kc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst32
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|CPU|data_path:inst2|BUSMUX:inst32|lpm_mux:$00000
data[0][0] => mux_0kc:auto_generated.data[0]
data[0][1] => mux_0kc:auto_generated.data[1]
data[0][2] => mux_0kc:auto_generated.data[2]
data[0][3] => mux_0kc:auto_generated.data[3]
data[0][4] => mux_0kc:auto_generated.data[4]
data[0][5] => mux_0kc:auto_generated.data[5]
data[0][6] => mux_0kc:auto_generated.data[6]
data[0][7] => mux_0kc:auto_generated.data[7]
data[1][0] => mux_0kc:auto_generated.data[8]
data[1][1] => mux_0kc:auto_generated.data[9]
data[1][2] => mux_0kc:auto_generated.data[10]
data[1][3] => mux_0kc:auto_generated.data[11]
data[1][4] => mux_0kc:auto_generated.data[12]
data[1][5] => mux_0kc:auto_generated.data[13]
data[1][6] => mux_0kc:auto_generated.data[14]
data[1][7] => mux_0kc:auto_generated.data[15]
sel[0] => mux_0kc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_0kc:auto_generated.result[0]
result[1] <= mux_0kc:auto_generated.result[1]
result[2] <= mux_0kc:auto_generated.result[2]
result[3] <= mux_0kc:auto_generated.result[3]
result[4] <= mux_0kc:auto_generated.result[4]
result[5] <= mux_0kc:auto_generated.result[5]
result[6] <= mux_0kc:auto_generated.result[6]
result[7] <= mux_0kc:auto_generated.result[7]


|CPU|data_path:inst2|BUSMUX:inst32|lpm_mux:$00000|mux_0kc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37
q[0] <= r1:inst.q[0]
q[1] <= r1:inst.q[1]
q[2] <= r1:inst.q[2]
q[3] <= r1:inst.q[3]
q[4] <= r1:inst.q[4]
q[5] <= r1:inst.q[5]
q[6] <= r1:inst.q[6]
q[7] <= r1:inst.q[7]
q[8] <= r1:inst.q[8]
q[9] <= r1:inst.q[9]
q[10] <= r1:inst.q[10]
q[11] <= r1:inst.q[11]
q[12] <= r1:inst.q[12]
q[13] <= r1:inst.q[13]
q[14] <= r1:inst.q[14]
q[15] <= r1:inst.q[15]
q[16] <= r1:inst.q[16]
q[17] <= r1:inst.q[17]
q[18] <= r1:inst.q[18]
q[19] <= r1:inst.q[19]
q[20] <= r1:inst.q[20]
q[21] <= r1:inst.q[21]
q[22] <= r1:inst.q[22]
q[23] <= r1:inst.q[23]
q[24] <= r1:inst.q[24]
q[25] <= r1:inst.q[25]
q[26] <= r1:inst.q[26]
q[27] <= r1:inst.q[27]
q[28] <= r1:inst.q[28]
q[29] <= r1:inst.q[29]
q[30] <= r1:inst.q[30]
q[31] <= r1:inst.q[31]
load => inst3.IN0
shift => inst3.IN1
shift => BUSMUX:inst2.sel
shift => barrel_shift_level_2:inst5.sel
shift => barrel_shift_level_2:inst6.sel
aclr => r1:inst.aclr
clk => r1:inst.clk
Data[0] => BUSMUX:inst2.dataa[0]
Data[1] => BUSMUX:inst2.dataa[1]
Data[2] => BUSMUX:inst2.dataa[2]
Data[3] => BUSMUX:inst2.dataa[3]
Data[4] => BUSMUX:inst2.dataa[4]
Data[5] => BUSMUX:inst2.dataa[5]
Data[6] => BUSMUX:inst2.dataa[6]
Data[7] => BUSMUX:inst2.dataa[7]
Data[8] => BUSMUX:inst2.dataa[8]
Data[9] => BUSMUX:inst2.dataa[9]
Data[10] => BUSMUX:inst2.dataa[10]
Data[11] => BUSMUX:inst2.dataa[11]
Data[12] => BUSMUX:inst2.dataa[12]
Data[13] => BUSMUX:inst2.dataa[13]
Data[14] => BUSMUX:inst2.dataa[14]
Data[15] => BUSMUX:inst2.dataa[15]
Data[16] => BUSMUX:inst2.dataa[16]
Data[17] => BUSMUX:inst2.dataa[17]
Data[18] => BUSMUX:inst2.dataa[18]
Data[19] => BUSMUX:inst2.dataa[19]
Data[20] => BUSMUX:inst2.dataa[20]
Data[21] => BUSMUX:inst2.dataa[21]
Data[22] => BUSMUX:inst2.dataa[22]
Data[23] => BUSMUX:inst2.dataa[23]
Data[24] => BUSMUX:inst2.dataa[24]
Data[25] => BUSMUX:inst2.dataa[25]
Data[26] => BUSMUX:inst2.dataa[26]
Data[27] => BUSMUX:inst2.dataa[27]
Data[28] => BUSMUX:inst2.dataa[28]
Data[29] => BUSMUX:inst2.dataa[29]
Data[30] => BUSMUX:inst2.dataa[30]
Data[31] => BUSMUX:inst2.dataa[31]


|CPU|data_path:inst2|r4:inst37|r1:inst
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r4:inst37|r1:inst|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r4:inst37|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|data_path:inst2|r4:inst37|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|data_path:inst2|r4:inst37|BUSMUX:inst2|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5
RES[0] <= BUSMUX:inst33.result[0]
RES[1] <= BUSMUX:inst32.result[0]
RES[2] <= BUSMUX:inst31.result[0]
RES[3] <= BUSMUX:inst28.result[0]
RES[4] <= BUSMUX:inst18.result[0]
RES[5] <= BUSMUX:inst19.result[0]
RES[6] <= BUSMUX:inst20.result[0]
RES[7] <= BUSMUX:inst21.result[0]
RES[8] <= BUSMUX:inst22.result[0]
RES[9] <= BUSMUX:inst23.result[0]
RES[10] <= BUSMUX:inst24.result[0]
RES[11] <= BUSMUX:inst25.result[0]
RES[12] <= BUSMUX:inst26.result[0]
RES[13] <= BUSMUX:inst30.result[0]
RES[14] <= BUSMUX:inst27.result[0]
RES[15] <= BUSMUX:inst29.result[0]
sel => BUSMUX:inst33.sel
sel => BUSMUX:inst32.sel
sel => BUSMUX:inst31.sel
sel => BUSMUX:inst28.sel
sel => BUSMUX:inst18.sel
sel => BUSMUX:inst19.sel
sel => BUSMUX:inst20.sel
sel => BUSMUX:inst21.sel
sel => BUSMUX:inst22.sel
sel => BUSMUX:inst23.sel
sel => BUSMUX:inst24.sel
sel => BUSMUX:inst25.sel
sel => BUSMUX:inst26.sel
sel => BUSMUX:inst30.sel
sel => BUSMUX:inst27.sel
sel => BUSMUX:inst29.sel
X[0] => BUSMUX:inst33.dataa[0]
X[1] => BUSMUX:inst32.dataa[0]
X[2] => BUSMUX:inst33.datab[0]
X[2] => BUSMUX:inst31.dataa[0]
X[3] => BUSMUX:inst32.datab[0]
X[3] => BUSMUX:inst28.dataa[0]
X[4] => BUSMUX:inst31.datab[0]
X[4] => BUSMUX:inst18.dataa[0]
X[5] => BUSMUX:inst28.datab[0]
X[5] => BUSMUX:inst19.dataa[0]
X[6] => BUSMUX:inst18.datab[0]
X[6] => BUSMUX:inst20.dataa[0]
X[7] => BUSMUX:inst19.datab[0]
X[7] => BUSMUX:inst21.dataa[0]
X[8] => BUSMUX:inst20.datab[0]
X[8] => BUSMUX:inst22.dataa[0]
X[9] => BUSMUX:inst21.datab[0]
X[9] => BUSMUX:inst23.dataa[0]
X[10] => BUSMUX:inst22.datab[0]
X[10] => BUSMUX:inst24.dataa[0]
X[11] => BUSMUX:inst23.datab[0]
X[11] => BUSMUX:inst25.dataa[0]
X[12] => BUSMUX:inst24.datab[0]
X[12] => BUSMUX:inst26.dataa[0]
X[13] => BUSMUX:inst25.datab[0]
X[13] => BUSMUX:inst30.dataa[0]
X[14] => BUSMUX:inst26.datab[0]
X[14] => BUSMUX:inst27.dataa[0]
X[15] => BUSMUX:inst30.datab[0]
X[15] => BUSMUX:inst29.dataa[0]
second_left => BUSMUX:inst27.datab[0]
most_left => BUSMUX:inst29.datab[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst33
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst33|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst33|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst32
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst32|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst32|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst31|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst28
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst28|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst28|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst18|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst19|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst20
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst20|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst20|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst21|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst22|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst22|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst23|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst24|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst25
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst25|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst25|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst26|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst26|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst30
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst30|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst30|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst27|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst27|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst29
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst29|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst5|BUSMUX:inst29|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6
RES[0] <= BUSMUX:inst33.result[0]
RES[1] <= BUSMUX:inst32.result[0]
RES[2] <= BUSMUX:inst31.result[0]
RES[3] <= BUSMUX:inst28.result[0]
RES[4] <= BUSMUX:inst18.result[0]
RES[5] <= BUSMUX:inst19.result[0]
RES[6] <= BUSMUX:inst20.result[0]
RES[7] <= BUSMUX:inst21.result[0]
RES[8] <= BUSMUX:inst22.result[0]
RES[9] <= BUSMUX:inst23.result[0]
RES[10] <= BUSMUX:inst24.result[0]
RES[11] <= BUSMUX:inst25.result[0]
RES[12] <= BUSMUX:inst26.result[0]
RES[13] <= BUSMUX:inst30.result[0]
RES[14] <= BUSMUX:inst27.result[0]
RES[15] <= BUSMUX:inst29.result[0]
sel => BUSMUX:inst33.sel
sel => BUSMUX:inst32.sel
sel => BUSMUX:inst31.sel
sel => BUSMUX:inst28.sel
sel => BUSMUX:inst18.sel
sel => BUSMUX:inst19.sel
sel => BUSMUX:inst20.sel
sel => BUSMUX:inst21.sel
sel => BUSMUX:inst22.sel
sel => BUSMUX:inst23.sel
sel => BUSMUX:inst24.sel
sel => BUSMUX:inst25.sel
sel => BUSMUX:inst26.sel
sel => BUSMUX:inst30.sel
sel => BUSMUX:inst27.sel
sel => BUSMUX:inst29.sel
X[0] => BUSMUX:inst33.dataa[0]
X[1] => BUSMUX:inst32.dataa[0]
X[2] => BUSMUX:inst33.datab[0]
X[2] => BUSMUX:inst31.dataa[0]
X[3] => BUSMUX:inst32.datab[0]
X[3] => BUSMUX:inst28.dataa[0]
X[4] => BUSMUX:inst31.datab[0]
X[4] => BUSMUX:inst18.dataa[0]
X[5] => BUSMUX:inst28.datab[0]
X[5] => BUSMUX:inst19.dataa[0]
X[6] => BUSMUX:inst18.datab[0]
X[6] => BUSMUX:inst20.dataa[0]
X[7] => BUSMUX:inst19.datab[0]
X[7] => BUSMUX:inst21.dataa[0]
X[8] => BUSMUX:inst20.datab[0]
X[8] => BUSMUX:inst22.dataa[0]
X[9] => BUSMUX:inst21.datab[0]
X[9] => BUSMUX:inst23.dataa[0]
X[10] => BUSMUX:inst22.datab[0]
X[10] => BUSMUX:inst24.dataa[0]
X[11] => BUSMUX:inst23.datab[0]
X[11] => BUSMUX:inst25.dataa[0]
X[12] => BUSMUX:inst24.datab[0]
X[12] => BUSMUX:inst26.dataa[0]
X[13] => BUSMUX:inst25.datab[0]
X[13] => BUSMUX:inst30.dataa[0]
X[14] => BUSMUX:inst26.datab[0]
X[14] => BUSMUX:inst27.dataa[0]
X[15] => BUSMUX:inst30.datab[0]
X[15] => BUSMUX:inst29.dataa[0]
second_left => BUSMUX:inst27.datab[0]
most_left => BUSMUX:inst29.datab[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst33
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst33|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst33|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst32
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst32|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst32|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst31
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst31|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst31|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst28
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst28|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst28|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst18|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst19|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst20
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst20|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst20|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst21|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst22|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst22|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst23|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst24|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst25
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst25|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst25|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst26
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst26|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst26|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst30
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst30|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst30|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst27
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst27|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst27|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst29
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst29|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|r4:inst37|barrel_shift_level_2:inst6|BUSMUX:inst29|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|BUSMUX:inst19
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst19|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst19|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r1:inst30
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r1:inst30|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst13|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|data_path:inst2|r5:inst5
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aset
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|data_path:inst2|r5:inst5|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => _.IN0
aset => _.IN0
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|data_path:inst2|r5:inst5|LPM_FF:inst|lpm_constant:ac
result[0] <= lpm_constant_1j4:ag.result[0]
result[1] <= lpm_constant_1j4:ag.result[1]
result[2] <= lpm_constant_1j4:ag.result[2]
result[3] <= lpm_constant_1j4:ag.result[3]
result[4] <= lpm_constant_1j4:ag.result[4]
result[5] <= lpm_constant_1j4:ag.result[5]
result[6] <= lpm_constant_1j4:ag.result[6]
result[7] <= lpm_constant_1j4:ag.result[7]
result[8] <= lpm_constant_1j4:ag.result[8]
result[9] <= lpm_constant_1j4:ag.result[9]
result[10] <= lpm_constant_1j4:ag.result[10]
result[11] <= lpm_constant_1j4:ag.result[11]
result[12] <= lpm_constant_1j4:ag.result[12]
result[13] <= lpm_constant_1j4:ag.result[13]
result[14] <= lpm_constant_1j4:ag.result[14]
result[15] <= lpm_constant_1j4:ag.result[15]
result[16] <= lpm_constant_1j4:ag.result[16]
result[17] <= lpm_constant_1j4:ag.result[17]
result[18] <= lpm_constant_1j4:ag.result[18]
result[19] <= lpm_constant_1j4:ag.result[19]
result[20] <= lpm_constant_1j4:ag.result[20]
result[21] <= lpm_constant_1j4:ag.result[21]
result[22] <= lpm_constant_1j4:ag.result[22]
result[23] <= lpm_constant_1j4:ag.result[23]
result[24] <= lpm_constant_1j4:ag.result[24]
result[25] <= lpm_constant_1j4:ag.result[25]
result[26] <= lpm_constant_1j4:ag.result[26]
result[27] <= lpm_constant_1j4:ag.result[27]
result[28] <= lpm_constant_1j4:ag.result[28]
result[29] <= lpm_constant_1j4:ag.result[29]
result[30] <= lpm_constant_1j4:ag.result[30]
result[31] <= lpm_constant_1j4:ag.result[31]


|CPU|data_path:inst2|r5:inst5|LPM_FF:inst|lpm_constant:ac|lpm_constant_1j4:ag
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|CPU|data_path:inst2|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|data_path:inst2|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|data_path:inst2|BUSMUX:inst3|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst
load_IR <= LPM_DECODE:inst32.eq[1]
T_count[0] <= LPM_DECODE:inst32.eq[0]
T_count[1] <= LPM_DECODE:inst32.eq[1]
T_count[2] <= LPM_DECODE:inst32.eq[2]
T_count[3] <= LPM_DECODE:inst32.eq[3]
T_count[4] <= LPM_DECODE:inst32.eq[4]
T_count[5] <= LPM_DECODE:inst32.eq[5]
T_count[6] <= LPM_DECODE:inst32.eq[6]
T_count[7] <= LPM_DECODE:inst32.eq[7]
T_count[8] <= LPM_DECODE:inst32.eq[8]
T_count[9] <= LPM_DECODE:inst32.eq[9]
T_count[10] <= LPM_DECODE:inst32.eq[10]
T_count[11] <= LPM_DECODE:inst32.eq[11]
T_count[12] <= LPM_DECODE:inst32.eq[12]
T_count[13] <= LPM_DECODE:inst32.eq[13]
T_count[14] <= LPM_DECODE:inst32.eq[14]
T_count[15] <= LPM_DECODE:inst32.eq[15]
T_count[16] <= LPM_DECODE:inst32.eq[16]
T_count[17] <= LPM_DECODE:inst32.eq[17]
T_count[18] <= LPM_DECODE:inst32.eq[18]
T_count[19] <= LPM_DECODE:inst32.eq[19]
T_count[20] <= LPM_DECODE:inst32.eq[20]
T_count[21] <= LPM_DECODE:inst32.eq[21]
T_count[22] <= LPM_DECODE:inst32.eq[22]
T_count[23] <= LPM_DECODE:inst32.eq[23]
T_count[24] <= LPM_DECODE:inst32.eq[24]
T_count[25] <= LPM_DECODE:inst32.eq[25]
T_count[26] <= LPM_DECODE:inst32.eq[26]
T_count[27] <= LPM_DECODE:inst32.eq[27]
T_count[28] <= LPM_DECODE:inst32.eq[28]
T_count[29] <= LPM_DECODE:inst32.eq[29]
T_count[30] <= LPM_DECODE:inst32.eq[30]
T_count[31] <= LPM_DECODE:inst32.eq[31]
IR[0] => inst11.IN0
IR[0] => inst10.IN0
IR[0] => inst2.IN0
IR[0] => inst8.IN0
IR[0] => inst17.IN0
IR[0] => inst9.IN0
IR[0] => inst18.IN0
IR[1] => inst11.IN2
IR[1] => inst10.IN2
IR[1] => inst2.IN2
IR[1] => inst7.IN0
IR[1] => inst12.IN2
IR[1] => inst16.IN2
IR[1] => inst9.IN2
IR[1] => inst18.IN2
IR[2] => inst11.IN1
IR[2] => inst10.IN1
IR[2] => inst2.IN1
IR[2] => inst14.IN1
IR[2] => inst12.IN1
IR[2] => inst6.IN0
IR[3] => inst11.IN3
IR[3] => inst10.IN3
IR[3] => inst2.IN3
IR[3] => inst5.IN0
IR[3] => inst13.IN3
IR[3] => inst16.IN3
IR[3] => inst17.IN3
IR[3] => inst9.IN3
IR[3] => inst18.IN3
IR[4] => inst4.IN0
IR[4] => inst10.IN5
IR[4] => inst2.IN5
IR[4] => inst13.IN5
IR[4] => inst9.IN5
IR[4] => inst18.IN5
IR[5] => inst11.IN4
IR[5] => inst10.IN4
IR[5] => inst1.IN0
IR[5] => inst14.IN4
IR[5] => inst12.IN4
IR[5] => inst16.IN4
IR[5] => inst15.IN4
IR[5] => inst18.IN4
IR[6] => inst11.IN6
IR[6] => inst10.IN6
IR[6] => inst.IN0
IR[6] => inst14.IN6
IR[6] => inst12.IN6
IR[6] => inst13.IN6
IR[6] => inst16.IN6
IR[6] => inst15.IN6
IR[6] => inst17.IN6
IR[6] => inst18.IN6
IR[7] => inst11.IN7
IR[7] => inst10.IN7
IR[7] => inst2.IN7
IR[7] => inst3.IN0
IR[7] => inst16.IN7
IR[7] => inst17.IN7
IR[7] => inst9.IN7
M_V <= inst187.DB_MAX_OUTPUT_PORT_TYPE
READY => inst187.IN0
READY => inst272.DATAIN
MEM_START <= inst273.DB_MAX_OUTPUT_PORT_TYPE
areset => inst41.IN0
areset => r8:inst19.aclr
areset => inst194.IN0
clk => inst272.CLK
clk => r8:inst19.clk
clk => inst190.CLK
clk => inst191.CLK
BUS_control[0] <= inst253.DB_MAX_OUTPUT_PORT_TYPE
BUS_control[1] <= inst254.DB_MAX_OUTPUT_PORT_TYPE
BUS_control[2] <= inst255.DB_MAX_OUTPUT_PORT_TYPE
BUS_control[3] <= inst256.DB_MAX_OUTPUT_PORT_TYPE
Negative => inst197.IN2
Negative => inst213.IN2
Negative => inst248.IN2
Negative => inst143.IN2
Negative => inst39.IN2
Negative => inst76.IN2
Zero => inst196.IN2
Zero => inst198.IN2
Zero => inst247.IN2
Zero => inst249.IN2
Zero => inst142.IN2
Zero => inst144.IN2
Zero => inst77.IN2
Zero => inst75.IN2
WEN <= inst263.DB_MAX_OUTPUT_PORT_TYPE
load_SR <= inst36.DB_MAX_OUTPUT_PORT_TYPE
load_DR <= inst71.DB_MAX_OUTPUT_PORT_TYPE
load_RESULT <= inst99.DB_MAX_OUTPUT_PORT_TYPE
inc_four_SP <= inst92.DB_MAX_OUTPUT_PORT_TYPE
inc_one_PC <= inst112.DB_MAX_OUTPUT_PORT_TYPE
SHIFT <= inst117.DB_MAX_OUTPUT_PORT_TYPE
load_AR <= inst148.DB_MAX_OUTPUT_PORT_TYPE
load_OP <= inst49.DB_MAX_OUTPUT_PORT_TYPE
load_TR <= inst40.DB_MAX_OUTPUT_PORT_TYPE
load_PC <= inst78.DB_MAX_OUTPUT_PORT_TYPE
dec_four_SP <= inst102.DB_MAX_OUTPUT_PORT_TYPE
SP_STAR <= inst268.DB_MAX_OUTPUT_PORT_TYPE
inc_one_prev <= inst190.DB_MAX_OUTPUT_PORT_TYPE
inc_two_prev <= inst191.DB_MAX_OUTPUT_PORT_TYPE
inc_two_PC <= inst189.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[0] <= inst170.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[1] <= inst174.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[2] <= inst173.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[3] <= inst172.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[4] <= inst171.DB_MAX_OUTPUT_PORT_TYPE
ALU_control[5] <= inst169.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|LPM_DECODE:inst32
data[0] => decode_gng:auto_generated.data[0]
data[1] => decode_gng:auto_generated.data[1]
data[2] => decode_gng:auto_generated.data[2]
data[3] => decode_gng:auto_generated.data[3]
data[4] => decode_gng:auto_generated.data[4]
enable => decode_gng:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => decode_gng:auto_generated.clken
eq[0] <= decode_gng:auto_generated.eq[0]
eq[1] <= decode_gng:auto_generated.eq[1]
eq[2] <= decode_gng:auto_generated.eq[2]
eq[3] <= decode_gng:auto_generated.eq[3]
eq[4] <= decode_gng:auto_generated.eq[4]
eq[5] <= decode_gng:auto_generated.eq[5]
eq[6] <= decode_gng:auto_generated.eq[6]
eq[7] <= decode_gng:auto_generated.eq[7]
eq[8] <= decode_gng:auto_generated.eq[8]
eq[9] <= decode_gng:auto_generated.eq[9]
eq[10] <= decode_gng:auto_generated.eq[10]
eq[11] <= decode_gng:auto_generated.eq[11]
eq[12] <= decode_gng:auto_generated.eq[12]
eq[13] <= decode_gng:auto_generated.eq[13]
eq[14] <= decode_gng:auto_generated.eq[14]
eq[15] <= decode_gng:auto_generated.eq[15]
eq[16] <= decode_gng:auto_generated.eq[16]
eq[17] <= decode_gng:auto_generated.eq[17]
eq[18] <= decode_gng:auto_generated.eq[18]
eq[19] <= decode_gng:auto_generated.eq[19]
eq[20] <= decode_gng:auto_generated.eq[20]
eq[21] <= decode_gng:auto_generated.eq[21]
eq[22] <= decode_gng:auto_generated.eq[22]
eq[23] <= decode_gng:auto_generated.eq[23]
eq[24] <= decode_gng:auto_generated.eq[24]
eq[25] <= decode_gng:auto_generated.eq[25]
eq[26] <= decode_gng:auto_generated.eq[26]
eq[27] <= decode_gng:auto_generated.eq[27]
eq[28] <= decode_gng:auto_generated.eq[28]
eq[29] <= decode_gng:auto_generated.eq[29]
eq[30] <= decode_gng:auto_generated.eq[30]
eq[31] <= decode_gng:auto_generated.eq[31]


|CPU|control:inst|LPM_DECODE:inst32|decode_gng:auto_generated
clken => ~NO_FANOUT~
data[0] => w_anode116w[1].IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1].IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1].IN0
data[0] => w_anode17w[1].IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1].IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1].IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1].IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1].IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1].IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2].IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2].IN0
data[1] => w_anode219w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2].IN0
data[1] => w_anode259w[2].IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode311w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2].IN0
data[1] => w_anode34w[2].IN0
data[1] => w_anode351w[2].IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2].IN0
data[1] => w_anode74w[2].IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3].IN0
data[2] => w_anode127w[3].IN0
data[2] => w_anode137w[3].IN0
data[2] => w_anode147w[3].IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3].IN0
data[2] => w_anode219w[3].IN0
data[2] => w_anode229w[3].IN0
data[2] => w_anode239w[3].IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN0
data[2] => w_anode331w[3].IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3].IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3].IN0
data[2] => w_anode54w[3].IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1].IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1].IN0
data[4] => w_anode106w[2].IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2].IN0
enable => ~NO_FANOUT~
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19
q[0] <= r1:inst.q[0]
q[1] <= r1:inst.q[1]
q[2] <= r1:inst.q[2]
q[3] <= r1:inst.q[3]
q[4] <= r1:inst.q[4]
q[5] <= r1:inst.q[5]
q[6] <= r1:inst.q[6]
q[7] <= r1:inst.q[7]
q[8] <= r1:inst.q[8]
q[9] <= r1:inst.q[9]
q[10] <= r1:inst.q[10]
q[11] <= r1:inst.q[11]
q[12] <= r1:inst.q[12]
q[13] <= r1:inst.q[13]
q[14] <= r1:inst.q[14]
q[15] <= r1:inst.q[15]
q[16] <= r1:inst.q[16]
q[17] <= r1:inst.q[17]
q[18] <= r1:inst.q[18]
q[19] <= r1:inst.q[19]
q[20] <= r1:inst.q[20]
q[21] <= r1:inst.q[21]
q[22] <= r1:inst.q[22]
q[23] <= r1:inst.q[23]
q[24] <= r1:inst.q[24]
q[25] <= r1:inst.q[25]
q[26] <= r1:inst.q[26]
q[27] <= r1:inst.q[27]
q[28] <= r1:inst.q[28]
q[29] <= r1:inst.q[29]
q[30] <= r1:inst.q[30]
q[31] <= r1:inst.q[31]
inc_one => inst3.IN0
inc_one => mux8:inst2.sel[1]
load => inst3.IN1
load => mux8:inst2.sel[0]
inc_two => inst3.IN2
inc_two => mux8:inst2.sel[2]
aclr => r1:inst.aclr
clk => r1:inst.clk
Data[0] => mux8:inst2.data_eight[0]
Data[0] => mux8:inst2.data_four[0]
Data[0] => mux8:inst2.data_one[0]
Data[0] => mux8:inst2.data_six[0]
Data[0] => mux8:inst2.data_two[0]
Data[1] => mux8:inst2.data_eight[1]
Data[1] => mux8:inst2.data_four[1]
Data[1] => mux8:inst2.data_one[1]
Data[1] => mux8:inst2.data_six[1]
Data[1] => mux8:inst2.data_two[1]
Data[2] => mux8:inst2.data_eight[2]
Data[2] => mux8:inst2.data_four[2]
Data[2] => mux8:inst2.data_one[2]
Data[2] => mux8:inst2.data_six[2]
Data[2] => mux8:inst2.data_two[2]
Data[3] => mux8:inst2.data_eight[3]
Data[3] => mux8:inst2.data_four[3]
Data[3] => mux8:inst2.data_one[3]
Data[3] => mux8:inst2.data_six[3]
Data[3] => mux8:inst2.data_two[3]
Data[4] => mux8:inst2.data_eight[4]
Data[4] => mux8:inst2.data_four[4]
Data[4] => mux8:inst2.data_one[4]
Data[4] => mux8:inst2.data_six[4]
Data[4] => mux8:inst2.data_two[4]
Data[5] => mux8:inst2.data_eight[5]
Data[5] => mux8:inst2.data_four[5]
Data[5] => mux8:inst2.data_one[5]
Data[5] => mux8:inst2.data_six[5]
Data[5] => mux8:inst2.data_two[5]
Data[6] => mux8:inst2.data_eight[6]
Data[6] => mux8:inst2.data_four[6]
Data[6] => mux8:inst2.data_one[6]
Data[6] => mux8:inst2.data_six[6]
Data[6] => mux8:inst2.data_two[6]
Data[7] => mux8:inst2.data_eight[7]
Data[7] => mux8:inst2.data_four[7]
Data[7] => mux8:inst2.data_one[7]
Data[7] => mux8:inst2.data_six[7]
Data[7] => mux8:inst2.data_two[7]
Data[8] => mux8:inst2.data_eight[8]
Data[8] => mux8:inst2.data_four[8]
Data[8] => mux8:inst2.data_one[8]
Data[8] => mux8:inst2.data_six[8]
Data[8] => mux8:inst2.data_two[8]
Data[9] => mux8:inst2.data_eight[9]
Data[9] => mux8:inst2.data_four[9]
Data[9] => mux8:inst2.data_one[9]
Data[9] => mux8:inst2.data_six[9]
Data[9] => mux8:inst2.data_two[9]
Data[10] => mux8:inst2.data_eight[10]
Data[10] => mux8:inst2.data_four[10]
Data[10] => mux8:inst2.data_one[10]
Data[10] => mux8:inst2.data_six[10]
Data[10] => mux8:inst2.data_two[10]
Data[11] => mux8:inst2.data_eight[11]
Data[11] => mux8:inst2.data_four[11]
Data[11] => mux8:inst2.data_one[11]
Data[11] => mux8:inst2.data_six[11]
Data[11] => mux8:inst2.data_two[11]
Data[12] => mux8:inst2.data_eight[12]
Data[12] => mux8:inst2.data_four[12]
Data[12] => mux8:inst2.data_one[12]
Data[12] => mux8:inst2.data_six[12]
Data[12] => mux8:inst2.data_two[12]
Data[13] => mux8:inst2.data_eight[13]
Data[13] => mux8:inst2.data_four[13]
Data[13] => mux8:inst2.data_one[13]
Data[13] => mux8:inst2.data_six[13]
Data[13] => mux8:inst2.data_two[13]
Data[14] => mux8:inst2.data_eight[14]
Data[14] => mux8:inst2.data_four[14]
Data[14] => mux8:inst2.data_one[14]
Data[14] => mux8:inst2.data_six[14]
Data[14] => mux8:inst2.data_two[14]
Data[15] => mux8:inst2.data_eight[15]
Data[15] => mux8:inst2.data_four[15]
Data[15] => mux8:inst2.data_one[15]
Data[15] => mux8:inst2.data_six[15]
Data[15] => mux8:inst2.data_two[15]
Data[16] => mux8:inst2.data_eight[16]
Data[16] => mux8:inst2.data_four[16]
Data[16] => mux8:inst2.data_one[16]
Data[16] => mux8:inst2.data_six[16]
Data[16] => mux8:inst2.data_two[16]
Data[17] => mux8:inst2.data_eight[17]
Data[17] => mux8:inst2.data_four[17]
Data[17] => mux8:inst2.data_one[17]
Data[17] => mux8:inst2.data_six[17]
Data[17] => mux8:inst2.data_two[17]
Data[18] => mux8:inst2.data_eight[18]
Data[18] => mux8:inst2.data_four[18]
Data[18] => mux8:inst2.data_one[18]
Data[18] => mux8:inst2.data_six[18]
Data[18] => mux8:inst2.data_two[18]
Data[19] => mux8:inst2.data_eight[19]
Data[19] => mux8:inst2.data_four[19]
Data[19] => mux8:inst2.data_one[19]
Data[19] => mux8:inst2.data_six[19]
Data[19] => mux8:inst2.data_two[19]
Data[20] => mux8:inst2.data_eight[20]
Data[20] => mux8:inst2.data_four[20]
Data[20] => mux8:inst2.data_one[20]
Data[20] => mux8:inst2.data_six[20]
Data[20] => mux8:inst2.data_two[20]
Data[21] => mux8:inst2.data_eight[21]
Data[21] => mux8:inst2.data_four[21]
Data[21] => mux8:inst2.data_one[21]
Data[21] => mux8:inst2.data_six[21]
Data[21] => mux8:inst2.data_two[21]
Data[22] => mux8:inst2.data_eight[22]
Data[22] => mux8:inst2.data_four[22]
Data[22] => mux8:inst2.data_one[22]
Data[22] => mux8:inst2.data_six[22]
Data[22] => mux8:inst2.data_two[22]
Data[23] => mux8:inst2.data_eight[23]
Data[23] => mux8:inst2.data_four[23]
Data[23] => mux8:inst2.data_one[23]
Data[23] => mux8:inst2.data_six[23]
Data[23] => mux8:inst2.data_two[23]
Data[24] => mux8:inst2.data_eight[24]
Data[24] => mux8:inst2.data_four[24]
Data[24] => mux8:inst2.data_one[24]
Data[24] => mux8:inst2.data_six[24]
Data[24] => mux8:inst2.data_two[24]
Data[25] => mux8:inst2.data_eight[25]
Data[25] => mux8:inst2.data_four[25]
Data[25] => mux8:inst2.data_one[25]
Data[25] => mux8:inst2.data_six[25]
Data[25] => mux8:inst2.data_two[25]
Data[26] => mux8:inst2.data_eight[26]
Data[26] => mux8:inst2.data_four[26]
Data[26] => mux8:inst2.data_one[26]
Data[26] => mux8:inst2.data_six[26]
Data[26] => mux8:inst2.data_two[26]
Data[27] => mux8:inst2.data_eight[27]
Data[27] => mux8:inst2.data_four[27]
Data[27] => mux8:inst2.data_one[27]
Data[27] => mux8:inst2.data_six[27]
Data[27] => mux8:inst2.data_two[27]
Data[28] => mux8:inst2.data_eight[28]
Data[28] => mux8:inst2.data_four[28]
Data[28] => mux8:inst2.data_one[28]
Data[28] => mux8:inst2.data_six[28]
Data[28] => mux8:inst2.data_two[28]
Data[29] => mux8:inst2.data_eight[29]
Data[29] => mux8:inst2.data_four[29]
Data[29] => mux8:inst2.data_one[29]
Data[29] => mux8:inst2.data_six[29]
Data[29] => mux8:inst2.data_two[29]
Data[30] => mux8:inst2.data_eight[30]
Data[30] => mux8:inst2.data_four[30]
Data[30] => mux8:inst2.data_one[30]
Data[30] => mux8:inst2.data_six[30]
Data[30] => mux8:inst2.data_two[30]
Data[31] => mux8:inst2.data_eight[31]
Data[31] => mux8:inst2.data_four[31]
Data[31] => mux8:inst2.data_one[31]
Data[31] => mux8:inst2.data_six[31]
Data[31] => mux8:inst2.data_two[31]


|CPU|control:inst|r8:inst19|r1:inst
q[0] <= LPM_FF:inst.q[0]
q[1] <= LPM_FF:inst.q[1]
q[2] <= LPM_FF:inst.q[2]
q[3] <= LPM_FF:inst.q[3]
q[4] <= LPM_FF:inst.q[4]
q[5] <= LPM_FF:inst.q[5]
q[6] <= LPM_FF:inst.q[6]
q[7] <= LPM_FF:inst.q[7]
q[8] <= LPM_FF:inst.q[8]
q[9] <= LPM_FF:inst.q[9]
q[10] <= LPM_FF:inst.q[10]
q[11] <= LPM_FF:inst.q[11]
q[12] <= LPM_FF:inst.q[12]
q[13] <= LPM_FF:inst.q[13]
q[14] <= LPM_FF:inst.q[14]
q[15] <= LPM_FF:inst.q[15]
q[16] <= LPM_FF:inst.q[16]
q[17] <= LPM_FF:inst.q[17]
q[18] <= LPM_FF:inst.q[18]
q[19] <= LPM_FF:inst.q[19]
q[20] <= LPM_FF:inst.q[20]
q[21] <= LPM_FF:inst.q[21]
q[22] <= LPM_FF:inst.q[22]
q[23] <= LPM_FF:inst.q[23]
q[24] <= LPM_FF:inst.q[24]
q[25] <= LPM_FF:inst.q[25]
q[26] <= LPM_FF:inst.q[26]
q[27] <= LPM_FF:inst.q[27]
q[28] <= LPM_FF:inst.q[28]
q[29] <= LPM_FF:inst.q[29]
q[30] <= LPM_FF:inst.q[30]
q[31] <= LPM_FF:inst.q[31]
load => LPM_FF:inst.enable
clk => LPM_FF:inst.clock
aclr => LPM_FF:inst.aclr
D[0] => LPM_FF:inst.data[0]
D[1] => LPM_FF:inst.data[1]
D[2] => LPM_FF:inst.data[2]
D[3] => LPM_FF:inst.data[3]
D[4] => LPM_FF:inst.data[4]
D[5] => LPM_FF:inst.data[5]
D[6] => LPM_FF:inst.data[6]
D[7] => LPM_FF:inst.data[7]
D[8] => LPM_FF:inst.data[8]
D[9] => LPM_FF:inst.data[9]
D[10] => LPM_FF:inst.data[10]
D[11] => LPM_FF:inst.data[11]
D[12] => LPM_FF:inst.data[12]
D[13] => LPM_FF:inst.data[13]
D[14] => LPM_FF:inst.data[14]
D[15] => LPM_FF:inst.data[15]
D[16] => LPM_FF:inst.data[16]
D[17] => LPM_FF:inst.data[17]
D[18] => LPM_FF:inst.data[18]
D[19] => LPM_FF:inst.data[19]
D[20] => LPM_FF:inst.data[20]
D[21] => LPM_FF:inst.data[21]
D[22] => LPM_FF:inst.data[22]
D[23] => LPM_FF:inst.data[23]
D[24] => LPM_FF:inst.data[24]
D[25] => LPM_FF:inst.data[25]
D[26] => LPM_FF:inst.data[26]
D[27] => LPM_FF:inst.data[27]
D[28] => LPM_FF:inst.data[28]
D[29] => LPM_FF:inst.data[29]
D[30] => LPM_FF:inst.data[30]
D[31] => LPM_FF:inst.data[31]


|CPU|control:inst|r8:inst19|r1:inst|LPM_FF:inst
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|mux8:inst2
RES[0] <= BUSMUX:inst6.result[0]
RES[1] <= BUSMUX:inst6.result[1]
RES[2] <= BUSMUX:inst6.result[2]
RES[3] <= BUSMUX:inst6.result[3]
RES[4] <= BUSMUX:inst6.result[4]
RES[5] <= BUSMUX:inst6.result[5]
RES[6] <= BUSMUX:inst6.result[6]
RES[7] <= BUSMUX:inst6.result[7]
RES[8] <= BUSMUX:inst6.result[8]
RES[9] <= BUSMUX:inst6.result[9]
RES[10] <= BUSMUX:inst6.result[10]
RES[11] <= BUSMUX:inst6.result[11]
RES[12] <= BUSMUX:inst6.result[12]
RES[13] <= BUSMUX:inst6.result[13]
RES[14] <= BUSMUX:inst6.result[14]
RES[15] <= BUSMUX:inst6.result[15]
RES[16] <= BUSMUX:inst6.result[16]
RES[17] <= BUSMUX:inst6.result[17]
RES[18] <= BUSMUX:inst6.result[18]
RES[19] <= BUSMUX:inst6.result[19]
RES[20] <= BUSMUX:inst6.result[20]
RES[21] <= BUSMUX:inst6.result[21]
RES[22] <= BUSMUX:inst6.result[22]
RES[23] <= BUSMUX:inst6.result[23]
RES[24] <= BUSMUX:inst6.result[24]
RES[25] <= BUSMUX:inst6.result[25]
RES[26] <= BUSMUX:inst6.result[26]
RES[27] <= BUSMUX:inst6.result[27]
RES[28] <= BUSMUX:inst6.result[28]
RES[29] <= BUSMUX:inst6.result[29]
RES[30] <= BUSMUX:inst6.result[30]
RES[31] <= BUSMUX:inst6.result[31]
sel[0] => BUSMUX:inst.sel
sel[0] => BUSMUX:inst1.sel
sel[0] => BUSMUX:inst2.sel
sel[0] => BUSMUX:inst3.sel
sel[1] => BUSMUX:inst4.sel
sel[1] => BUSMUX:inst5.sel
sel[2] => BUSMUX:inst6.sel
data_one[0] => BUSMUX:inst.dataa[0]
data_one[1] => BUSMUX:inst.dataa[1]
data_one[2] => BUSMUX:inst.dataa[2]
data_one[3] => BUSMUX:inst.dataa[3]
data_one[4] => BUSMUX:inst.dataa[4]
data_one[5] => BUSMUX:inst.dataa[5]
data_one[6] => BUSMUX:inst.dataa[6]
data_one[7] => BUSMUX:inst.dataa[7]
data_one[8] => BUSMUX:inst.dataa[8]
data_one[9] => BUSMUX:inst.dataa[9]
data_one[10] => BUSMUX:inst.dataa[10]
data_one[11] => BUSMUX:inst.dataa[11]
data_one[12] => BUSMUX:inst.dataa[12]
data_one[13] => BUSMUX:inst.dataa[13]
data_one[14] => BUSMUX:inst.dataa[14]
data_one[15] => BUSMUX:inst.dataa[15]
data_one[16] => BUSMUX:inst.dataa[16]
data_one[17] => BUSMUX:inst.dataa[17]
data_one[18] => BUSMUX:inst.dataa[18]
data_one[19] => BUSMUX:inst.dataa[19]
data_one[20] => BUSMUX:inst.dataa[20]
data_one[21] => BUSMUX:inst.dataa[21]
data_one[22] => BUSMUX:inst.dataa[22]
data_one[23] => BUSMUX:inst.dataa[23]
data_one[24] => BUSMUX:inst.dataa[24]
data_one[25] => BUSMUX:inst.dataa[25]
data_one[26] => BUSMUX:inst.dataa[26]
data_one[27] => BUSMUX:inst.dataa[27]
data_one[28] => BUSMUX:inst.dataa[28]
data_one[29] => BUSMUX:inst.dataa[29]
data_one[30] => BUSMUX:inst.dataa[30]
data_one[31] => BUSMUX:inst.dataa[31]
data_two[0] => BUSMUX:inst.datab[0]
data_two[1] => BUSMUX:inst.datab[1]
data_two[2] => BUSMUX:inst.datab[2]
data_two[3] => BUSMUX:inst.datab[3]
data_two[4] => BUSMUX:inst.datab[4]
data_two[5] => BUSMUX:inst.datab[5]
data_two[6] => BUSMUX:inst.datab[6]
data_two[7] => BUSMUX:inst.datab[7]
data_two[8] => BUSMUX:inst.datab[8]
data_two[9] => BUSMUX:inst.datab[9]
data_two[10] => BUSMUX:inst.datab[10]
data_two[11] => BUSMUX:inst.datab[11]
data_two[12] => BUSMUX:inst.datab[12]
data_two[13] => BUSMUX:inst.datab[13]
data_two[14] => BUSMUX:inst.datab[14]
data_two[15] => BUSMUX:inst.datab[15]
data_two[16] => BUSMUX:inst.datab[16]
data_two[17] => BUSMUX:inst.datab[17]
data_two[18] => BUSMUX:inst.datab[18]
data_two[19] => BUSMUX:inst.datab[19]
data_two[20] => BUSMUX:inst.datab[20]
data_two[21] => BUSMUX:inst.datab[21]
data_two[22] => BUSMUX:inst.datab[22]
data_two[23] => BUSMUX:inst.datab[23]
data_two[24] => BUSMUX:inst.datab[24]
data_two[25] => BUSMUX:inst.datab[25]
data_two[26] => BUSMUX:inst.datab[26]
data_two[27] => BUSMUX:inst.datab[27]
data_two[28] => BUSMUX:inst.datab[28]
data_two[29] => BUSMUX:inst.datab[29]
data_two[30] => BUSMUX:inst.datab[30]
data_two[31] => BUSMUX:inst.datab[31]
data_three[0] => BUSMUX:inst1.dataa[0]
data_three[1] => BUSMUX:inst1.dataa[1]
data_three[2] => BUSMUX:inst1.dataa[2]
data_three[3] => BUSMUX:inst1.dataa[3]
data_three[4] => BUSMUX:inst1.dataa[4]
data_three[5] => BUSMUX:inst1.dataa[5]
data_three[6] => BUSMUX:inst1.dataa[6]
data_three[7] => BUSMUX:inst1.dataa[7]
data_three[8] => BUSMUX:inst1.dataa[8]
data_three[9] => BUSMUX:inst1.dataa[9]
data_three[10] => BUSMUX:inst1.dataa[10]
data_three[11] => BUSMUX:inst1.dataa[11]
data_three[12] => BUSMUX:inst1.dataa[12]
data_three[13] => BUSMUX:inst1.dataa[13]
data_three[14] => BUSMUX:inst1.dataa[14]
data_three[15] => BUSMUX:inst1.dataa[15]
data_three[16] => BUSMUX:inst1.dataa[16]
data_three[17] => BUSMUX:inst1.dataa[17]
data_three[18] => BUSMUX:inst1.dataa[18]
data_three[19] => BUSMUX:inst1.dataa[19]
data_three[20] => BUSMUX:inst1.dataa[20]
data_three[21] => BUSMUX:inst1.dataa[21]
data_three[22] => BUSMUX:inst1.dataa[22]
data_three[23] => BUSMUX:inst1.dataa[23]
data_three[24] => BUSMUX:inst1.dataa[24]
data_three[25] => BUSMUX:inst1.dataa[25]
data_three[26] => BUSMUX:inst1.dataa[26]
data_three[27] => BUSMUX:inst1.dataa[27]
data_three[28] => BUSMUX:inst1.dataa[28]
data_three[29] => BUSMUX:inst1.dataa[29]
data_three[30] => BUSMUX:inst1.dataa[30]
data_three[31] => BUSMUX:inst1.dataa[31]
data_four[0] => BUSMUX:inst1.datab[0]
data_four[1] => BUSMUX:inst1.datab[1]
data_four[2] => BUSMUX:inst1.datab[2]
data_four[3] => BUSMUX:inst1.datab[3]
data_four[4] => BUSMUX:inst1.datab[4]
data_four[5] => BUSMUX:inst1.datab[5]
data_four[6] => BUSMUX:inst1.datab[6]
data_four[7] => BUSMUX:inst1.datab[7]
data_four[8] => BUSMUX:inst1.datab[8]
data_four[9] => BUSMUX:inst1.datab[9]
data_four[10] => BUSMUX:inst1.datab[10]
data_four[11] => BUSMUX:inst1.datab[11]
data_four[12] => BUSMUX:inst1.datab[12]
data_four[13] => BUSMUX:inst1.datab[13]
data_four[14] => BUSMUX:inst1.datab[14]
data_four[15] => BUSMUX:inst1.datab[15]
data_four[16] => BUSMUX:inst1.datab[16]
data_four[17] => BUSMUX:inst1.datab[17]
data_four[18] => BUSMUX:inst1.datab[18]
data_four[19] => BUSMUX:inst1.datab[19]
data_four[20] => BUSMUX:inst1.datab[20]
data_four[21] => BUSMUX:inst1.datab[21]
data_four[22] => BUSMUX:inst1.datab[22]
data_four[23] => BUSMUX:inst1.datab[23]
data_four[24] => BUSMUX:inst1.datab[24]
data_four[25] => BUSMUX:inst1.datab[25]
data_four[26] => BUSMUX:inst1.datab[26]
data_four[27] => BUSMUX:inst1.datab[27]
data_four[28] => BUSMUX:inst1.datab[28]
data_four[29] => BUSMUX:inst1.datab[29]
data_four[30] => BUSMUX:inst1.datab[30]
data_four[31] => BUSMUX:inst1.datab[31]
data_five[0] => BUSMUX:inst2.dataa[0]
data_five[1] => BUSMUX:inst2.dataa[1]
data_five[2] => BUSMUX:inst2.dataa[2]
data_five[3] => BUSMUX:inst2.dataa[3]
data_five[4] => BUSMUX:inst2.dataa[4]
data_five[5] => BUSMUX:inst2.dataa[5]
data_five[6] => BUSMUX:inst2.dataa[6]
data_five[7] => BUSMUX:inst2.dataa[7]
data_five[8] => BUSMUX:inst2.dataa[8]
data_five[9] => BUSMUX:inst2.dataa[9]
data_five[10] => BUSMUX:inst2.dataa[10]
data_five[11] => BUSMUX:inst2.dataa[11]
data_five[12] => BUSMUX:inst2.dataa[12]
data_five[13] => BUSMUX:inst2.dataa[13]
data_five[14] => BUSMUX:inst2.dataa[14]
data_five[15] => BUSMUX:inst2.dataa[15]
data_five[16] => BUSMUX:inst2.dataa[16]
data_five[17] => BUSMUX:inst2.dataa[17]
data_five[18] => BUSMUX:inst2.dataa[18]
data_five[19] => BUSMUX:inst2.dataa[19]
data_five[20] => BUSMUX:inst2.dataa[20]
data_five[21] => BUSMUX:inst2.dataa[21]
data_five[22] => BUSMUX:inst2.dataa[22]
data_five[23] => BUSMUX:inst2.dataa[23]
data_five[24] => BUSMUX:inst2.dataa[24]
data_five[25] => BUSMUX:inst2.dataa[25]
data_five[26] => BUSMUX:inst2.dataa[26]
data_five[27] => BUSMUX:inst2.dataa[27]
data_five[28] => BUSMUX:inst2.dataa[28]
data_five[29] => BUSMUX:inst2.dataa[29]
data_five[30] => BUSMUX:inst2.dataa[30]
data_five[31] => BUSMUX:inst2.dataa[31]
data_six[0] => BUSMUX:inst2.datab[0]
data_six[1] => BUSMUX:inst2.datab[1]
data_six[2] => BUSMUX:inst2.datab[2]
data_six[3] => BUSMUX:inst2.datab[3]
data_six[4] => BUSMUX:inst2.datab[4]
data_six[5] => BUSMUX:inst2.datab[5]
data_six[6] => BUSMUX:inst2.datab[6]
data_six[7] => BUSMUX:inst2.datab[7]
data_six[8] => BUSMUX:inst2.datab[8]
data_six[9] => BUSMUX:inst2.datab[9]
data_six[10] => BUSMUX:inst2.datab[10]
data_six[11] => BUSMUX:inst2.datab[11]
data_six[12] => BUSMUX:inst2.datab[12]
data_six[13] => BUSMUX:inst2.datab[13]
data_six[14] => BUSMUX:inst2.datab[14]
data_six[15] => BUSMUX:inst2.datab[15]
data_six[16] => BUSMUX:inst2.datab[16]
data_six[17] => BUSMUX:inst2.datab[17]
data_six[18] => BUSMUX:inst2.datab[18]
data_six[19] => BUSMUX:inst2.datab[19]
data_six[20] => BUSMUX:inst2.datab[20]
data_six[21] => BUSMUX:inst2.datab[21]
data_six[22] => BUSMUX:inst2.datab[22]
data_six[23] => BUSMUX:inst2.datab[23]
data_six[24] => BUSMUX:inst2.datab[24]
data_six[25] => BUSMUX:inst2.datab[25]
data_six[26] => BUSMUX:inst2.datab[26]
data_six[27] => BUSMUX:inst2.datab[27]
data_six[28] => BUSMUX:inst2.datab[28]
data_six[29] => BUSMUX:inst2.datab[29]
data_six[30] => BUSMUX:inst2.datab[30]
data_six[31] => BUSMUX:inst2.datab[31]
data_seven[0] => BUSMUX:inst3.dataa[0]
data_seven[1] => BUSMUX:inst3.dataa[1]
data_seven[2] => BUSMUX:inst3.dataa[2]
data_seven[3] => BUSMUX:inst3.dataa[3]
data_seven[4] => BUSMUX:inst3.dataa[4]
data_seven[5] => BUSMUX:inst3.dataa[5]
data_seven[6] => BUSMUX:inst3.dataa[6]
data_seven[7] => BUSMUX:inst3.dataa[7]
data_seven[8] => BUSMUX:inst3.dataa[8]
data_seven[9] => BUSMUX:inst3.dataa[9]
data_seven[10] => BUSMUX:inst3.dataa[10]
data_seven[11] => BUSMUX:inst3.dataa[11]
data_seven[12] => BUSMUX:inst3.dataa[12]
data_seven[13] => BUSMUX:inst3.dataa[13]
data_seven[14] => BUSMUX:inst3.dataa[14]
data_seven[15] => BUSMUX:inst3.dataa[15]
data_seven[16] => BUSMUX:inst3.dataa[16]
data_seven[17] => BUSMUX:inst3.dataa[17]
data_seven[18] => BUSMUX:inst3.dataa[18]
data_seven[19] => BUSMUX:inst3.dataa[19]
data_seven[20] => BUSMUX:inst3.dataa[20]
data_seven[21] => BUSMUX:inst3.dataa[21]
data_seven[22] => BUSMUX:inst3.dataa[22]
data_seven[23] => BUSMUX:inst3.dataa[23]
data_seven[24] => BUSMUX:inst3.dataa[24]
data_seven[25] => BUSMUX:inst3.dataa[25]
data_seven[26] => BUSMUX:inst3.dataa[26]
data_seven[27] => BUSMUX:inst3.dataa[27]
data_seven[28] => BUSMUX:inst3.dataa[28]
data_seven[29] => BUSMUX:inst3.dataa[29]
data_seven[30] => BUSMUX:inst3.dataa[30]
data_seven[31] => BUSMUX:inst3.dataa[31]
data_eight[0] => BUSMUX:inst3.datab[0]
data_eight[1] => BUSMUX:inst3.datab[1]
data_eight[2] => BUSMUX:inst3.datab[2]
data_eight[3] => BUSMUX:inst3.datab[3]
data_eight[4] => BUSMUX:inst3.datab[4]
data_eight[5] => BUSMUX:inst3.datab[5]
data_eight[6] => BUSMUX:inst3.datab[6]
data_eight[7] => BUSMUX:inst3.datab[7]
data_eight[8] => BUSMUX:inst3.datab[8]
data_eight[9] => BUSMUX:inst3.datab[9]
data_eight[10] => BUSMUX:inst3.datab[10]
data_eight[11] => BUSMUX:inst3.datab[11]
data_eight[12] => BUSMUX:inst3.datab[12]
data_eight[13] => BUSMUX:inst3.datab[13]
data_eight[14] => BUSMUX:inst3.datab[14]
data_eight[15] => BUSMUX:inst3.datab[15]
data_eight[16] => BUSMUX:inst3.datab[16]
data_eight[17] => BUSMUX:inst3.datab[17]
data_eight[18] => BUSMUX:inst3.datab[18]
data_eight[19] => BUSMUX:inst3.datab[19]
data_eight[20] => BUSMUX:inst3.datab[20]
data_eight[21] => BUSMUX:inst3.datab[21]
data_eight[22] => BUSMUX:inst3.datab[22]
data_eight[23] => BUSMUX:inst3.datab[23]
data_eight[24] => BUSMUX:inst3.datab[24]
data_eight[25] => BUSMUX:inst3.datab[25]
data_eight[26] => BUSMUX:inst3.datab[26]
data_eight[27] => BUSMUX:inst3.datab[27]
data_eight[28] => BUSMUX:inst3.datab[28]
data_eight[29] => BUSMUX:inst3.datab[29]
data_eight[30] => BUSMUX:inst3.datab[30]
data_eight[31] => BUSMUX:inst3.datab[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst4|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst1|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst5|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst2|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
dataa[23] => lpm_mux:$00000.data[0][23]
dataa[24] => lpm_mux:$00000.data[0][24]
dataa[25] => lpm_mux:$00000.data[0][25]
dataa[26] => lpm_mux:$00000.data[0][26]
dataa[27] => lpm_mux:$00000.data[0][27]
dataa[28] => lpm_mux:$00000.data[0][28]
dataa[29] => lpm_mux:$00000.data[0][29]
dataa[30] => lpm_mux:$00000.data[0][30]
dataa[31] => lpm_mux:$00000.data[0][31]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
datab[23] => lpm_mux:$00000.data[1][23]
datab[24] => lpm_mux:$00000.data[1][24]
datab[25] => lpm_mux:$00000.data[1][25]
datab[26] => lpm_mux:$00000.data[1][26]
datab[27] => lpm_mux:$00000.data[1][27]
datab[28] => lpm_mux:$00000.data[1][28]
datab[29] => lpm_mux:$00000.data[1][29]
datab[30] => lpm_mux:$00000.data[1][30]
datab[31] => lpm_mux:$00000.data[1][31]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]
result[23] <= lpm_mux:$00000.result[23]
result[24] <= lpm_mux:$00000.result[24]
result[25] <= lpm_mux:$00000.result[25]
result[26] <= lpm_mux:$00000.result[26]
result[27] <= lpm_mux:$00000.result[27]
result[28] <= lpm_mux:$00000.result[28]
result[29] <= lpm_mux:$00000.result[29]
result[30] <= lpm_mux:$00000.result[30]
result[31] <= lpm_mux:$00000.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_dlc:auto_generated.data[0]
data[0][1] => mux_dlc:auto_generated.data[1]
data[0][2] => mux_dlc:auto_generated.data[2]
data[0][3] => mux_dlc:auto_generated.data[3]
data[0][4] => mux_dlc:auto_generated.data[4]
data[0][5] => mux_dlc:auto_generated.data[5]
data[0][6] => mux_dlc:auto_generated.data[6]
data[0][7] => mux_dlc:auto_generated.data[7]
data[0][8] => mux_dlc:auto_generated.data[8]
data[0][9] => mux_dlc:auto_generated.data[9]
data[0][10] => mux_dlc:auto_generated.data[10]
data[0][11] => mux_dlc:auto_generated.data[11]
data[0][12] => mux_dlc:auto_generated.data[12]
data[0][13] => mux_dlc:auto_generated.data[13]
data[0][14] => mux_dlc:auto_generated.data[14]
data[0][15] => mux_dlc:auto_generated.data[15]
data[0][16] => mux_dlc:auto_generated.data[16]
data[0][17] => mux_dlc:auto_generated.data[17]
data[0][18] => mux_dlc:auto_generated.data[18]
data[0][19] => mux_dlc:auto_generated.data[19]
data[0][20] => mux_dlc:auto_generated.data[20]
data[0][21] => mux_dlc:auto_generated.data[21]
data[0][22] => mux_dlc:auto_generated.data[22]
data[0][23] => mux_dlc:auto_generated.data[23]
data[0][24] => mux_dlc:auto_generated.data[24]
data[0][25] => mux_dlc:auto_generated.data[25]
data[0][26] => mux_dlc:auto_generated.data[26]
data[0][27] => mux_dlc:auto_generated.data[27]
data[0][28] => mux_dlc:auto_generated.data[28]
data[0][29] => mux_dlc:auto_generated.data[29]
data[0][30] => mux_dlc:auto_generated.data[30]
data[0][31] => mux_dlc:auto_generated.data[31]
data[1][0] => mux_dlc:auto_generated.data[32]
data[1][1] => mux_dlc:auto_generated.data[33]
data[1][2] => mux_dlc:auto_generated.data[34]
data[1][3] => mux_dlc:auto_generated.data[35]
data[1][4] => mux_dlc:auto_generated.data[36]
data[1][5] => mux_dlc:auto_generated.data[37]
data[1][6] => mux_dlc:auto_generated.data[38]
data[1][7] => mux_dlc:auto_generated.data[39]
data[1][8] => mux_dlc:auto_generated.data[40]
data[1][9] => mux_dlc:auto_generated.data[41]
data[1][10] => mux_dlc:auto_generated.data[42]
data[1][11] => mux_dlc:auto_generated.data[43]
data[1][12] => mux_dlc:auto_generated.data[44]
data[1][13] => mux_dlc:auto_generated.data[45]
data[1][14] => mux_dlc:auto_generated.data[46]
data[1][15] => mux_dlc:auto_generated.data[47]
data[1][16] => mux_dlc:auto_generated.data[48]
data[1][17] => mux_dlc:auto_generated.data[49]
data[1][18] => mux_dlc:auto_generated.data[50]
data[1][19] => mux_dlc:auto_generated.data[51]
data[1][20] => mux_dlc:auto_generated.data[52]
data[1][21] => mux_dlc:auto_generated.data[53]
data[1][22] => mux_dlc:auto_generated.data[54]
data[1][23] => mux_dlc:auto_generated.data[55]
data[1][24] => mux_dlc:auto_generated.data[56]
data[1][25] => mux_dlc:auto_generated.data[57]
data[1][26] => mux_dlc:auto_generated.data[58]
data[1][27] => mux_dlc:auto_generated.data[59]
data[1][28] => mux_dlc:auto_generated.data[60]
data[1][29] => mux_dlc:auto_generated.data[61]
data[1][30] => mux_dlc:auto_generated.data[62]
data[1][31] => mux_dlc:auto_generated.data[63]
sel[0] => mux_dlc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dlc:auto_generated.result[0]
result[1] <= mux_dlc:auto_generated.result[1]
result[2] <= mux_dlc:auto_generated.result[2]
result[3] <= mux_dlc:auto_generated.result[3]
result[4] <= mux_dlc:auto_generated.result[4]
result[5] <= mux_dlc:auto_generated.result[5]
result[6] <= mux_dlc:auto_generated.result[6]
result[7] <= mux_dlc:auto_generated.result[7]
result[8] <= mux_dlc:auto_generated.result[8]
result[9] <= mux_dlc:auto_generated.result[9]
result[10] <= mux_dlc:auto_generated.result[10]
result[11] <= mux_dlc:auto_generated.result[11]
result[12] <= mux_dlc:auto_generated.result[12]
result[13] <= mux_dlc:auto_generated.result[13]
result[14] <= mux_dlc:auto_generated.result[14]
result[15] <= mux_dlc:auto_generated.result[15]
result[16] <= mux_dlc:auto_generated.result[16]
result[17] <= mux_dlc:auto_generated.result[17]
result[18] <= mux_dlc:auto_generated.result[18]
result[19] <= mux_dlc:auto_generated.result[19]
result[20] <= mux_dlc:auto_generated.result[20]
result[21] <= mux_dlc:auto_generated.result[21]
result[22] <= mux_dlc:auto_generated.result[22]
result[23] <= mux_dlc:auto_generated.result[23]
result[24] <= mux_dlc:auto_generated.result[24]
result[25] <= mux_dlc:auto_generated.result[25]
result[26] <= mux_dlc:auto_generated.result[26]
result[27] <= mux_dlc:auto_generated.result[27]
result[28] <= mux_dlc:auto_generated.result[28]
result[29] <= mux_dlc:auto_generated.result[29]
result[30] <= mux_dlc:auto_generated.result[30]
result[31] <= mux_dlc:auto_generated.result[31]


|CPU|control:inst|r8:inst19|mux8:inst2|BUSMUX:inst3|lpm_mux:$00000|mux_dlc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst4|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1
RES[0] <= ripple_carry_adder:inst.RES[0]
RES[1] <= ripple_carry_adder:inst.RES[1]
RES[2] <= ripple_carry_adder:inst.RES[2]
RES[3] <= ripple_carry_adder:inst.RES[3]
RES[4] <= ripple_carry_adder:inst.RES[4]
RES[5] <= ripple_carry_adder:inst.RES[5]
RES[6] <= ripple_carry_adder:inst.RES[6]
RES[7] <= ripple_carry_adder:inst.RES[7]
RES[8] <= ripple_carry_adder:inst.RES[8]
RES[9] <= ripple_carry_adder:inst.RES[9]
RES[10] <= ripple_carry_adder:inst.RES[10]
RES[11] <= ripple_carry_adder:inst.RES[11]
RES[12] <= ripple_carry_adder:inst.RES[12]
RES[13] <= ripple_carry_adder:inst.RES[13]
RES[14] <= ripple_carry_adder:inst.RES[14]
RES[15] <= ripple_carry_adder:inst.RES[15]
RES[16] <= ripple_carry_adder:inst1.RES[0]
RES[17] <= ripple_carry_adder:inst1.RES[1]
RES[18] <= ripple_carry_adder:inst1.RES[2]
RES[19] <= ripple_carry_adder:inst1.RES[3]
RES[20] <= ripple_carry_adder:inst1.RES[4]
RES[21] <= ripple_carry_adder:inst1.RES[5]
RES[22] <= ripple_carry_adder:inst1.RES[6]
RES[23] <= ripple_carry_adder:inst1.RES[7]
RES[24] <= ripple_carry_adder:inst1.RES[8]
RES[25] <= ripple_carry_adder:inst1.RES[9]
RES[26] <= ripple_carry_adder:inst1.RES[10]
RES[27] <= ripple_carry_adder:inst1.RES[11]
RES[28] <= ripple_carry_adder:inst1.RES[12]
RES[29] <= ripple_carry_adder:inst1.RES[13]
RES[30] <= ripple_carry_adder:inst1.RES[14]
RES[31] <= ripple_carry_adder:inst1.RES[15]
C_in => ripple_carry_adder:inst.C_in
X[0] => ripple_carry_adder:inst.X[0]
X[1] => ripple_carry_adder:inst.X[1]
X[2] => ripple_carry_adder:inst.X[2]
X[3] => ripple_carry_adder:inst.X[3]
X[4] => ripple_carry_adder:inst.X[4]
X[5] => ripple_carry_adder:inst.X[5]
X[6] => ripple_carry_adder:inst.X[6]
X[7] => ripple_carry_adder:inst.X[7]
X[8] => ripple_carry_adder:inst.X[8]
X[9] => ripple_carry_adder:inst.X[9]
X[10] => ripple_carry_adder:inst.X[10]
X[11] => ripple_carry_adder:inst.X[11]
X[12] => ripple_carry_adder:inst.X[12]
X[13] => ripple_carry_adder:inst.X[13]
X[14] => ripple_carry_adder:inst.X[14]
X[15] => ripple_carry_adder:inst.X[15]
X[16] => ripple_carry_adder:inst1.X[0]
X[17] => ripple_carry_adder:inst1.X[1]
X[18] => ripple_carry_adder:inst1.X[2]
X[19] => ripple_carry_adder:inst1.X[3]
X[20] => ripple_carry_adder:inst1.X[4]
X[21] => ripple_carry_adder:inst1.X[5]
X[22] => ripple_carry_adder:inst1.X[6]
X[23] => ripple_carry_adder:inst1.X[7]
X[24] => ripple_carry_adder:inst1.X[8]
X[25] => ripple_carry_adder:inst1.X[9]
X[26] => ripple_carry_adder:inst1.X[10]
X[27] => ripple_carry_adder:inst1.X[11]
X[28] => ripple_carry_adder:inst1.X[12]
X[29] => ripple_carry_adder:inst1.X[13]
X[30] => ripple_carry_adder:inst1.X[14]
X[31] => ripple_carry_adder:inst1.X[15]
Y[0] => ripple_carry_adder:inst.Y[0]
Y[1] => ripple_carry_adder:inst.Y[1]
Y[2] => ripple_carry_adder:inst.Y[2]
Y[3] => ripple_carry_adder:inst.Y[3]
Y[4] => ripple_carry_adder:inst.Y[4]
Y[5] => ripple_carry_adder:inst.Y[5]
Y[6] => ripple_carry_adder:inst.Y[6]
Y[7] => ripple_carry_adder:inst.Y[7]
Y[8] => ripple_carry_adder:inst.Y[8]
Y[9] => ripple_carry_adder:inst.Y[9]
Y[10] => ripple_carry_adder:inst.Y[10]
Y[11] => ripple_carry_adder:inst.Y[11]
Y[12] => ripple_carry_adder:inst.Y[12]
Y[13] => ripple_carry_adder:inst.Y[13]
Y[14] => ripple_carry_adder:inst.Y[14]
Y[15] => ripple_carry_adder:inst.Y[15]
Y[16] => ripple_carry_adder:inst1.Y[0]
Y[17] => ripple_carry_adder:inst1.Y[1]
Y[18] => ripple_carry_adder:inst1.Y[2]
Y[19] => ripple_carry_adder:inst1.Y[3]
Y[20] => ripple_carry_adder:inst1.Y[4]
Y[21] => ripple_carry_adder:inst1.Y[5]
Y[22] => ripple_carry_adder:inst1.Y[6]
Y[23] => ripple_carry_adder:inst1.Y[7]
Y[24] => ripple_carry_adder:inst1.Y[8]
Y[25] => ripple_carry_adder:inst1.Y[9]
Y[26] => ripple_carry_adder:inst1.Y[10]
Y[27] => ripple_carry_adder:inst1.Y[11]
Y[28] => ripple_carry_adder:inst1.Y[12]
Y[29] => ripple_carry_adder:inst1.Y[13]
Y[30] => ripple_carry_adder:inst1.Y[14]
Y[31] => ripple_carry_adder:inst1.Y[15]


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1
C_out <= full_adder:inst30.C_out
X[0] => full_adder:inst.X
X[1] => full_adder:inst28.X
X[2] => full_adder:inst18.X
X[3] => full_adder:inst27.X
X[4] => full_adder:inst19.X
X[5] => full_adder:inst26.X
X[6] => full_adder:inst20.X
X[7] => full_adder:inst25.X
X[8] => full_adder:inst21.X
X[9] => full_adder:inst24.X
X[10] => full_adder:inst22.X
X[11] => full_adder:inst23.X
X[12] => full_adder:inst32.X
X[13] => full_adder:inst29.X
X[14] => full_adder:inst31.X
X[15] => full_adder:inst30.X
Y[0] => full_adder:inst.Y
Y[1] => full_adder:inst28.Y
Y[2] => full_adder:inst18.Y
Y[3] => full_adder:inst27.Y
Y[4] => full_adder:inst19.Y
Y[5] => full_adder:inst26.Y
Y[6] => full_adder:inst20.Y
Y[7] => full_adder:inst25.Y
Y[8] => full_adder:inst21.Y
Y[9] => full_adder:inst24.Y
Y[10] => full_adder:inst22.Y
Y[11] => full_adder:inst23.Y
Y[12] => full_adder:inst32.Y
Y[13] => full_adder:inst29.Y
Y[14] => full_adder:inst31.Y
Y[15] => full_adder:inst30.Y
C_in => full_adder:inst.C_in
RES[0] <= SUM[0].DB_MAX_OUTPUT_PORT_TYPE
RES[1] <= SUM[1].DB_MAX_OUTPUT_PORT_TYPE
RES[2] <= SUM[2].DB_MAX_OUTPUT_PORT_TYPE
RES[3] <= SUM[3].DB_MAX_OUTPUT_PORT_TYPE
RES[4] <= SUM[4].DB_MAX_OUTPUT_PORT_TYPE
RES[5] <= SUM[5].DB_MAX_OUTPUT_PORT_TYPE
RES[6] <= SUM[6].DB_MAX_OUTPUT_PORT_TYPE
RES[7] <= SUM[7].DB_MAX_OUTPUT_PORT_TYPE
RES[8] <= SUM[8].DB_MAX_OUTPUT_PORT_TYPE
RES[9] <= SUM[9].DB_MAX_OUTPUT_PORT_TYPE
RES[10] <= SUM[10].DB_MAX_OUTPUT_PORT_TYPE
RES[11] <= SUM[11].DB_MAX_OUTPUT_PORT_TYPE
RES[12] <= SUM[12].DB_MAX_OUTPUT_PORT_TYPE
RES[13] <= SUM[13].DB_MAX_OUTPUT_PORT_TYPE
RES[14] <= SUM[14].DB_MAX_OUTPUT_PORT_TYPE
RES[15] <= SUM[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst30|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst31|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst29|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst32|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst23|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst22|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst24|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst21|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst25|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst20|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst26|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst19|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst27|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst18|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst28|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst
C_out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
C_in => half_adder:inst1.X
X => half_adder:inst.X
Y => half_adder:inst.Y
S <= half_adder:inst1.S


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst1
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|r8:inst19|ripple_carry_adder_32bit:inst1|ripple_carry_adder:inst1|full_adder:inst|half_adder:inst
C <= inst.DB_MAX_OUTPUT_PORT_TYPE
X => inst.IN0
X => inst2.IN1
Y => inst.IN1
Y => inst2.IN0
S <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|CPU|control:inst|BUSMUX:inst264
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|control:inst|BUSMUX:inst264|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|control:inst|BUSMUX:inst264|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|control:inst|BUSMUX:inst265
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|CPU|control:inst|BUSMUX:inst265|lpm_mux:$00000
data[0][0] => mux_pjc:auto_generated.data[0]
data[1][0] => mux_pjc:auto_generated.data[1]
sel[0] => mux_pjc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pjc:auto_generated.result[0]


|CPU|control:inst|BUSMUX:inst265|lpm_mux:$00000|mux_pjc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|CPU|memory:inst4
RES <= reset.DB_MAX_OUTPUT_PORT_TYPE
clk => counter[0].CLK
clk => counter[1].CLK
clk => data_t[0].CLK
clk => data_t[1].CLK
clk => data_t[2].CLK
clk => data_t[3].CLK
clk => data_t[4].CLK
clk => data_t[5].CLK
clk => data_t[6].CLK
clk => data_t[7].CLK
clk => data_t[8].CLK
clk => data_t[9].CLK
clk => data_t[10].CLK
clk => data_t[11].CLK
clk => data_t[12].CLK
clk => data_t[13].CLK
clk => data_t[14].CLK
clk => data_t[15].CLK
clk => data_t[16].CLK
clk => data_t[17].CLK
clk => data_t[18].CLK
clk => data_t[19].CLK
clk => data_t[20].CLK
clk => data_t[21].CLK
clk => data_t[22].CLK
clk => data_t[23].CLK
clk => data_t[24].CLK
clk => data_t[25].CLK
clk => data_t[26].CLK
clk => data_t[27].CLK
clk => data_t[28].CLK
clk => data_t[29].CLK
clk => data_t[30].CLK
clk => data_t[31].CLK
clk => rwn_t.CLK
clk => ad_t[0].CLK
clk => ad_t[1].CLK
clk => ad_t[2].CLK
clk => ad_t[3].CLK
clk => ad_t[4].CLK
clk => ad_t[5].CLK
clk => ad_t[6].CLK
clk => ad_t[7].CLK
clk => ad_t[8].CLK
clk => ad_t[9].CLK
clk => ad_t[10].CLK
clk => ad_t[11].CLK
clk => ad_t[12].CLK
clk => ad_t[13].CLK
clk => ad_t[14].CLK
clk => ad_t[15].CLK
clk => state.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => array[0][0].CLK
clk => array[0][1].CLK
clk => array[0][2].CLK
clk => array[0][3].CLK
clk => array[0][4].CLK
clk => array[0][5].CLK
clk => array[0][6].CLK
clk => array[0][7].CLK
clk => array[1][0].CLK
clk => array[1][1].CLK
clk => array[1][2].CLK
clk => array[1][3].CLK
clk => array[1][4].CLK
clk => array[1][5].CLK
clk => array[1][6].CLK
clk => array[1][7].CLK
clk => array[2][0].CLK
clk => array[2][1].CLK
clk => array[2][2].CLK
clk => array[2][3].CLK
clk => array[2][4].CLK
clk => array[2][5].CLK
clk => array[2][6].CLK
clk => array[2][7].CLK
clk => array[3][0].CLK
clk => array[3][1].CLK
clk => array[3][2].CLK
clk => array[3][3].CLK
clk => array[3][4].CLK
clk => array[3][5].CLK
clk => array[3][6].CLK
clk => array[3][7].CLK
clk => array[4][0].CLK
clk => array[4][1].CLK
clk => array[4][2].CLK
clk => array[4][3].CLK
clk => array[4][4].CLK
clk => array[4][5].CLK
clk => array[4][6].CLK
clk => array[4][7].CLK
clk => array[5][0].CLK
clk => array[5][1].CLK
clk => array[5][2].CLK
clk => array[5][3].CLK
clk => array[5][4].CLK
clk => array[5][5].CLK
clk => array[5][6].CLK
clk => array[5][7].CLK
clk => array[6][0].CLK
clk => array[6][1].CLK
clk => array[6][2].CLK
clk => array[6][3].CLK
clk => array[6][4].CLK
clk => array[6][5].CLK
clk => array[6][6].CLK
clk => array[6][7].CLK
clk => array[7][0].CLK
clk => array[7][1].CLK
clk => array[7][2].CLK
clk => array[7][3].CLK
clk => array[7][4].CLK
clk => array[7][5].CLK
clk => array[7][6].CLK
clk => array[7][7].CLK
clk => array[8][0].CLK
clk => array[8][1].CLK
clk => array[8][2].CLK
clk => array[8][3].CLK
clk => array[8][4].CLK
clk => array[8][5].CLK
clk => array[8][6].CLK
clk => array[8][7].CLK
clk => array[9][0].CLK
clk => array[9][1].CLK
clk => array[9][2].CLK
clk => array[9][3].CLK
clk => array[9][4].CLK
clk => array[9][5].CLK
clk => array[9][6].CLK
clk => array[9][7].CLK
clk => array[10][0].CLK
clk => array[10][1].CLK
clk => array[10][2].CLK
clk => array[10][3].CLK
clk => array[10][4].CLK
clk => array[10][5].CLK
clk => array[10][6].CLK
clk => array[10][7].CLK
clk => array[11][0].CLK
clk => array[11][1].CLK
clk => array[11][2].CLK
clk => array[11][3].CLK
clk => array[11][4].CLK
clk => array[11][5].CLK
clk => array[11][6].CLK
clk => array[11][7].CLK
clk => array[12][0].CLK
clk => array[12][1].CLK
clk => array[12][2].CLK
clk => array[12][3].CLK
clk => array[12][4].CLK
clk => array[12][5].CLK
clk => array[12][6].CLK
clk => array[12][7].CLK
clk => array[13][0].CLK
clk => array[13][1].CLK
clk => array[13][2].CLK
clk => array[13][3].CLK
clk => array[13][4].CLK
clk => array[13][5].CLK
clk => array[13][6].CLK
clk => array[13][7].CLK
clk => array[14][0].CLK
clk => array[14][1].CLK
clk => array[14][2].CLK
clk => array[14][3].CLK
clk => array[14][4].CLK
clk => array[14][5].CLK
clk => array[14][6].CLK
clk => array[14][7].CLK
clk => array[15][0].CLK
clk => array[15][1].CLK
clk => array[15][2].CLK
clk => array[15][3].CLK
clk => array[15][4].CLK
clk => array[15][5].CLK
clk => array[15][6].CLK
clk => array[15][7].CLK
clk => array[16][0].CLK
clk => array[16][1].CLK
clk => array[16][2].CLK
clk => array[16][3].CLK
clk => array[16][4].CLK
clk => array[16][5].CLK
clk => array[16][6].CLK
clk => array[16][7].CLK
clk => array[17][0].CLK
clk => array[17][1].CLK
clk => array[17][2].CLK
clk => array[17][3].CLK
clk => array[17][4].CLK
clk => array[17][5].CLK
clk => array[17][6].CLK
clk => array[17][7].CLK
clk => array[18][0].CLK
clk => array[18][1].CLK
clk => array[18][2].CLK
clk => array[18][3].CLK
clk => array[18][4].CLK
clk => array[18][5].CLK
clk => array[18][6].CLK
clk => array[18][7].CLK
clk => array[19][0].CLK
clk => array[19][1].CLK
clk => array[19][2].CLK
clk => array[19][3].CLK
clk => array[19][4].CLK
clk => array[19][5].CLK
clk => array[19][6].CLK
clk => array[19][7].CLK
clk => array[20][0].CLK
clk => array[20][1].CLK
clk => array[20][2].CLK
clk => array[20][3].CLK
clk => array[20][4].CLK
clk => array[20][5].CLK
clk => array[20][6].CLK
clk => array[20][7].CLK
clk => array[21][0].CLK
clk => array[21][1].CLK
clk => array[21][2].CLK
clk => array[21][3].CLK
clk => array[21][4].CLK
clk => array[21][5].CLK
clk => array[21][6].CLK
clk => array[21][7].CLK
clk => array[22][0].CLK
clk => array[22][1].CLK
clk => array[22][2].CLK
clk => array[22][3].CLK
clk => array[22][4].CLK
clk => array[22][5].CLK
clk => array[22][6].CLK
clk => array[22][7].CLK
clk => array[23][0].CLK
clk => array[23][1].CLK
clk => array[23][2].CLK
clk => array[23][3].CLK
clk => array[23][4].CLK
clk => array[23][5].CLK
clk => array[23][6].CLK
clk => array[23][7].CLK
clk => array[24][0].CLK
clk => array[24][1].CLK
clk => array[24][2].CLK
clk => array[24][3].CLK
clk => array[24][4].CLK
clk => array[24][5].CLK
clk => array[24][6].CLK
clk => array[24][7].CLK
clk => array[25][0].CLK
clk => array[25][1].CLK
clk => array[25][2].CLK
clk => array[25][3].CLK
clk => array[25][4].CLK
clk => array[25][5].CLK
clk => array[25][6].CLK
clk => array[25][7].CLK
clk => array[26][0].CLK
clk => array[26][1].CLK
clk => array[26][2].CLK
clk => array[26][3].CLK
clk => array[26][4].CLK
clk => array[26][5].CLK
clk => array[26][6].CLK
clk => array[26][7].CLK
clk => array[27][0].CLK
clk => array[27][1].CLK
clk => array[27][2].CLK
clk => array[27][3].CLK
clk => array[27][4].CLK
clk => array[27][5].CLK
clk => array[27][6].CLK
clk => array[27][7].CLK
clk => array[28][0].CLK
clk => array[28][1].CLK
clk => array[28][2].CLK
clk => array[28][3].CLK
clk => array[28][4].CLK
clk => array[28][5].CLK
clk => array[28][6].CLK
clk => array[28][7].CLK
clk => array[29][0].CLK
clk => array[29][1].CLK
clk => array[29][2].CLK
clk => array[29][3].CLK
clk => array[29][4].CLK
clk => array[29][5].CLK
clk => array[29][6].CLK
clk => array[29][7].CLK
clk => array[30][0].CLK
clk => array[30][1].CLK
clk => array[30][2].CLK
clk => array[30][3].CLK
clk => array[30][4].CLK
clk => array[30][5].CLK
clk => array[30][6].CLK
clk => array[30][7].CLK
clk => array[31][0].CLK
clk => array[31][1].CLK
clk => array[31][2].CLK
clk => array[31][3].CLK
clk => array[31][4].CLK
clk => array[31][5].CLK
clk => array[31][6].CLK
clk => array[31][7].CLK
clk => array[32][0].CLK
clk => array[32][1].CLK
clk => array[32][2].CLK
clk => array[32][3].CLK
clk => array[32][4].CLK
clk => array[32][5].CLK
clk => array[32][6].CLK
clk => array[32][7].CLK
clk => array[33][0].CLK
clk => array[33][1].CLK
clk => array[33][2].CLK
clk => array[33][3].CLK
clk => array[33][4].CLK
clk => array[33][5].CLK
clk => array[33][6].CLK
clk => array[33][7].CLK
clk => array[34][0].CLK
clk => array[34][1].CLK
clk => array[34][2].CLK
clk => array[34][3].CLK
clk => array[34][4].CLK
clk => array[34][5].CLK
clk => array[34][6].CLK
clk => array[34][7].CLK
clk => array[35][0].CLK
clk => array[35][1].CLK
clk => array[35][2].CLK
clk => array[35][3].CLK
clk => array[35][4].CLK
clk => array[35][5].CLK
clk => array[35][6].CLK
clk => array[35][7].CLK
clk => array[36][0].CLK
clk => array[36][1].CLK
clk => array[36][2].CLK
clk => array[36][3].CLK
clk => array[36][4].CLK
clk => array[36][5].CLK
clk => array[36][6].CLK
clk => array[36][7].CLK
clk => array[37][0].CLK
clk => array[37][1].CLK
clk => array[37][2].CLK
clk => array[37][3].CLK
clk => array[37][4].CLK
clk => array[37][5].CLK
clk => array[37][6].CLK
clk => array[37][7].CLK
clk => array[38][0].CLK
clk => array[38][1].CLK
clk => array[38][2].CLK
clk => array[38][3].CLK
clk => array[38][4].CLK
clk => array[38][5].CLK
clk => array[38][6].CLK
clk => array[38][7].CLK
clk => array[39][0].CLK
clk => array[39][1].CLK
clk => array[39][2].CLK
clk => array[39][3].CLK
clk => array[39][4].CLK
clk => array[39][5].CLK
clk => array[39][6].CLK
clk => array[39][7].CLK
clk => array[40][0].CLK
clk => array[40][1].CLK
clk => array[40][2].CLK
clk => array[40][3].CLK
clk => array[40][4].CLK
clk => array[40][5].CLK
clk => array[40][6].CLK
clk => array[40][7].CLK
clk => array[41][0].CLK
clk => array[41][1].CLK
clk => array[41][2].CLK
clk => array[41][3].CLK
clk => array[41][4].CLK
clk => array[41][5].CLK
clk => array[41][6].CLK
clk => array[41][7].CLK
clk => array[42][0].CLK
clk => array[42][1].CLK
clk => array[42][2].CLK
clk => array[42][3].CLK
clk => array[42][4].CLK
clk => array[42][5].CLK
clk => array[42][6].CLK
clk => array[42][7].CLK
clk => array[43][0].CLK
clk => array[43][1].CLK
clk => array[43][2].CLK
clk => array[43][3].CLK
clk => array[43][4].CLK
clk => array[43][5].CLK
clk => array[43][6].CLK
clk => array[43][7].CLK
clk => array[44][0].CLK
clk => array[44][1].CLK
clk => array[44][2].CLK
clk => array[44][3].CLK
clk => array[44][4].CLK
clk => array[44][5].CLK
clk => array[44][6].CLK
clk => array[44][7].CLK
clk => array[45][0].CLK
clk => array[45][1].CLK
clk => array[45][2].CLK
clk => array[45][3].CLK
clk => array[45][4].CLK
clk => array[45][5].CLK
clk => array[45][6].CLK
clk => array[45][7].CLK
clk => array[46][0].CLK
clk => array[46][1].CLK
clk => array[46][2].CLK
clk => array[46][3].CLK
clk => array[46][4].CLK
clk => array[46][5].CLK
clk => array[46][6].CLK
clk => array[46][7].CLK
clk => array[47][0].CLK
clk => array[47][1].CLK
clk => array[47][2].CLK
clk => array[47][3].CLK
clk => array[47][4].CLK
clk => array[47][5].CLK
clk => array[47][6].CLK
clk => array[47][7].CLK
clk => array[48][0].CLK
clk => array[48][1].CLK
clk => array[48][2].CLK
clk => array[48][3].CLK
clk => array[48][4].CLK
clk => array[48][5].CLK
clk => array[48][6].CLK
clk => array[48][7].CLK
clk => array[49][0].CLK
clk => array[49][1].CLK
clk => array[49][2].CLK
clk => array[49][3].CLK
clk => array[49][4].CLK
clk => array[49][5].CLK
clk => array[49][6].CLK
clk => array[49][7].CLK
clk => array[50][0].CLK
clk => array[50][1].CLK
clk => array[50][2].CLK
clk => array[50][3].CLK
clk => array[50][4].CLK
clk => array[50][5].CLK
clk => array[50][6].CLK
clk => array[50][7].CLK
clk => array[51][0].CLK
clk => array[51][1].CLK
clk => array[51][2].CLK
clk => array[51][3].CLK
clk => array[51][4].CLK
clk => array[51][5].CLK
clk => array[51][6].CLK
clk => array[51][7].CLK
clk => array[52][0].CLK
clk => array[52][1].CLK
clk => array[52][2].CLK
clk => array[52][3].CLK
clk => array[52][4].CLK
clk => array[52][5].CLK
clk => array[52][6].CLK
clk => array[52][7].CLK
clk => array[53][0].CLK
clk => array[53][1].CLK
clk => array[53][2].CLK
clk => array[53][3].CLK
clk => array[53][4].CLK
clk => array[53][5].CLK
clk => array[53][6].CLK
clk => array[53][7].CLK
clk => array[54][0].CLK
clk => array[54][1].CLK
clk => array[54][2].CLK
clk => array[54][3].CLK
clk => array[54][4].CLK
clk => array[54][5].CLK
clk => array[54][6].CLK
clk => array[54][7].CLK
clk => array[55][0].CLK
clk => array[55][1].CLK
clk => array[55][2].CLK
clk => array[55][3].CLK
clk => array[55][4].CLK
clk => array[55][5].CLK
clk => array[55][6].CLK
clk => array[55][7].CLK
clk => array[56][0].CLK
clk => array[56][1].CLK
clk => array[56][2].CLK
clk => array[56][3].CLK
clk => array[56][4].CLK
clk => array[56][5].CLK
clk => array[56][6].CLK
clk => array[56][7].CLK
clk => array[57][0].CLK
clk => array[57][1].CLK
clk => array[57][2].CLK
clk => array[57][3].CLK
clk => array[57][4].CLK
clk => array[57][5].CLK
clk => array[57][6].CLK
clk => array[57][7].CLK
clk => array[58][0].CLK
clk => array[58][1].CLK
clk => array[58][2].CLK
clk => array[58][3].CLK
clk => array[58][4].CLK
clk => array[58][5].CLK
clk => array[58][6].CLK
clk => array[58][7].CLK
clk => array[59][0].CLK
clk => array[59][1].CLK
clk => array[59][2].CLK
clk => array[59][3].CLK
clk => array[59][4].CLK
clk => array[59][5].CLK
clk => array[59][6].CLK
clk => array[59][7].CLK
clk => array[60][0].CLK
clk => array[60][1].CLK
clk => array[60][2].CLK
clk => array[60][3].CLK
clk => array[60][4].CLK
clk => array[60][5].CLK
clk => array[60][6].CLK
clk => array[60][7].CLK
clk => array[61][0].CLK
clk => array[61][1].CLK
clk => array[61][2].CLK
clk => array[61][3].CLK
clk => array[61][4].CLK
clk => array[61][5].CLK
clk => array[61][6].CLK
clk => array[61][7].CLK
clk => array[62][0].CLK
clk => array[62][1].CLK
clk => array[62][2].CLK
clk => array[62][3].CLK
clk => array[62][4].CLK
clk => array[62][5].CLK
clk => array[62][6].CLK
clk => array[62][7].CLK
clk => array[63][0].CLK
clk => array[63][1].CLK
clk => array[63][2].CLK
clk => array[63][3].CLK
clk => array[63][4].CLK
clk => array[63][5].CLK
clk => array[63][6].CLK
clk => array[63][7].CLK
clk => array[64][0].CLK
clk => array[64][1].CLK
clk => array[64][2].CLK
clk => array[64][3].CLK
clk => array[64][4].CLK
clk => array[64][5].CLK
clk => array[64][6].CLK
clk => array[64][7].CLK
clk => array[65][0].CLK
clk => array[65][1].CLK
clk => array[65][2].CLK
clk => array[65][3].CLK
clk => array[65][4].CLK
clk => array[65][5].CLK
clk => array[65][6].CLK
clk => array[65][7].CLK
clk => array[66][0].CLK
clk => array[66][1].CLK
clk => array[66][2].CLK
clk => array[66][3].CLK
clk => array[66][4].CLK
clk => array[66][5].CLK
clk => array[66][6].CLK
clk => array[66][7].CLK
clk => array[67][0].CLK
clk => array[67][1].CLK
clk => array[67][2].CLK
clk => array[67][3].CLK
clk => array[67][4].CLK
clk => array[67][5].CLK
clk => array[67][6].CLK
clk => array[67][7].CLK
clk => array[68][0].CLK
clk => array[68][1].CLK
clk => array[68][2].CLK
clk => array[68][3].CLK
clk => array[68][4].CLK
clk => array[68][5].CLK
clk => array[68][6].CLK
clk => array[68][7].CLK
clk => array[69][0].CLK
clk => array[69][1].CLK
clk => array[69][2].CLK
clk => array[69][3].CLK
clk => array[69][4].CLK
clk => array[69][5].CLK
clk => array[69][6].CLK
clk => array[69][7].CLK
clk => array[70][0].CLK
clk => array[70][1].CLK
clk => array[70][2].CLK
clk => array[70][3].CLK
clk => array[70][4].CLK
clk => array[70][5].CLK
clk => array[70][6].CLK
clk => array[70][7].CLK
clk => array[71][0].CLK
clk => array[71][1].CLK
clk => array[71][2].CLK
clk => array[71][3].CLK
clk => array[71][4].CLK
clk => array[71][5].CLK
clk => array[71][6].CLK
clk => array[71][7].CLK
clk => array[72][0].CLK
clk => array[72][1].CLK
clk => array[72][2].CLK
clk => array[72][3].CLK
clk => array[72][4].CLK
clk => array[72][5].CLK
clk => array[72][6].CLK
clk => array[72][7].CLK
clk => array[73][0].CLK
clk => array[73][1].CLK
clk => array[73][2].CLK
clk => array[73][3].CLK
clk => array[73][4].CLK
clk => array[73][5].CLK
clk => array[73][6].CLK
clk => array[73][7].CLK
clk => array[74][0].CLK
clk => array[74][1].CLK
clk => array[74][2].CLK
clk => array[74][3].CLK
clk => array[74][4].CLK
clk => array[74][5].CLK
clk => array[74][6].CLK
clk => array[74][7].CLK
clk => array[75][0].CLK
clk => array[75][1].CLK
clk => array[75][2].CLK
clk => array[75][3].CLK
clk => array[75][4].CLK
clk => array[75][5].CLK
clk => array[75][6].CLK
clk => array[75][7].CLK
clk => array[76][0].CLK
clk => array[76][1].CLK
clk => array[76][2].CLK
clk => array[76][3].CLK
clk => array[76][4].CLK
clk => array[76][5].CLK
clk => array[76][6].CLK
clk => array[76][7].CLK
clk => array[77][0].CLK
clk => array[77][1].CLK
clk => array[77][2].CLK
clk => array[77][3].CLK
clk => array[77][4].CLK
clk => array[77][5].CLK
clk => array[77][6].CLK
clk => array[77][7].CLK
clk => array[78][0].CLK
clk => array[78][1].CLK
clk => array[78][2].CLK
clk => array[78][3].CLK
clk => array[78][4].CLK
clk => array[78][5].CLK
clk => array[78][6].CLK
clk => array[78][7].CLK
clk => array[79][0].CLK
clk => array[79][1].CLK
clk => array[79][2].CLK
clk => array[79][3].CLK
clk => array[79][4].CLK
clk => array[79][5].CLK
clk => array[79][6].CLK
clk => array[79][7].CLK
clk => array[80][0].CLK
clk => array[80][1].CLK
clk => array[80][2].CLK
clk => array[80][3].CLK
clk => array[80][4].CLK
clk => array[80][5].CLK
clk => array[80][6].CLK
clk => array[80][7].CLK
clk => array[81][0].CLK
clk => array[81][1].CLK
clk => array[81][2].CLK
clk => array[81][3].CLK
clk => array[81][4].CLK
clk => array[81][5].CLK
clk => array[81][6].CLK
clk => array[81][7].CLK
clk => array[82][0].CLK
clk => array[82][1].CLK
clk => array[82][2].CLK
clk => array[82][3].CLK
clk => array[82][4].CLK
clk => array[82][5].CLK
clk => array[82][6].CLK
clk => array[82][7].CLK
clk => array[83][0].CLK
clk => array[83][1].CLK
clk => array[83][2].CLK
clk => array[83][3].CLK
clk => array[83][4].CLK
clk => array[83][5].CLK
clk => array[83][6].CLK
clk => array[83][7].CLK
clk => array[84][0].CLK
clk => array[84][1].CLK
clk => array[84][2].CLK
clk => array[84][3].CLK
clk => array[84][4].CLK
clk => array[84][5].CLK
clk => array[84][6].CLK
clk => array[84][7].CLK
clk => array[85][0].CLK
clk => array[85][1].CLK
clk => array[85][2].CLK
clk => array[85][3].CLK
clk => array[85][4].CLK
clk => array[85][5].CLK
clk => array[85][6].CLK
clk => array[85][7].CLK
clk => array[86][0].CLK
clk => array[86][1].CLK
clk => array[86][2].CLK
clk => array[86][3].CLK
clk => array[86][4].CLK
clk => array[86][5].CLK
clk => array[86][6].CLK
clk => array[86][7].CLK
clk => array[87][0].CLK
clk => array[87][1].CLK
clk => array[87][2].CLK
clk => array[87][3].CLK
clk => array[87][4].CLK
clk => array[87][5].CLK
clk => array[87][6].CLK
clk => array[87][7].CLK
clk => array[88][0].CLK
clk => array[88][1].CLK
clk => array[88][2].CLK
clk => array[88][3].CLK
clk => array[88][4].CLK
clk => array[88][5].CLK
clk => array[88][6].CLK
clk => array[88][7].CLK
clk => array[89][0].CLK
clk => array[89][1].CLK
clk => array[89][2].CLK
clk => array[89][3].CLK
clk => array[89][4].CLK
clk => array[89][5].CLK
clk => array[89][6].CLK
clk => array[89][7].CLK
clk => array[90][0].CLK
clk => array[90][1].CLK
clk => array[90][2].CLK
clk => array[90][3].CLK
clk => array[90][4].CLK
clk => array[90][5].CLK
clk => array[90][6].CLK
clk => array[90][7].CLK
clk => array[91][0].CLK
clk => array[91][1].CLK
clk => array[91][2].CLK
clk => array[91][3].CLK
clk => array[91][4].CLK
clk => array[91][5].CLK
clk => array[91][6].CLK
clk => array[91][7].CLK
clk => array[92][0].CLK
clk => array[92][1].CLK
clk => array[92][2].CLK
clk => array[92][3].CLK
clk => array[92][4].CLK
clk => array[92][5].CLK
clk => array[92][6].CLK
clk => array[92][7].CLK
clk => array[93][0].CLK
clk => array[93][1].CLK
clk => array[93][2].CLK
clk => array[93][3].CLK
clk => array[93][4].CLK
clk => array[93][5].CLK
clk => array[93][6].CLK
clk => array[93][7].CLK
clk => array[94][0].CLK
clk => array[94][1].CLK
clk => array[94][2].CLK
clk => array[94][3].CLK
clk => array[94][4].CLK
clk => array[94][5].CLK
clk => array[94][6].CLK
clk => array[94][7].CLK
clk => array[95][0].CLK
clk => array[95][1].CLK
clk => array[95][2].CLK
clk => array[95][3].CLK
clk => array[95][4].CLK
clk => array[95][5].CLK
clk => array[95][6].CLK
clk => array[95][7].CLK
clk => array[96][0].CLK
clk => array[96][1].CLK
clk => array[96][2].CLK
clk => array[96][3].CLK
clk => array[96][4].CLK
clk => array[96][5].CLK
clk => array[96][6].CLK
clk => array[96][7].CLK
clk => array[97][0].CLK
clk => array[97][1].CLK
clk => array[97][2].CLK
clk => array[97][3].CLK
clk => array[97][4].CLK
clk => array[97][5].CLK
clk => array[97][6].CLK
clk => array[97][7].CLK
clk => array[98][0].CLK
clk => array[98][1].CLK
clk => array[98][2].CLK
clk => array[98][3].CLK
clk => array[98][4].CLK
clk => array[98][5].CLK
clk => array[98][6].CLK
clk => array[98][7].CLK
clk => array[99][0].CLK
clk => array[99][1].CLK
clk => array[99][2].CLK
clk => array[99][3].CLK
clk => array[99][4].CLK
clk => array[99][5].CLK
clk => array[99][6].CLK
clk => array[99][7].CLK
clk => array[100][0].CLK
clk => array[100][1].CLK
clk => array[100][2].CLK
clk => array[100][3].CLK
clk => array[100][4].CLK
clk => array[100][5].CLK
clk => array[100][6].CLK
clk => array[100][7].CLK
clk => array[101][0].CLK
clk => array[101][1].CLK
clk => array[101][2].CLK
clk => array[101][3].CLK
clk => array[101][4].CLK
clk => array[101][5].CLK
clk => array[101][6].CLK
clk => array[101][7].CLK
clk => array[102][0].CLK
clk => array[102][1].CLK
clk => array[102][2].CLK
clk => array[102][3].CLK
clk => array[102][4].CLK
clk => array[102][5].CLK
clk => array[102][6].CLK
clk => array[102][7].CLK
clk => array[103][0].CLK
clk => array[103][1].CLK
clk => array[103][2].CLK
clk => array[103][3].CLK
clk => array[103][4].CLK
clk => array[103][5].CLK
clk => array[103][6].CLK
clk => array[103][7].CLK
clk => array[104][0].CLK
clk => array[104][1].CLK
clk => array[104][2].CLK
clk => array[104][3].CLK
clk => array[104][4].CLK
clk => array[104][5].CLK
clk => array[104][6].CLK
clk => array[104][7].CLK
clk => array[105][0].CLK
clk => array[105][1].CLK
clk => array[105][2].CLK
clk => array[105][3].CLK
clk => array[105][4].CLK
clk => array[105][5].CLK
clk => array[105][6].CLK
clk => array[105][7].CLK
clk => array[106][0].CLK
clk => array[106][1].CLK
clk => array[106][2].CLK
clk => array[106][3].CLK
clk => array[106][4].CLK
clk => array[106][5].CLK
clk => array[106][6].CLK
clk => array[106][7].CLK
clk => array[107][0].CLK
clk => array[107][1].CLK
clk => array[107][2].CLK
clk => array[107][3].CLK
clk => array[107][4].CLK
clk => array[107][5].CLK
clk => array[107][6].CLK
clk => array[107][7].CLK
clk => array[108][0].CLK
clk => array[108][1].CLK
clk => array[108][2].CLK
clk => array[108][3].CLK
clk => array[108][4].CLK
clk => array[108][5].CLK
clk => array[108][6].CLK
clk => array[108][7].CLK
clk => array[109][0].CLK
clk => array[109][1].CLK
clk => array[109][2].CLK
clk => array[109][3].CLK
clk => array[109][4].CLK
clk => array[109][5].CLK
clk => array[109][6].CLK
clk => array[109][7].CLK
clk => array[110][0].CLK
clk => array[110][1].CLK
clk => array[110][2].CLK
clk => array[110][3].CLK
clk => array[110][4].CLK
clk => array[110][5].CLK
clk => array[110][6].CLK
clk => array[110][7].CLK
clk => array[111][0].CLK
clk => array[111][1].CLK
clk => array[111][2].CLK
clk => array[111][3].CLK
clk => array[111][4].CLK
clk => array[111][5].CLK
clk => array[111][6].CLK
clk => array[111][7].CLK
clk => array[112][0].CLK
clk => array[112][1].CLK
clk => array[112][2].CLK
clk => array[112][3].CLK
clk => array[112][4].CLK
clk => array[112][5].CLK
clk => array[112][6].CLK
clk => array[112][7].CLK
clk => array[113][0].CLK
clk => array[113][1].CLK
clk => array[113][2].CLK
clk => array[113][3].CLK
clk => array[113][4].CLK
clk => array[113][5].CLK
clk => array[113][6].CLK
clk => array[113][7].CLK
clk => array[114][0].CLK
clk => array[114][1].CLK
clk => array[114][2].CLK
clk => array[114][3].CLK
clk => array[114][4].CLK
clk => array[114][5].CLK
clk => array[114][6].CLK
clk => array[114][7].CLK
clk => array[115][0].CLK
clk => array[115][1].CLK
clk => array[115][2].CLK
clk => array[115][3].CLK
clk => array[115][4].CLK
clk => array[115][5].CLK
clk => array[115][6].CLK
clk => array[115][7].CLK
clk => array[116][0].CLK
clk => array[116][1].CLK
clk => array[116][2].CLK
clk => array[116][3].CLK
clk => array[116][4].CLK
clk => array[116][5].CLK
clk => array[116][6].CLK
clk => array[116][7].CLK
clk => array[117][0].CLK
clk => array[117][1].CLK
clk => array[117][2].CLK
clk => array[117][3].CLK
clk => array[117][4].CLK
clk => array[117][5].CLK
clk => array[117][6].CLK
clk => array[117][7].CLK
clk => array[118][0].CLK
clk => array[118][1].CLK
clk => array[118][2].CLK
clk => array[118][3].CLK
clk => array[118][4].CLK
clk => array[118][5].CLK
clk => array[118][6].CLK
clk => array[118][7].CLK
clk => array[119][0].CLK
clk => array[119][1].CLK
clk => array[119][2].CLK
clk => array[119][3].CLK
clk => array[119][4].CLK
clk => array[119][5].CLK
clk => array[119][6].CLK
clk => array[119][7].CLK
clk => array[120][0].CLK
clk => array[120][1].CLK
clk => array[120][2].CLK
clk => array[120][3].CLK
clk => array[120][4].CLK
clk => array[120][5].CLK
clk => array[120][6].CLK
clk => array[120][7].CLK
clk => array[121][0].CLK
clk => array[121][1].CLK
clk => array[121][2].CLK
clk => array[121][3].CLK
clk => array[121][4].CLK
clk => array[121][5].CLK
clk => array[121][6].CLK
clk => array[121][7].CLK
clk => array[122][0].CLK
clk => array[122][1].CLK
clk => array[122][2].CLK
clk => array[122][3].CLK
clk => array[122][4].CLK
clk => array[122][5].CLK
clk => array[122][6].CLK
clk => array[122][7].CLK
clk => array[123][0].CLK
clk => array[123][1].CLK
clk => array[123][2].CLK
clk => array[123][3].CLK
clk => array[123][4].CLK
clk => array[123][5].CLK
clk => array[123][6].CLK
clk => array[123][7].CLK
clk => array[124][0].CLK
clk => array[124][1].CLK
clk => array[124][2].CLK
clk => array[124][3].CLK
clk => array[124][4].CLK
clk => array[124][5].CLK
clk => array[124][6].CLK
clk => array[124][7].CLK
clk => array[125][0].CLK
clk => array[125][1].CLK
clk => array[125][2].CLK
clk => array[125][3].CLK
clk => array[125][4].CLK
clk => array[125][5].CLK
clk => array[125][6].CLK
clk => array[125][7].CLK
clk => array[126][0].CLK
clk => array[126][1].CLK
clk => array[126][2].CLK
clk => array[126][3].CLK
clk => array[126][4].CLK
clk => array[126][5].CLK
clk => array[126][6].CLK
clk => array[126][7].CLK
clk => array[127][0].CLK
clk => array[127][1].CLK
clk => array[127][2].CLK
clk => array[127][3].CLK
clk => array[127][4].CLK
clk => array[127][5].CLK
clk => array[127][6].CLK
clk => array[127][7].CLK
clk => array[128][0].CLK
clk => array[128][1].CLK
clk => array[128][2].CLK
clk => array[128][3].CLK
clk => array[128][4].CLK
clk => array[128][5].CLK
clk => array[128][6].CLK
clk => array[128][7].CLK
clk => array[129][0].CLK
clk => array[129][1].CLK
clk => array[129][2].CLK
clk => array[129][3].CLK
clk => array[129][4].CLK
clk => array[129][5].CLK
clk => array[129][6].CLK
clk => array[129][7].CLK
clk => array[130][0].CLK
clk => array[130][1].CLK
clk => array[130][2].CLK
clk => array[130][3].CLK
clk => array[130][4].CLK
clk => array[130][5].CLK
clk => array[130][6].CLK
clk => array[130][7].CLK
clk => array[131][0].CLK
clk => array[131][1].CLK
clk => array[131][2].CLK
clk => array[131][3].CLK
clk => array[131][4].CLK
clk => array[131][5].CLK
clk => array[131][6].CLK
clk => array[131][7].CLK
clk => array[132][0].CLK
clk => array[132][1].CLK
clk => array[132][2].CLK
clk => array[132][3].CLK
clk => array[132][4].CLK
clk => array[132][5].CLK
clk => array[132][6].CLK
clk => array[132][7].CLK
clk => array[133][0].CLK
clk => array[133][1].CLK
clk => array[133][2].CLK
clk => array[133][3].CLK
clk => array[133][4].CLK
clk => array[133][5].CLK
clk => array[133][6].CLK
clk => array[133][7].CLK
clk => array[134][0].CLK
clk => array[134][1].CLK
clk => array[134][2].CLK
clk => array[134][3].CLK
clk => array[134][4].CLK
clk => array[134][5].CLK
clk => array[134][6].CLK
clk => array[134][7].CLK
clk => array[135][0].CLK
clk => array[135][1].CLK
clk => array[135][2].CLK
clk => array[135][3].CLK
clk => array[135][4].CLK
clk => array[135][5].CLK
clk => array[135][6].CLK
clk => array[135][7].CLK
clk => array[136][0].CLK
clk => array[136][1].CLK
clk => array[136][2].CLK
clk => array[136][3].CLK
clk => array[136][4].CLK
clk => array[136][5].CLK
clk => array[136][6].CLK
clk => array[136][7].CLK
clk => array[137][0].CLK
clk => array[137][1].CLK
clk => array[137][2].CLK
clk => array[137][3].CLK
clk => array[137][4].CLK
clk => array[137][5].CLK
clk => array[137][6].CLK
clk => array[137][7].CLK
clk => array[138][0].CLK
clk => array[138][1].CLK
clk => array[138][2].CLK
clk => array[138][3].CLK
clk => array[138][4].CLK
clk => array[138][5].CLK
clk => array[138][6].CLK
clk => array[138][7].CLK
clk => array[139][0].CLK
clk => array[139][1].CLK
clk => array[139][2].CLK
clk => array[139][3].CLK
clk => array[139][4].CLK
clk => array[139][5].CLK
clk => array[139][6].CLK
clk => array[139][7].CLK
clk => array[140][0].CLK
clk => array[140][1].CLK
clk => array[140][2].CLK
clk => array[140][3].CLK
clk => array[140][4].CLK
clk => array[140][5].CLK
clk => array[140][6].CLK
clk => array[140][7].CLK
clk => array[141][0].CLK
clk => array[141][1].CLK
clk => array[141][2].CLK
clk => array[141][3].CLK
clk => array[141][4].CLK
clk => array[141][5].CLK
clk => array[141][6].CLK
clk => array[141][7].CLK
clk => array[142][0].CLK
clk => array[142][1].CLK
clk => array[142][2].CLK
clk => array[142][3].CLK
clk => array[142][4].CLK
clk => array[142][5].CLK
clk => array[142][6].CLK
clk => array[142][7].CLK
clk => array[143][0].CLK
clk => array[143][1].CLK
clk => array[143][2].CLK
clk => array[143][3].CLK
clk => array[143][4].CLK
clk => array[143][5].CLK
clk => array[143][6].CLK
clk => array[143][7].CLK
clk => array[144][0].CLK
clk => array[144][1].CLK
clk => array[144][2].CLK
clk => array[144][3].CLK
clk => array[144][4].CLK
clk => array[144][5].CLK
clk => array[144][6].CLK
clk => array[144][7].CLK
clk => array[145][0].CLK
clk => array[145][1].CLK
clk => array[145][2].CLK
clk => array[145][3].CLK
clk => array[145][4].CLK
clk => array[145][5].CLK
clk => array[145][6].CLK
clk => array[145][7].CLK
clk => array[146][0].CLK
clk => array[146][1].CLK
clk => array[146][2].CLK
clk => array[146][3].CLK
clk => array[146][4].CLK
clk => array[146][5].CLK
clk => array[146][6].CLK
clk => array[146][7].CLK
clk => array[147][0].CLK
clk => array[147][1].CLK
clk => array[147][2].CLK
clk => array[147][3].CLK
clk => array[147][4].CLK
clk => array[147][5].CLK
clk => array[147][6].CLK
clk => array[147][7].CLK
clk => array[148][0].CLK
clk => array[148][1].CLK
clk => array[148][2].CLK
clk => array[148][3].CLK
clk => array[148][4].CLK
clk => array[148][5].CLK
clk => array[148][6].CLK
clk => array[148][7].CLK
clk => array[149][0].CLK
clk => array[149][1].CLK
clk => array[149][2].CLK
clk => array[149][3].CLK
clk => array[149][4].CLK
clk => array[149][5].CLK
clk => array[149][6].CLK
clk => array[149][7].CLK
clk => array[150][0].CLK
clk => array[150][1].CLK
clk => array[150][2].CLK
clk => array[150][3].CLK
clk => array[150][4].CLK
clk => array[150][5].CLK
clk => array[150][6].CLK
clk => array[150][7].CLK
clk => array[151][0].CLK
clk => array[151][1].CLK
clk => array[151][2].CLK
clk => array[151][3].CLK
clk => array[151][4].CLK
clk => array[151][5].CLK
clk => array[151][6].CLK
clk => array[151][7].CLK
clk => array[152][0].CLK
clk => array[152][1].CLK
clk => array[152][2].CLK
clk => array[152][3].CLK
clk => array[152][4].CLK
clk => array[152][5].CLK
clk => array[152][6].CLK
clk => array[152][7].CLK
clk => array[153][0].CLK
clk => array[153][1].CLK
clk => array[153][2].CLK
clk => array[153][3].CLK
clk => array[153][4].CLK
clk => array[153][5].CLK
clk => array[153][6].CLK
clk => array[153][7].CLK
clk => array[154][0].CLK
clk => array[154][1].CLK
clk => array[154][2].CLK
clk => array[154][3].CLK
clk => array[154][4].CLK
clk => array[154][5].CLK
clk => array[154][6].CLK
clk => array[154][7].CLK
clk => array[155][0].CLK
clk => array[155][1].CLK
clk => array[155][2].CLK
clk => array[155][3].CLK
clk => array[155][4].CLK
clk => array[155][5].CLK
clk => array[155][6].CLK
clk => array[155][7].CLK
clk => array[156][0].CLK
clk => array[156][1].CLK
clk => array[156][2].CLK
clk => array[156][3].CLK
clk => array[156][4].CLK
clk => array[156][5].CLK
clk => array[156][6].CLK
clk => array[156][7].CLK
clk => array[157][0].CLK
clk => array[157][1].CLK
clk => array[157][2].CLK
clk => array[157][3].CLK
clk => array[157][4].CLK
clk => array[157][5].CLK
clk => array[157][6].CLK
clk => array[157][7].CLK
clk => array[158][0].CLK
clk => array[158][1].CLK
clk => array[158][2].CLK
clk => array[158][3].CLK
clk => array[158][4].CLK
clk => array[158][5].CLK
clk => array[158][6].CLK
clk => array[158][7].CLK
clk => array[159][0].CLK
clk => array[159][1].CLK
clk => array[159][2].CLK
clk => array[159][3].CLK
clk => array[159][4].CLK
clk => array[159][5].CLK
clk => array[159][6].CLK
clk => array[159][7].CLK
clk => array[160][0].CLK
clk => array[160][1].CLK
clk => array[160][2].CLK
clk => array[160][3].CLK
clk => array[160][4].CLK
clk => array[160][5].CLK
clk => array[160][6].CLK
clk => array[160][7].CLK
clk => array[161][0].CLK
clk => array[161][1].CLK
clk => array[161][2].CLK
clk => array[161][3].CLK
clk => array[161][4].CLK
clk => array[161][5].CLK
clk => array[161][6].CLK
clk => array[161][7].CLK
clk => array[162][0].CLK
clk => array[162][1].CLK
clk => array[162][2].CLK
clk => array[162][3].CLK
clk => array[162][4].CLK
clk => array[162][5].CLK
clk => array[162][6].CLK
clk => array[162][7].CLK
clk => array[163][0].CLK
clk => array[163][1].CLK
clk => array[163][2].CLK
clk => array[163][3].CLK
clk => array[163][4].CLK
clk => array[163][5].CLK
clk => array[163][6].CLK
clk => array[163][7].CLK
clk => array[164][0].CLK
clk => array[164][1].CLK
clk => array[164][2].CLK
clk => array[164][3].CLK
clk => array[164][4].CLK
clk => array[164][5].CLK
clk => array[164][6].CLK
clk => array[164][7].CLK
clk => array[165][0].CLK
clk => array[165][1].CLK
clk => array[165][2].CLK
clk => array[165][3].CLK
clk => array[165][4].CLK
clk => array[165][5].CLK
clk => array[165][6].CLK
clk => array[165][7].CLK
clk => array[166][0].CLK
clk => array[166][1].CLK
clk => array[166][2].CLK
clk => array[166][3].CLK
clk => array[166][4].CLK
clk => array[166][5].CLK
clk => array[166][6].CLK
clk => array[166][7].CLK
clk => array[167][0].CLK
clk => array[167][1].CLK
clk => array[167][2].CLK
clk => array[167][3].CLK
clk => array[167][4].CLK
clk => array[167][5].CLK
clk => array[167][6].CLK
clk => array[167][7].CLK
clk => array[168][0].CLK
clk => array[168][1].CLK
clk => array[168][2].CLK
clk => array[168][3].CLK
clk => array[168][4].CLK
clk => array[168][5].CLK
clk => array[168][6].CLK
clk => array[168][7].CLK
clk => array[169][0].CLK
clk => array[169][1].CLK
clk => array[169][2].CLK
clk => array[169][3].CLK
clk => array[169][4].CLK
clk => array[169][5].CLK
clk => array[169][6].CLK
clk => array[169][7].CLK
clk => array[170][0].CLK
clk => array[170][1].CLK
clk => array[170][2].CLK
clk => array[170][3].CLK
clk => array[170][4].CLK
clk => array[170][5].CLK
clk => array[170][6].CLK
clk => array[170][7].CLK
clk => array[171][0].CLK
clk => array[171][1].CLK
clk => array[171][2].CLK
clk => array[171][3].CLK
clk => array[171][4].CLK
clk => array[171][5].CLK
clk => array[171][6].CLK
clk => array[171][7].CLK
clk => array[172][0].CLK
clk => array[172][1].CLK
clk => array[172][2].CLK
clk => array[172][3].CLK
clk => array[172][4].CLK
clk => array[172][5].CLK
clk => array[172][6].CLK
clk => array[172][7].CLK
clk => array[173][0].CLK
clk => array[173][1].CLK
clk => array[173][2].CLK
clk => array[173][3].CLK
clk => array[173][4].CLK
clk => array[173][5].CLK
clk => array[173][6].CLK
clk => array[173][7].CLK
clk => array[174][0].CLK
clk => array[174][1].CLK
clk => array[174][2].CLK
clk => array[174][3].CLK
clk => array[174][4].CLK
clk => array[174][5].CLK
clk => array[174][6].CLK
clk => array[174][7].CLK
clk => array[175][0].CLK
clk => array[175][1].CLK
clk => array[175][2].CLK
clk => array[175][3].CLK
clk => array[175][4].CLK
clk => array[175][5].CLK
clk => array[175][6].CLK
clk => array[175][7].CLK
clk => array[176][0].CLK
clk => array[176][1].CLK
clk => array[176][2].CLK
clk => array[176][3].CLK
clk => array[176][4].CLK
clk => array[176][5].CLK
clk => array[176][6].CLK
clk => array[176][7].CLK
clk => array[177][0].CLK
clk => array[177][1].CLK
clk => array[177][2].CLK
clk => array[177][3].CLK
clk => array[177][4].CLK
clk => array[177][5].CLK
clk => array[177][6].CLK
clk => array[177][7].CLK
clk => array[178][0].CLK
clk => array[178][1].CLK
clk => array[178][2].CLK
clk => array[178][3].CLK
clk => array[178][4].CLK
clk => array[178][5].CLK
clk => array[178][6].CLK
clk => array[178][7].CLK
clk => array[179][0].CLK
clk => array[179][1].CLK
clk => array[179][2].CLK
clk => array[179][3].CLK
clk => array[179][4].CLK
clk => array[179][5].CLK
clk => array[179][6].CLK
clk => array[179][7].CLK
reset => state.ACLR
reset => data_out[0]~reg0.PRESET
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => data_out[8]~reg0.ACLR
reset => data_out[9]~reg0.ACLR
reset => data_out[10]~reg0.ACLR
reset => data_out[11]~reg0.ACLR
reset => data_out[12]~reg0.ACLR
reset => data_out[13]~reg0.ACLR
reset => data_out[14]~reg0.ACLR
reset => data_out[15]~reg0.ACLR
reset => data_out[16]~reg0.ACLR
reset => data_out[17]~reg0.ACLR
reset => data_out[18]~reg0.ACLR
reset => data_out[19]~reg0.ACLR
reset => data_out[20]~reg0.ACLR
reset => data_out[21]~reg0.ACLR
reset => data_out[22]~reg0.ACLR
reset => data_out[23]~reg0.ACLR
reset => data_out[24]~reg0.ACLR
reset => data_out[25]~reg0.ACLR
reset => data_out[26]~reg0.ACLR
reset => data_out[27]~reg0.ACLR
reset => data_out[28]~reg0.ACLR
reset => data_out[29]~reg0.ACLR
reset => data_out[30]~reg0.ACLR
reset => data_out[31]~reg0.ACLR
reset => array[0][0].ACLR
reset => array[0][1].ACLR
reset => array[0][2].ACLR
reset => array[0][3].ACLR
reset => array[0][4].PRESET
reset => array[0][5].ACLR
reset => array[0][6].ACLR
reset => array[0][7].ACLR
reset => array[1][0].PRESET
reset => array[1][1].PRESET
reset => array[1][2].ACLR
reset => array[1][3].ACLR
reset => array[1][4].ACLR
reset => array[1][5].ACLR
reset => array[1][6].ACLR
reset => array[1][7].ACLR
reset => array[2][0].ACLR
reset => array[2][1].PRESET
reset => array[2][2].PRESET
reset => array[2][3].ACLR
reset => array[2][4].PRESET
reset => array[2][5].PRESET
reset => array[2][6].ACLR
reset => array[2][7].ACLR
reset => array[3][0].PRESET
reset => array[3][1].ACLR
reset => array[3][2].ACLR
reset => array[3][3].ACLR
reset => array[3][4].ACLR
reset => array[3][5].ACLR
reset => array[3][6].ACLR
reset => array[3][7].ACLR
reset => array[4][0].PRESET
reset => array[4][1].ACLR
reset => array[4][2].PRESET
reset => array[4][3].ACLR
reset => array[4][4].PRESET
reset => array[4][5].ACLR
reset => array[4][6].ACLR
reset => array[4][7].ACLR
reset => array[5][0].PRESET
reset => array[5][1].ACLR
reset => array[5][2].ACLR
reset => array[5][3].ACLR
reset => array[5][4].ACLR
reset => array[5][5].ACLR
reset => array[5][6].ACLR
reset => array[5][7].ACLR
reset => array[6][0].PRESET
reset => array[6][1].ACLR
reset => array[6][2].ACLR
reset => array[6][3].PRESET
reset => array[6][4].PRESET
reset => array[6][5].ACLR
reset => array[6][6].ACLR
reset => array[6][7].PRESET
reset => array[7][0].PRESET
reset => array[7][1].ACLR
reset => array[7][2].ACLR
reset => array[7][3].PRESET
reset => array[7][4].ACLR
reset => array[7][5].ACLR
reset => array[7][6].ACLR
reset => array[7][7].ACLR
reset => array[8][0].ACLR
reset => array[8][1].ACLR
reset => array[8][2].ACLR
reset => array[8][3].ACLR
reset => array[8][4].ACLR
reset => array[8][5].ACLR
reset => array[8][6].ACLR
reset => array[8][7].ACLR
reset => array[9][0].ACLR
reset => array[9][1].ACLR
reset => array[9][2].PRESET
reset => array[9][3].ACLR
reset => array[9][4].ACLR
reset => array[9][5].ACLR
reset => array[9][6].ACLR
reset => array[9][7].PRESET
reset => array[10][0].PRESET
reset => array[10][1].ACLR
reset => array[10][2].ACLR
reset => array[10][3].ACLR
reset => array[10][4].ACLR
reset => array[10][5].ACLR
reset => array[10][6].ACLR
reset => array[10][7].ACLR
reset => array[11][0].PRESET
reset => array[11][1].PRESET
reset => array[11][2].PRESET
reset => array[11][3].PRESET
reset => array[11][4].PRESET
reset => array[11][5].PRESET
reset => array[11][6].PRESET
reset => array[11][7].PRESET
reset => array[12][0].PRESET
reset => array[12][1].PRESET
reset => array[12][2].PRESET
reset => array[12][3].ACLR
reset => array[12][4].ACLR
reset => array[12][5].PRESET
reset => array[12][6].ACLR
reset => array[12][7].PRESET
reset => array[13][0].ACLR
reset => array[13][1].ACLR
reset => array[13][2].ACLR
reset => array[13][3].PRESET
reset => array[13][4].PRESET
reset => array[13][5].PRESET
reset => array[13][6].PRESET
reset => array[13][7].PRESET
reset => array[14][0].PRESET
reset => array[14][1].PRESET
reset => array[14][2].PRESET
reset => array[14][3].PRESET
reset => array[14][4].PRESET
reset => array[14][5].PRESET
reset => array[14][6].PRESET
reset => array[14][7].PRESET
reset => array[15][0].ACLR
reset => array[15][1].ACLR
reset => array[15][2].ACLR
reset => array[15][3].ACLR
reset => array[15][4].ACLR
reset => array[15][5].ACLR
reset => array[15][6].ACLR
reset => array[15][7].ACLR
reset => RES.DATAIN
reset => counter[0].ENA
reset => array[179][7].ENA
reset => array[179][6].ENA
reset => array[179][5].ENA
reset => array[179][4].ENA
reset => array[179][3].ENA
reset => array[179][2].ENA
reset => array[179][1].ENA
reset => array[179][0].ENA
reset => array[178][7].ENA
reset => array[178][6].ENA
reset => array[178][5].ENA
reset => array[178][4].ENA
reset => array[178][3].ENA
reset => array[178][2].ENA
reset => array[178][1].ENA
reset => array[178][0].ENA
reset => array[177][7].ENA
reset => array[177][6].ENA
reset => array[177][5].ENA
reset => array[177][4].ENA
reset => array[177][3].ENA
reset => array[177][2].ENA
reset => array[177][1].ENA
reset => array[177][0].ENA
reset => array[176][7].ENA
reset => array[176][6].ENA
reset => array[176][5].ENA
reset => array[176][4].ENA
reset => array[176][3].ENA
reset => array[176][2].ENA
reset => array[176][1].ENA
reset => array[176][0].ENA
reset => array[175][7].ENA
reset => array[175][6].ENA
reset => array[175][5].ENA
reset => array[175][4].ENA
reset => array[175][3].ENA
reset => array[175][2].ENA
reset => array[175][1].ENA
reset => array[175][0].ENA
reset => array[174][7].ENA
reset => array[174][6].ENA
reset => array[174][5].ENA
reset => array[174][4].ENA
reset => array[174][3].ENA
reset => array[174][2].ENA
reset => array[174][1].ENA
reset => array[174][0].ENA
reset => array[173][7].ENA
reset => array[173][6].ENA
reset => array[173][5].ENA
reset => array[173][4].ENA
reset => array[173][3].ENA
reset => array[173][2].ENA
reset => array[173][1].ENA
reset => array[173][0].ENA
reset => array[172][7].ENA
reset => array[172][6].ENA
reset => array[172][5].ENA
reset => array[172][4].ENA
reset => array[172][3].ENA
reset => array[172][2].ENA
reset => array[172][1].ENA
reset => array[172][0].ENA
reset => array[171][7].ENA
reset => array[171][6].ENA
reset => array[171][5].ENA
reset => array[171][4].ENA
reset => array[171][3].ENA
reset => array[171][2].ENA
reset => array[171][1].ENA
reset => array[171][0].ENA
reset => array[170][7].ENA
reset => array[170][6].ENA
reset => array[170][5].ENA
reset => array[170][4].ENA
reset => array[170][3].ENA
reset => array[170][2].ENA
reset => array[170][1].ENA
reset => array[170][0].ENA
reset => array[169][7].ENA
reset => array[169][6].ENA
reset => array[169][5].ENA
reset => array[169][4].ENA
reset => array[169][3].ENA
reset => array[169][2].ENA
reset => array[169][1].ENA
reset => array[169][0].ENA
reset => array[168][7].ENA
reset => array[168][6].ENA
reset => array[168][5].ENA
reset => array[168][4].ENA
reset => array[168][3].ENA
reset => array[168][2].ENA
reset => array[168][1].ENA
reset => array[168][0].ENA
reset => array[167][7].ENA
reset => array[167][6].ENA
reset => array[167][5].ENA
reset => array[167][4].ENA
reset => array[167][3].ENA
reset => array[167][2].ENA
reset => array[167][1].ENA
reset => array[167][0].ENA
reset => array[166][7].ENA
reset => array[166][6].ENA
reset => array[166][5].ENA
reset => array[166][4].ENA
reset => array[166][3].ENA
reset => array[166][2].ENA
reset => array[166][1].ENA
reset => array[166][0].ENA
reset => array[165][7].ENA
reset => array[165][6].ENA
reset => array[165][5].ENA
reset => array[165][4].ENA
reset => array[165][3].ENA
reset => array[165][2].ENA
reset => array[165][1].ENA
reset => array[165][0].ENA
reset => array[164][7].ENA
reset => array[164][6].ENA
reset => array[164][5].ENA
reset => array[164][4].ENA
reset => array[164][3].ENA
reset => array[164][2].ENA
reset => array[164][1].ENA
reset => array[164][0].ENA
reset => array[163][7].ENA
reset => array[163][6].ENA
reset => array[163][5].ENA
reset => array[163][4].ENA
reset => array[163][3].ENA
reset => array[163][2].ENA
reset => array[163][1].ENA
reset => array[163][0].ENA
reset => array[162][7].ENA
reset => array[162][6].ENA
reset => array[162][5].ENA
reset => array[162][4].ENA
reset => array[162][3].ENA
reset => array[162][2].ENA
reset => array[162][1].ENA
reset => array[162][0].ENA
reset => array[161][7].ENA
reset => array[161][6].ENA
reset => array[161][5].ENA
reset => array[161][4].ENA
reset => array[161][3].ENA
reset => array[161][2].ENA
reset => array[161][1].ENA
reset => array[161][0].ENA
reset => array[160][7].ENA
reset => array[160][6].ENA
reset => array[160][5].ENA
reset => array[160][4].ENA
reset => array[160][3].ENA
reset => array[160][2].ENA
reset => array[160][1].ENA
reset => array[160][0].ENA
reset => array[159][7].ENA
reset => array[159][6].ENA
reset => array[159][5].ENA
reset => array[159][4].ENA
reset => array[159][3].ENA
reset => array[159][2].ENA
reset => array[159][1].ENA
reset => array[159][0].ENA
reset => array[158][7].ENA
reset => array[158][6].ENA
reset => array[158][5].ENA
reset => array[158][4].ENA
reset => array[158][3].ENA
reset => array[158][2].ENA
reset => array[158][1].ENA
reset => array[158][0].ENA
reset => array[157][7].ENA
reset => array[157][6].ENA
reset => array[157][5].ENA
reset => array[157][4].ENA
reset => array[157][3].ENA
reset => array[157][2].ENA
reset => array[157][1].ENA
reset => array[157][0].ENA
reset => array[156][7].ENA
reset => array[156][6].ENA
reset => array[156][5].ENA
reset => array[156][4].ENA
reset => array[156][3].ENA
reset => array[156][2].ENA
reset => array[156][1].ENA
reset => array[156][0].ENA
reset => array[155][7].ENA
reset => array[155][6].ENA
reset => array[155][5].ENA
reset => array[155][4].ENA
reset => array[155][3].ENA
reset => array[155][2].ENA
reset => array[155][1].ENA
reset => array[155][0].ENA
reset => array[154][7].ENA
reset => array[154][6].ENA
reset => array[154][5].ENA
reset => array[154][4].ENA
reset => array[154][3].ENA
reset => array[154][2].ENA
reset => array[154][1].ENA
reset => array[154][0].ENA
reset => array[153][7].ENA
reset => array[153][6].ENA
reset => array[153][5].ENA
reset => array[153][4].ENA
reset => array[153][3].ENA
reset => array[153][2].ENA
reset => array[153][1].ENA
reset => array[153][0].ENA
reset => array[152][7].ENA
reset => array[152][6].ENA
reset => array[152][5].ENA
reset => array[152][4].ENA
reset => array[152][3].ENA
reset => array[152][2].ENA
reset => array[152][1].ENA
reset => array[152][0].ENA
reset => array[151][7].ENA
reset => array[151][6].ENA
reset => array[151][5].ENA
reset => array[151][4].ENA
reset => array[151][3].ENA
reset => array[151][2].ENA
reset => array[151][1].ENA
reset => array[151][0].ENA
reset => array[150][7].ENA
reset => array[150][6].ENA
reset => array[150][5].ENA
reset => array[150][4].ENA
reset => array[150][3].ENA
reset => array[150][2].ENA
reset => array[150][1].ENA
reset => array[150][0].ENA
reset => array[149][7].ENA
reset => array[149][6].ENA
reset => array[149][5].ENA
reset => array[149][4].ENA
reset => array[149][3].ENA
reset => array[149][2].ENA
reset => array[149][1].ENA
reset => array[149][0].ENA
reset => array[148][7].ENA
reset => array[148][6].ENA
reset => array[148][5].ENA
reset => array[148][4].ENA
reset => array[148][3].ENA
reset => array[148][2].ENA
reset => array[148][1].ENA
reset => array[148][0].ENA
reset => array[147][7].ENA
reset => array[147][6].ENA
reset => array[147][5].ENA
reset => array[147][4].ENA
reset => array[147][3].ENA
reset => array[147][2].ENA
reset => array[147][1].ENA
reset => array[147][0].ENA
reset => array[146][7].ENA
reset => array[146][6].ENA
reset => array[146][5].ENA
reset => array[146][4].ENA
reset => array[146][3].ENA
reset => array[146][2].ENA
reset => array[146][1].ENA
reset => array[146][0].ENA
reset => array[145][7].ENA
reset => array[145][6].ENA
reset => array[145][5].ENA
reset => array[145][4].ENA
reset => array[145][3].ENA
reset => array[145][2].ENA
reset => array[145][1].ENA
reset => array[145][0].ENA
reset => array[144][7].ENA
reset => array[144][6].ENA
reset => array[144][5].ENA
reset => array[144][4].ENA
reset => array[144][3].ENA
reset => array[144][2].ENA
reset => array[144][1].ENA
reset => array[144][0].ENA
reset => array[143][7].ENA
reset => array[143][6].ENA
reset => array[143][5].ENA
reset => array[143][4].ENA
reset => array[143][3].ENA
reset => array[143][2].ENA
reset => array[143][1].ENA
reset => array[143][0].ENA
reset => array[142][7].ENA
reset => array[142][6].ENA
reset => array[142][5].ENA
reset => array[142][4].ENA
reset => array[142][3].ENA
reset => array[142][2].ENA
reset => array[142][1].ENA
reset => array[142][0].ENA
reset => array[141][7].ENA
reset => array[141][6].ENA
reset => array[141][5].ENA
reset => array[141][4].ENA
reset => array[141][3].ENA
reset => array[141][2].ENA
reset => array[141][1].ENA
reset => array[141][0].ENA
reset => array[140][7].ENA
reset => array[140][6].ENA
reset => array[140][5].ENA
reset => array[140][4].ENA
reset => array[140][3].ENA
reset => array[140][2].ENA
reset => array[140][1].ENA
reset => array[140][0].ENA
reset => array[139][7].ENA
reset => array[139][6].ENA
reset => array[139][5].ENA
reset => array[139][4].ENA
reset => array[139][3].ENA
reset => array[139][2].ENA
reset => array[139][1].ENA
reset => array[139][0].ENA
reset => array[138][7].ENA
reset => array[138][6].ENA
reset => array[138][5].ENA
reset => array[138][4].ENA
reset => array[138][3].ENA
reset => array[138][2].ENA
reset => array[138][1].ENA
reset => array[138][0].ENA
reset => array[137][7].ENA
reset => array[137][6].ENA
reset => array[137][5].ENA
reset => array[137][4].ENA
reset => array[137][3].ENA
reset => array[137][2].ENA
reset => array[137][1].ENA
reset => array[137][0].ENA
reset => array[136][7].ENA
reset => array[136][6].ENA
reset => array[136][5].ENA
reset => array[136][4].ENA
reset => array[136][3].ENA
reset => array[136][2].ENA
reset => array[136][1].ENA
reset => array[136][0].ENA
reset => array[135][7].ENA
reset => array[135][6].ENA
reset => array[135][5].ENA
reset => array[135][4].ENA
reset => array[135][3].ENA
reset => array[135][2].ENA
reset => array[135][1].ENA
reset => array[135][0].ENA
reset => array[134][7].ENA
reset => array[134][6].ENA
reset => array[134][5].ENA
reset => array[134][4].ENA
reset => array[134][3].ENA
reset => array[134][2].ENA
reset => array[134][1].ENA
reset => array[134][0].ENA
reset => array[133][7].ENA
reset => array[133][6].ENA
reset => array[133][5].ENA
reset => array[133][4].ENA
reset => array[133][3].ENA
reset => array[133][2].ENA
reset => array[133][1].ENA
reset => array[133][0].ENA
reset => array[132][7].ENA
reset => array[132][6].ENA
reset => array[132][5].ENA
reset => array[132][4].ENA
reset => array[132][3].ENA
reset => array[132][2].ENA
reset => array[132][1].ENA
reset => array[132][0].ENA
reset => array[131][7].ENA
reset => array[131][6].ENA
reset => array[131][5].ENA
reset => array[131][4].ENA
reset => array[131][3].ENA
reset => array[131][2].ENA
reset => array[131][1].ENA
reset => array[131][0].ENA
reset => array[130][7].ENA
reset => array[130][6].ENA
reset => array[130][5].ENA
reset => array[130][4].ENA
reset => array[130][3].ENA
reset => array[130][2].ENA
reset => array[130][1].ENA
reset => array[130][0].ENA
reset => array[129][7].ENA
reset => array[129][6].ENA
reset => array[129][5].ENA
reset => array[129][4].ENA
reset => array[129][3].ENA
reset => array[129][2].ENA
reset => array[129][1].ENA
reset => array[129][0].ENA
reset => array[128][7].ENA
reset => array[128][6].ENA
reset => array[128][5].ENA
reset => array[128][4].ENA
reset => array[128][3].ENA
reset => array[128][2].ENA
reset => array[128][1].ENA
reset => array[128][0].ENA
reset => array[127][7].ENA
reset => array[127][6].ENA
reset => array[127][5].ENA
reset => array[127][4].ENA
reset => array[127][3].ENA
reset => array[127][2].ENA
reset => array[127][1].ENA
reset => array[127][0].ENA
reset => array[126][7].ENA
reset => array[126][6].ENA
reset => array[126][5].ENA
reset => array[126][4].ENA
reset => array[126][3].ENA
reset => array[126][2].ENA
reset => array[126][1].ENA
reset => array[126][0].ENA
reset => array[125][7].ENA
reset => array[125][6].ENA
reset => array[125][5].ENA
reset => array[125][4].ENA
reset => array[125][3].ENA
reset => array[125][2].ENA
reset => array[125][1].ENA
reset => array[125][0].ENA
reset => array[124][7].ENA
reset => array[124][6].ENA
reset => array[124][5].ENA
reset => array[124][4].ENA
reset => array[124][3].ENA
reset => array[124][2].ENA
reset => array[124][1].ENA
reset => array[124][0].ENA
reset => array[123][7].ENA
reset => array[123][6].ENA
reset => array[123][5].ENA
reset => array[123][4].ENA
reset => array[123][3].ENA
reset => array[123][2].ENA
reset => array[123][1].ENA
reset => array[123][0].ENA
reset => array[122][7].ENA
reset => array[122][6].ENA
reset => array[122][5].ENA
reset => array[122][4].ENA
reset => array[122][3].ENA
reset => array[122][2].ENA
reset => array[122][1].ENA
reset => array[122][0].ENA
reset => array[121][7].ENA
reset => array[121][6].ENA
reset => array[121][5].ENA
reset => array[121][4].ENA
reset => array[121][3].ENA
reset => array[121][2].ENA
reset => array[121][1].ENA
reset => array[121][0].ENA
reset => array[120][7].ENA
reset => array[120][6].ENA
reset => array[120][5].ENA
reset => array[120][4].ENA
reset => array[120][3].ENA
reset => array[120][2].ENA
reset => array[120][1].ENA
reset => array[120][0].ENA
reset => array[119][7].ENA
reset => array[119][6].ENA
reset => array[119][5].ENA
reset => array[119][4].ENA
reset => array[119][3].ENA
reset => array[119][2].ENA
reset => array[119][1].ENA
reset => array[119][0].ENA
reset => array[118][7].ENA
reset => array[118][6].ENA
reset => array[118][5].ENA
reset => array[118][4].ENA
reset => array[118][3].ENA
reset => array[118][2].ENA
reset => array[118][1].ENA
reset => array[118][0].ENA
reset => array[117][7].ENA
reset => array[117][6].ENA
reset => array[117][5].ENA
reset => array[117][4].ENA
reset => array[117][3].ENA
reset => array[117][2].ENA
reset => array[117][1].ENA
reset => array[117][0].ENA
reset => array[116][7].ENA
reset => array[116][6].ENA
reset => array[116][5].ENA
reset => array[116][4].ENA
reset => array[116][3].ENA
reset => array[116][2].ENA
reset => array[116][1].ENA
reset => array[116][0].ENA
reset => array[115][7].ENA
reset => array[115][6].ENA
reset => array[115][5].ENA
reset => array[115][4].ENA
reset => array[115][3].ENA
reset => array[115][2].ENA
reset => array[115][1].ENA
reset => array[115][0].ENA
reset => array[114][7].ENA
reset => array[114][6].ENA
reset => array[114][5].ENA
reset => array[114][4].ENA
reset => array[114][3].ENA
reset => array[114][2].ENA
reset => array[114][1].ENA
reset => array[114][0].ENA
reset => array[113][7].ENA
reset => array[113][6].ENA
reset => array[113][5].ENA
reset => array[113][4].ENA
reset => array[113][3].ENA
reset => array[113][2].ENA
reset => array[113][1].ENA
reset => array[113][0].ENA
reset => array[112][7].ENA
reset => array[112][6].ENA
reset => array[112][5].ENA
reset => array[112][4].ENA
reset => array[112][3].ENA
reset => array[112][2].ENA
reset => array[112][1].ENA
reset => array[112][0].ENA
reset => array[111][7].ENA
reset => array[111][6].ENA
reset => array[111][5].ENA
reset => array[111][4].ENA
reset => array[111][3].ENA
reset => array[111][2].ENA
reset => array[111][1].ENA
reset => array[111][0].ENA
reset => array[110][7].ENA
reset => array[110][6].ENA
reset => array[110][5].ENA
reset => array[110][4].ENA
reset => array[110][3].ENA
reset => array[110][2].ENA
reset => array[110][1].ENA
reset => array[110][0].ENA
reset => array[109][7].ENA
reset => array[109][6].ENA
reset => array[109][5].ENA
reset => array[109][4].ENA
reset => array[109][3].ENA
reset => array[109][2].ENA
reset => array[109][1].ENA
reset => array[109][0].ENA
reset => array[108][7].ENA
reset => array[108][6].ENA
reset => array[108][5].ENA
reset => array[108][4].ENA
reset => array[108][3].ENA
reset => array[108][2].ENA
reset => array[108][1].ENA
reset => array[108][0].ENA
reset => array[107][7].ENA
reset => array[107][6].ENA
reset => array[107][5].ENA
reset => array[107][4].ENA
reset => array[107][3].ENA
reset => array[107][2].ENA
reset => array[107][1].ENA
reset => array[107][0].ENA
reset => array[106][7].ENA
reset => array[106][6].ENA
reset => array[106][5].ENA
reset => array[106][4].ENA
reset => array[106][3].ENA
reset => array[106][2].ENA
reset => array[106][1].ENA
reset => array[106][0].ENA
reset => array[105][7].ENA
reset => array[105][6].ENA
reset => array[105][5].ENA
reset => array[105][4].ENA
reset => array[105][3].ENA
reset => array[105][2].ENA
reset => array[105][1].ENA
reset => array[105][0].ENA
reset => array[104][7].ENA
reset => array[104][6].ENA
reset => array[104][5].ENA
reset => array[104][4].ENA
reset => array[104][3].ENA
reset => array[104][2].ENA
reset => array[104][1].ENA
reset => array[104][0].ENA
reset => array[103][7].ENA
reset => array[103][6].ENA
reset => array[103][5].ENA
reset => array[103][4].ENA
reset => array[103][3].ENA
reset => array[103][2].ENA
reset => array[103][1].ENA
reset => array[103][0].ENA
reset => array[102][7].ENA
reset => array[102][6].ENA
reset => array[102][5].ENA
reset => array[102][4].ENA
reset => array[102][3].ENA
reset => array[102][2].ENA
reset => array[102][1].ENA
reset => array[102][0].ENA
reset => array[101][7].ENA
reset => array[101][6].ENA
reset => array[101][5].ENA
reset => array[101][4].ENA
reset => array[101][3].ENA
reset => array[101][2].ENA
reset => array[101][1].ENA
reset => array[101][0].ENA
reset => array[100][7].ENA
reset => array[100][6].ENA
reset => array[100][5].ENA
reset => array[100][4].ENA
reset => array[100][3].ENA
reset => array[100][2].ENA
reset => array[100][1].ENA
reset => array[100][0].ENA
reset => array[99][7].ENA
reset => array[99][6].ENA
reset => array[99][5].ENA
reset => array[99][4].ENA
reset => array[99][3].ENA
reset => array[99][2].ENA
reset => array[99][1].ENA
reset => array[99][0].ENA
reset => array[98][7].ENA
reset => array[98][6].ENA
reset => array[98][5].ENA
reset => array[98][4].ENA
reset => array[98][3].ENA
reset => array[98][2].ENA
reset => array[98][1].ENA
reset => array[98][0].ENA
reset => array[97][7].ENA
reset => array[97][6].ENA
reset => array[97][5].ENA
reset => array[97][4].ENA
reset => array[97][3].ENA
reset => array[97][2].ENA
reset => array[97][1].ENA
reset => array[97][0].ENA
reset => array[96][7].ENA
reset => array[96][6].ENA
reset => array[96][5].ENA
reset => array[96][4].ENA
reset => array[96][3].ENA
reset => array[96][2].ENA
reset => array[96][1].ENA
reset => array[96][0].ENA
reset => array[95][7].ENA
reset => array[95][6].ENA
reset => array[95][5].ENA
reset => array[95][4].ENA
reset => array[95][3].ENA
reset => array[95][2].ENA
reset => array[95][1].ENA
reset => array[95][0].ENA
reset => array[94][7].ENA
reset => array[94][6].ENA
reset => array[94][5].ENA
reset => array[94][4].ENA
reset => array[94][3].ENA
reset => array[94][2].ENA
reset => array[94][1].ENA
reset => array[94][0].ENA
reset => array[93][7].ENA
reset => array[93][6].ENA
reset => array[93][5].ENA
reset => array[93][4].ENA
reset => array[93][3].ENA
reset => array[93][2].ENA
reset => array[93][1].ENA
reset => array[93][0].ENA
reset => array[92][7].ENA
reset => array[92][6].ENA
reset => array[92][5].ENA
reset => array[92][4].ENA
reset => array[92][3].ENA
reset => array[92][2].ENA
reset => array[92][1].ENA
reset => array[92][0].ENA
reset => array[91][7].ENA
reset => array[91][6].ENA
reset => array[91][5].ENA
reset => array[91][4].ENA
reset => array[91][3].ENA
reset => array[91][2].ENA
reset => array[91][1].ENA
reset => array[91][0].ENA
reset => array[90][7].ENA
reset => array[90][6].ENA
reset => array[90][5].ENA
reset => array[90][4].ENA
reset => array[90][3].ENA
reset => array[90][2].ENA
reset => array[90][1].ENA
reset => array[90][0].ENA
reset => array[89][7].ENA
reset => array[89][6].ENA
reset => array[89][5].ENA
reset => array[89][4].ENA
reset => array[89][3].ENA
reset => array[89][2].ENA
reset => array[89][1].ENA
reset => array[89][0].ENA
reset => array[88][7].ENA
reset => array[88][6].ENA
reset => array[88][5].ENA
reset => array[88][4].ENA
reset => array[88][3].ENA
reset => array[88][2].ENA
reset => array[88][1].ENA
reset => array[88][0].ENA
reset => array[87][7].ENA
reset => array[87][6].ENA
reset => array[87][5].ENA
reset => array[87][4].ENA
reset => array[87][3].ENA
reset => array[87][2].ENA
reset => array[87][1].ENA
reset => array[87][0].ENA
reset => array[86][7].ENA
reset => array[86][6].ENA
reset => array[86][5].ENA
reset => array[86][4].ENA
reset => array[86][3].ENA
reset => array[86][2].ENA
reset => array[86][1].ENA
reset => array[86][0].ENA
reset => array[85][7].ENA
reset => array[85][6].ENA
reset => array[85][5].ENA
reset => array[85][4].ENA
reset => array[85][3].ENA
reset => array[85][2].ENA
reset => array[85][1].ENA
reset => array[85][0].ENA
reset => array[84][7].ENA
reset => array[84][6].ENA
reset => array[84][5].ENA
reset => array[84][4].ENA
reset => array[84][3].ENA
reset => array[84][2].ENA
reset => array[84][1].ENA
reset => array[84][0].ENA
reset => array[83][7].ENA
reset => array[83][6].ENA
reset => array[83][5].ENA
reset => array[83][4].ENA
reset => array[83][3].ENA
reset => array[83][2].ENA
reset => array[83][1].ENA
reset => array[83][0].ENA
reset => array[82][7].ENA
reset => array[82][6].ENA
reset => array[82][5].ENA
reset => array[82][4].ENA
reset => array[82][3].ENA
reset => array[82][2].ENA
reset => array[82][1].ENA
reset => array[82][0].ENA
reset => array[81][7].ENA
reset => array[81][6].ENA
reset => array[81][5].ENA
reset => array[81][4].ENA
reset => array[81][3].ENA
reset => array[81][2].ENA
reset => array[81][1].ENA
reset => array[81][0].ENA
reset => array[80][7].ENA
reset => array[80][6].ENA
reset => array[80][5].ENA
reset => array[80][4].ENA
reset => array[80][3].ENA
reset => array[80][2].ENA
reset => array[80][1].ENA
reset => array[80][0].ENA
reset => array[79][7].ENA
reset => array[79][6].ENA
reset => array[79][5].ENA
reset => array[79][4].ENA
reset => array[79][3].ENA
reset => array[79][2].ENA
reset => array[79][1].ENA
reset => array[79][0].ENA
reset => array[78][7].ENA
reset => array[78][6].ENA
reset => array[78][5].ENA
reset => array[78][4].ENA
reset => array[78][3].ENA
reset => array[78][2].ENA
reset => array[78][1].ENA
reset => array[78][0].ENA
reset => array[77][7].ENA
reset => array[77][6].ENA
reset => array[77][5].ENA
reset => array[77][4].ENA
reset => array[77][3].ENA
reset => array[77][2].ENA
reset => array[77][1].ENA
reset => array[77][0].ENA
reset => array[76][7].ENA
reset => array[76][6].ENA
reset => array[76][5].ENA
reset => array[76][4].ENA
reset => array[76][3].ENA
reset => array[76][2].ENA
reset => array[76][1].ENA
reset => array[76][0].ENA
reset => array[75][7].ENA
reset => array[75][6].ENA
reset => array[75][5].ENA
reset => array[75][4].ENA
reset => array[75][3].ENA
reset => array[75][2].ENA
reset => array[75][1].ENA
reset => array[75][0].ENA
reset => array[74][7].ENA
reset => array[74][6].ENA
reset => array[74][5].ENA
reset => array[74][4].ENA
reset => array[74][3].ENA
reset => array[74][2].ENA
reset => array[74][1].ENA
reset => array[74][0].ENA
reset => array[73][7].ENA
reset => array[73][6].ENA
reset => array[73][5].ENA
reset => array[73][4].ENA
reset => array[73][3].ENA
reset => array[73][2].ENA
reset => array[73][1].ENA
reset => array[73][0].ENA
reset => array[72][7].ENA
reset => array[72][6].ENA
reset => array[72][5].ENA
reset => array[72][4].ENA
reset => array[72][3].ENA
reset => array[72][2].ENA
reset => array[72][1].ENA
reset => array[72][0].ENA
reset => array[71][7].ENA
reset => array[71][6].ENA
reset => array[71][5].ENA
reset => array[71][4].ENA
reset => array[71][3].ENA
reset => array[71][2].ENA
reset => array[71][1].ENA
reset => array[71][0].ENA
reset => array[70][7].ENA
reset => array[70][6].ENA
reset => array[70][5].ENA
reset => array[70][4].ENA
reset => array[70][3].ENA
reset => array[70][2].ENA
reset => array[70][1].ENA
reset => array[70][0].ENA
reset => array[69][7].ENA
reset => array[69][6].ENA
reset => array[69][5].ENA
reset => array[69][4].ENA
reset => array[69][3].ENA
reset => array[69][2].ENA
reset => array[69][1].ENA
reset => array[69][0].ENA
reset => array[68][7].ENA
reset => array[68][6].ENA
reset => array[68][5].ENA
reset => array[68][4].ENA
reset => array[68][3].ENA
reset => array[68][2].ENA
reset => array[68][1].ENA
reset => array[68][0].ENA
reset => array[67][7].ENA
reset => array[67][6].ENA
reset => array[67][5].ENA
reset => array[67][4].ENA
reset => array[67][3].ENA
reset => array[67][2].ENA
reset => array[67][1].ENA
reset => array[67][0].ENA
reset => array[66][7].ENA
reset => array[66][6].ENA
reset => array[66][5].ENA
reset => array[66][4].ENA
reset => array[66][3].ENA
reset => array[66][2].ENA
reset => array[66][1].ENA
reset => array[66][0].ENA
reset => array[65][7].ENA
reset => array[65][6].ENA
reset => array[65][5].ENA
reset => array[65][4].ENA
reset => array[65][3].ENA
reset => array[65][2].ENA
reset => array[65][1].ENA
reset => array[65][0].ENA
reset => array[64][7].ENA
reset => array[64][6].ENA
reset => array[64][5].ENA
reset => array[64][4].ENA
reset => array[64][3].ENA
reset => array[64][2].ENA
reset => array[64][1].ENA
reset => array[64][0].ENA
reset => array[63][7].ENA
reset => array[63][6].ENA
reset => array[63][5].ENA
reset => array[63][4].ENA
reset => array[63][3].ENA
reset => array[63][2].ENA
reset => array[63][1].ENA
reset => array[63][0].ENA
reset => array[62][7].ENA
reset => array[62][6].ENA
reset => array[62][5].ENA
reset => array[62][4].ENA
reset => array[62][3].ENA
reset => array[62][2].ENA
reset => array[62][1].ENA
reset => array[62][0].ENA
reset => array[61][7].ENA
reset => array[61][6].ENA
reset => array[61][5].ENA
reset => array[61][4].ENA
reset => array[61][3].ENA
reset => array[61][2].ENA
reset => array[61][1].ENA
reset => array[61][0].ENA
reset => array[60][7].ENA
reset => array[60][6].ENA
reset => array[60][5].ENA
reset => array[60][4].ENA
reset => array[60][3].ENA
reset => array[60][2].ENA
reset => array[60][1].ENA
reset => array[60][0].ENA
reset => array[59][7].ENA
reset => array[59][6].ENA
reset => array[59][5].ENA
reset => array[59][4].ENA
reset => array[59][3].ENA
reset => array[59][2].ENA
reset => array[59][1].ENA
reset => array[59][0].ENA
reset => array[58][7].ENA
reset => array[58][6].ENA
reset => array[58][5].ENA
reset => array[58][4].ENA
reset => array[58][3].ENA
reset => array[58][2].ENA
reset => array[58][1].ENA
reset => array[58][0].ENA
reset => array[57][7].ENA
reset => array[57][6].ENA
reset => array[57][5].ENA
reset => array[57][4].ENA
reset => array[57][3].ENA
reset => array[57][2].ENA
reset => array[57][1].ENA
reset => array[57][0].ENA
reset => array[56][7].ENA
reset => array[56][6].ENA
reset => array[56][5].ENA
reset => array[56][4].ENA
reset => array[56][3].ENA
reset => array[56][2].ENA
reset => array[56][1].ENA
reset => array[56][0].ENA
reset => array[55][7].ENA
reset => array[55][6].ENA
reset => array[55][5].ENA
reset => array[55][4].ENA
reset => array[55][3].ENA
reset => array[55][2].ENA
reset => array[55][1].ENA
reset => array[55][0].ENA
reset => array[54][7].ENA
reset => array[54][6].ENA
reset => array[54][5].ENA
reset => array[54][4].ENA
reset => array[54][3].ENA
reset => array[54][2].ENA
reset => array[54][1].ENA
reset => array[54][0].ENA
reset => array[53][7].ENA
reset => array[53][6].ENA
reset => array[53][5].ENA
reset => array[53][4].ENA
reset => array[53][3].ENA
reset => array[53][2].ENA
reset => array[53][1].ENA
reset => array[53][0].ENA
reset => array[52][7].ENA
reset => array[52][6].ENA
reset => array[52][5].ENA
reset => array[52][4].ENA
reset => array[52][3].ENA
reset => array[52][2].ENA
reset => array[52][1].ENA
reset => array[52][0].ENA
reset => array[51][7].ENA
reset => array[51][6].ENA
reset => array[51][5].ENA
reset => array[51][4].ENA
reset => array[51][3].ENA
reset => array[51][2].ENA
reset => array[51][1].ENA
reset => array[51][0].ENA
reset => array[50][7].ENA
reset => array[50][6].ENA
reset => array[50][5].ENA
reset => array[50][4].ENA
reset => array[50][3].ENA
reset => array[50][2].ENA
reset => array[50][1].ENA
reset => array[50][0].ENA
reset => array[49][7].ENA
reset => array[49][6].ENA
reset => array[49][5].ENA
reset => array[49][4].ENA
reset => array[49][3].ENA
reset => array[49][2].ENA
reset => array[49][1].ENA
reset => array[49][0].ENA
reset => array[48][7].ENA
reset => array[48][6].ENA
reset => array[48][5].ENA
reset => array[48][4].ENA
reset => array[48][3].ENA
reset => array[48][2].ENA
reset => array[48][1].ENA
reset => array[48][0].ENA
reset => array[47][7].ENA
reset => array[47][6].ENA
reset => array[47][5].ENA
reset => array[47][4].ENA
reset => array[47][3].ENA
reset => array[47][2].ENA
reset => array[47][1].ENA
reset => array[47][0].ENA
reset => array[46][7].ENA
reset => array[46][6].ENA
reset => array[46][5].ENA
reset => array[46][4].ENA
reset => array[46][3].ENA
reset => array[46][2].ENA
reset => array[46][1].ENA
reset => array[46][0].ENA
reset => array[45][7].ENA
reset => array[45][6].ENA
reset => array[45][5].ENA
reset => array[45][4].ENA
reset => array[45][3].ENA
reset => array[45][2].ENA
reset => array[45][1].ENA
reset => array[45][0].ENA
reset => array[44][7].ENA
reset => array[44][6].ENA
reset => array[44][5].ENA
reset => array[44][4].ENA
reset => array[44][3].ENA
reset => array[44][2].ENA
reset => array[44][1].ENA
reset => array[44][0].ENA
reset => array[43][7].ENA
reset => array[43][6].ENA
reset => array[43][5].ENA
reset => array[43][4].ENA
reset => array[43][3].ENA
reset => array[43][2].ENA
reset => array[43][1].ENA
reset => array[43][0].ENA
reset => array[42][7].ENA
reset => array[42][6].ENA
reset => array[42][5].ENA
reset => array[42][4].ENA
reset => array[42][3].ENA
reset => array[42][2].ENA
reset => array[42][1].ENA
reset => array[42][0].ENA
reset => array[41][7].ENA
reset => array[41][6].ENA
reset => array[41][5].ENA
reset => array[41][4].ENA
reset => array[41][3].ENA
reset => array[41][2].ENA
reset => array[41][1].ENA
reset => array[41][0].ENA
reset => array[40][7].ENA
reset => array[40][6].ENA
reset => array[40][5].ENA
reset => array[40][4].ENA
reset => array[40][3].ENA
reset => array[40][2].ENA
reset => array[40][1].ENA
reset => array[40][0].ENA
reset => array[39][7].ENA
reset => array[39][6].ENA
reset => array[39][5].ENA
reset => array[39][4].ENA
reset => array[39][3].ENA
reset => array[39][2].ENA
reset => array[39][1].ENA
reset => array[39][0].ENA
reset => array[38][7].ENA
reset => array[38][6].ENA
reset => array[38][5].ENA
reset => array[38][4].ENA
reset => array[38][3].ENA
reset => array[38][2].ENA
reset => array[38][1].ENA
reset => array[38][0].ENA
reset => array[37][7].ENA
reset => array[37][6].ENA
reset => array[37][5].ENA
reset => array[37][4].ENA
reset => array[37][3].ENA
reset => array[37][2].ENA
reset => array[37][1].ENA
reset => array[37][0].ENA
reset => array[36][7].ENA
reset => array[36][6].ENA
reset => array[36][5].ENA
reset => array[36][4].ENA
reset => array[36][3].ENA
reset => array[36][2].ENA
reset => array[36][1].ENA
reset => array[36][0].ENA
reset => array[35][7].ENA
reset => array[35][6].ENA
reset => array[35][5].ENA
reset => array[35][4].ENA
reset => array[35][3].ENA
reset => array[35][2].ENA
reset => array[35][1].ENA
reset => array[35][0].ENA
reset => array[34][7].ENA
reset => array[34][6].ENA
reset => array[34][5].ENA
reset => array[34][4].ENA
reset => array[34][3].ENA
reset => array[34][2].ENA
reset => array[34][1].ENA
reset => array[34][0].ENA
reset => array[33][7].ENA
reset => array[33][6].ENA
reset => array[33][5].ENA
reset => array[33][4].ENA
reset => array[33][3].ENA
reset => array[33][2].ENA
reset => array[33][1].ENA
reset => array[33][0].ENA
reset => array[32][7].ENA
reset => array[32][6].ENA
reset => array[32][5].ENA
reset => array[32][4].ENA
reset => array[32][3].ENA
reset => array[32][2].ENA
reset => array[32][1].ENA
reset => array[32][0].ENA
reset => array[31][7].ENA
reset => array[31][6].ENA
reset => array[31][5].ENA
reset => array[31][4].ENA
reset => array[31][3].ENA
reset => array[31][2].ENA
reset => array[31][1].ENA
reset => array[31][0].ENA
reset => array[30][7].ENA
reset => array[30][6].ENA
reset => array[30][5].ENA
reset => array[30][4].ENA
reset => array[30][3].ENA
reset => array[30][2].ENA
reset => array[30][1].ENA
reset => array[30][0].ENA
reset => array[29][7].ENA
reset => array[29][6].ENA
reset => array[29][5].ENA
reset => array[29][4].ENA
reset => array[29][3].ENA
reset => array[29][2].ENA
reset => array[29][1].ENA
reset => array[29][0].ENA
reset => array[28][7].ENA
reset => array[28][6].ENA
reset => array[28][5].ENA
reset => array[28][4].ENA
reset => array[28][3].ENA
reset => array[28][2].ENA
reset => array[28][1].ENA
reset => array[28][0].ENA
reset => array[27][7].ENA
reset => array[27][6].ENA
reset => array[27][5].ENA
reset => array[27][4].ENA
reset => array[27][3].ENA
reset => array[27][2].ENA
reset => array[27][1].ENA
reset => array[27][0].ENA
reset => array[26][7].ENA
reset => array[26][6].ENA
reset => array[26][5].ENA
reset => array[26][4].ENA
reset => array[26][3].ENA
reset => array[26][2].ENA
reset => array[26][1].ENA
reset => array[26][0].ENA
reset => array[25][7].ENA
reset => array[25][6].ENA
reset => array[25][5].ENA
reset => array[25][4].ENA
reset => array[25][3].ENA
reset => array[25][2].ENA
reset => array[25][1].ENA
reset => array[25][0].ENA
reset => array[24][7].ENA
reset => array[24][6].ENA
reset => array[24][5].ENA
reset => array[24][4].ENA
reset => array[24][3].ENA
reset => array[24][2].ENA
reset => array[24][1].ENA
reset => array[24][0].ENA
reset => array[23][7].ENA
reset => array[23][6].ENA
reset => array[23][5].ENA
reset => array[23][4].ENA
reset => array[23][3].ENA
reset => array[23][2].ENA
reset => array[23][1].ENA
reset => array[23][0].ENA
reset => array[22][7].ENA
reset => array[22][6].ENA
reset => array[22][5].ENA
reset => array[22][4].ENA
reset => array[22][3].ENA
reset => array[22][2].ENA
reset => array[22][1].ENA
reset => array[22][0].ENA
reset => array[21][7].ENA
reset => array[21][6].ENA
reset => array[21][5].ENA
reset => array[21][4].ENA
reset => array[21][3].ENA
reset => array[21][2].ENA
reset => array[21][1].ENA
reset => array[21][0].ENA
reset => array[20][7].ENA
reset => array[20][6].ENA
reset => array[20][5].ENA
reset => array[20][4].ENA
reset => array[20][3].ENA
reset => array[20][2].ENA
reset => array[20][1].ENA
reset => array[20][0].ENA
reset => array[19][7].ENA
reset => array[19][6].ENA
reset => array[19][5].ENA
reset => array[19][4].ENA
reset => array[19][3].ENA
reset => array[19][2].ENA
reset => array[19][1].ENA
reset => array[19][0].ENA
reset => array[18][7].ENA
reset => array[18][6].ENA
reset => array[18][5].ENA
reset => array[18][4].ENA
reset => array[18][3].ENA
reset => array[18][2].ENA
reset => array[18][1].ENA
reset => array[18][0].ENA
reset => array[17][7].ENA
reset => array[17][6].ENA
reset => array[17][5].ENA
reset => array[17][4].ENA
reset => array[17][3].ENA
reset => array[17][2].ENA
reset => array[17][1].ENA
reset => array[17][0].ENA
reset => array[16][7].ENA
reset => array[16][6].ENA
reset => array[16][5].ENA
reset => array[16][4].ENA
reset => array[16][3].ENA
reset => array[16][2].ENA
reset => array[16][1].ENA
reset => array[16][0].ENA
reset => ad_t[15].ENA
reset => ad_t[14].ENA
reset => ad_t[13].ENA
reset => ad_t[12].ENA
reset => ad_t[11].ENA
reset => ad_t[10].ENA
reset => ad_t[9].ENA
reset => ad_t[8].ENA
reset => ad_t[7].ENA
reset => ad_t[6].ENA
reset => ad_t[5].ENA
reset => ad_t[4].ENA
reset => ad_t[3].ENA
reset => ad_t[2].ENA
reset => ad_t[1].ENA
reset => ad_t[0].ENA
reset => rwn_t.ENA
reset => data_t[31].ENA
reset => data_t[30].ENA
reset => data_t[29].ENA
reset => data_t[28].ENA
reset => data_t[27].ENA
reset => data_t[26].ENA
reset => data_t[25].ENA
reset => data_t[24].ENA
reset => data_t[23].ENA
reset => data_t[22].ENA
reset => data_t[21].ENA
reset => data_t[20].ENA
reset => data_t[19].ENA
reset => data_t[18].ENA
reset => data_t[17].ENA
reset => data_t[16].ENA
reset => data_t[15].ENA
reset => data_t[14].ENA
reset => data_t[13].ENA
reset => data_t[12].ENA
reset => data_t[11].ENA
reset => data_t[10].ENA
reset => data_t[9].ENA
reset => data_t[8].ENA
reset => data_t[7].ENA
reset => data_t[6].ENA
reset => data_t[5].ENA
reset => data_t[4].ENA
reset => data_t[3].ENA
reset => data_t[2].ENA
reset => data_t[1].ENA
reset => data_t[0].ENA
reset => counter[1].ENA
address[0] => ad_t.DATAB
address[0] => counter.DATAB
address[1] => ad_t.DATAB
address[1] => counter.DATAB
address[2] => ad_t.DATAB
address[3] => ad_t.DATAB
address[4] => ad_t.DATAB
address[5] => ad_t.DATAB
address[6] => ad_t.DATAB
address[7] => ad_t.DATAB
address[8] => ad_t.DATAB
address[9] => ad_t.DATAB
address[10] => ad_t.DATAB
address[11] => ad_t.DATAB
address[12] => ad_t.DATAB
address[13] => ad_t.DATAB
address[14] => ad_t.DATAB
address[15] => ad_t.DATAB
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
data_in[0] => data_t.DATAB
data_in[1] => data_t.DATAB
data_in[2] => data_t.DATAB
data_in[3] => data_t.DATAB
data_in[4] => data_t.DATAB
data_in[5] => data_t.DATAB
data_in[6] => data_t.DATAB
data_in[7] => data_t.DATAB
data_in[8] => data_t.DATAB
data_in[9] => data_t.DATAB
data_in[10] => data_t.DATAB
data_in[11] => data_t.DATAB
data_in[12] => data_t.DATAB
data_in[13] => data_t.DATAB
data_in[14] => data_t.DATAB
data_in[15] => data_t.DATAB
data_in[16] => data_t.DATAB
data_in[17] => data_t.DATAB
data_in[18] => data_t.DATAB
data_in[19] => data_t.DATAB
data_in[20] => data_t.DATAB
data_in[21] => data_t.DATAB
data_in[22] => data_t.DATAB
data_in[23] => data_t.DATAB
data_in[24] => data_t.DATAB
data_in[25] => data_t.DATAB
data_in[26] => data_t.DATAB
data_in[27] => data_t.DATAB
data_in[28] => data_t.DATAB
data_in[29] => data_t.DATAB
data_in[30] => data_t.DATAB
data_in[31] => data_t.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rwn => rwn_t.DATAB
start => always0.IN1
ready <= state.DB_MAX_OUTPUT_PORT_TYPE
address_test1[0] => Add0.IN32
address_test1[0] => Mux8.IN83
address_test1[0] => Mux9.IN83
address_test1[0] => Mux10.IN83
address_test1[0] => Mux11.IN83
address_test1[0] => Mux12.IN83
address_test1[0] => Mux13.IN83
address_test1[0] => Mux14.IN83
address_test1[0] => Mux15.IN83
address_test1[0] => Add2.IN32
address_test1[0] => Mux24.IN83
address_test1[0] => Mux25.IN83
address_test1[0] => Mux26.IN83
address_test1[0] => Mux27.IN83
address_test1[0] => Mux28.IN83
address_test1[0] => Mux29.IN83
address_test1[0] => Mux30.IN83
address_test1[0] => Mux31.IN83
address_test1[1] => Add0.IN31
address_test1[1] => Add1.IN30
address_test1[1] => Add2.IN31
address_test1[1] => Mux24.IN82
address_test1[1] => Mux25.IN82
address_test1[1] => Mux26.IN82
address_test1[1] => Mux27.IN82
address_test1[1] => Mux28.IN82
address_test1[1] => Mux29.IN82
address_test1[1] => Mux30.IN82
address_test1[1] => Mux31.IN82
address_test1[2] => Add0.IN30
address_test1[2] => Add1.IN29
address_test1[2] => Add2.IN30
address_test1[2] => Mux24.IN81
address_test1[2] => Mux25.IN81
address_test1[2] => Mux26.IN81
address_test1[2] => Mux27.IN81
address_test1[2] => Mux28.IN81
address_test1[2] => Mux29.IN81
address_test1[2] => Mux30.IN81
address_test1[2] => Mux31.IN81
address_test1[3] => Add0.IN29
address_test1[3] => Add1.IN28
address_test1[3] => Add2.IN29
address_test1[3] => Mux24.IN80
address_test1[3] => Mux25.IN80
address_test1[3] => Mux26.IN80
address_test1[3] => Mux27.IN80
address_test1[3] => Mux28.IN80
address_test1[3] => Mux29.IN80
address_test1[3] => Mux30.IN80
address_test1[3] => Mux31.IN80
address_test1[4] => Add0.IN28
address_test1[4] => Add1.IN27
address_test1[4] => Add2.IN28
address_test1[4] => Mux24.IN79
address_test1[4] => Mux25.IN79
address_test1[4] => Mux26.IN79
address_test1[4] => Mux27.IN79
address_test1[4] => Mux28.IN79
address_test1[4] => Mux29.IN79
address_test1[4] => Mux30.IN79
address_test1[4] => Mux31.IN79
address_test1[5] => Add0.IN27
address_test1[5] => Add1.IN26
address_test1[5] => Add2.IN27
address_test1[5] => Mux24.IN78
address_test1[5] => Mux25.IN78
address_test1[5] => Mux26.IN78
address_test1[5] => Mux27.IN78
address_test1[5] => Mux28.IN78
address_test1[5] => Mux29.IN78
address_test1[5] => Mux30.IN78
address_test1[5] => Mux31.IN78
address_test1[6] => Add0.IN26
address_test1[6] => Add1.IN25
address_test1[6] => Add2.IN26
address_test1[6] => Mux24.IN77
address_test1[6] => Mux25.IN77
address_test1[6] => Mux26.IN77
address_test1[6] => Mux27.IN77
address_test1[6] => Mux28.IN77
address_test1[6] => Mux29.IN77
address_test1[6] => Mux30.IN77
address_test1[6] => Mux31.IN77
address_test1[7] => Add0.IN25
address_test1[7] => Add1.IN24
address_test1[7] => Add2.IN25
address_test1[7] => Mux24.IN76
address_test1[7] => Mux25.IN76
address_test1[7] => Mux26.IN76
address_test1[7] => Mux27.IN76
address_test1[7] => Mux28.IN76
address_test1[7] => Mux29.IN76
address_test1[7] => Mux30.IN76
address_test1[7] => Mux31.IN76
address_test1[8] => Add0.IN24
address_test1[8] => Add1.IN23
address_test1[8] => Add2.IN24
address_test1[9] => Add0.IN23
address_test1[9] => Add1.IN22
address_test1[9] => Add2.IN23
address_test1[10] => Add0.IN22
address_test1[10] => Add1.IN21
address_test1[10] => Add2.IN22
address_test1[11] => Add0.IN21
address_test1[11] => Add1.IN20
address_test1[11] => Add2.IN21
address_test1[12] => Add0.IN20
address_test1[12] => Add1.IN19
address_test1[12] => Add2.IN20
address_test1[13] => Add0.IN19
address_test1[13] => Add1.IN18
address_test1[13] => Add2.IN19
address_test1[14] => Add0.IN18
address_test1[14] => Add1.IN17
address_test1[14] => Add2.IN18
address_test1[15] => Add0.IN17
address_test1[15] => Add1.IN16
address_test1[15] => Add2.IN17
address_test1[16] => ~NO_FANOUT~
address_test1[17] => ~NO_FANOUT~
address_test1[18] => ~NO_FANOUT~
address_test1[19] => ~NO_FANOUT~
address_test1[20] => ~NO_FANOUT~
address_test1[21] => ~NO_FANOUT~
address_test1[22] => ~NO_FANOUT~
address_test1[23] => ~NO_FANOUT~
address_test1[24] => ~NO_FANOUT~
address_test1[25] => ~NO_FANOUT~
address_test1[26] => ~NO_FANOUT~
address_test1[27] => ~NO_FANOUT~
address_test1[28] => ~NO_FANOUT~
address_test1[29] => ~NO_FANOUT~
address_test1[30] => ~NO_FANOUT~
address_test1[31] => ~NO_FANOUT~
address_test2[0] => Add3.IN32
address_test2[0] => Mux40.IN83
address_test2[0] => Mux41.IN83
address_test2[0] => Mux42.IN83
address_test2[0] => Mux43.IN83
address_test2[0] => Mux44.IN83
address_test2[0] => Mux45.IN83
address_test2[0] => Mux46.IN83
address_test2[0] => Mux47.IN83
address_test2[0] => Add5.IN32
address_test2[0] => Mux56.IN83
address_test2[0] => Mux57.IN83
address_test2[0] => Mux58.IN83
address_test2[0] => Mux59.IN83
address_test2[0] => Mux60.IN83
address_test2[0] => Mux61.IN83
address_test2[0] => Mux62.IN83
address_test2[0] => Mux63.IN83
address_test2[1] => Add3.IN31
address_test2[1] => Add4.IN30
address_test2[1] => Add5.IN31
address_test2[1] => Mux56.IN82
address_test2[1] => Mux57.IN82
address_test2[1] => Mux58.IN82
address_test2[1] => Mux59.IN82
address_test2[1] => Mux60.IN82
address_test2[1] => Mux61.IN82
address_test2[1] => Mux62.IN82
address_test2[1] => Mux63.IN82
address_test2[2] => Add3.IN30
address_test2[2] => Add4.IN29
address_test2[2] => Add5.IN30
address_test2[2] => Mux56.IN81
address_test2[2] => Mux57.IN81
address_test2[2] => Mux58.IN81
address_test2[2] => Mux59.IN81
address_test2[2] => Mux60.IN81
address_test2[2] => Mux61.IN81
address_test2[2] => Mux62.IN81
address_test2[2] => Mux63.IN81
address_test2[3] => Add3.IN29
address_test2[3] => Add4.IN28
address_test2[3] => Add5.IN29
address_test2[3] => Mux56.IN80
address_test2[3] => Mux57.IN80
address_test2[3] => Mux58.IN80
address_test2[3] => Mux59.IN80
address_test2[3] => Mux60.IN80
address_test2[3] => Mux61.IN80
address_test2[3] => Mux62.IN80
address_test2[3] => Mux63.IN80
address_test2[4] => Add3.IN28
address_test2[4] => Add4.IN27
address_test2[4] => Add5.IN28
address_test2[4] => Mux56.IN79
address_test2[4] => Mux57.IN79
address_test2[4] => Mux58.IN79
address_test2[4] => Mux59.IN79
address_test2[4] => Mux60.IN79
address_test2[4] => Mux61.IN79
address_test2[4] => Mux62.IN79
address_test2[4] => Mux63.IN79
address_test2[5] => Add3.IN27
address_test2[5] => Add4.IN26
address_test2[5] => Add5.IN27
address_test2[5] => Mux56.IN78
address_test2[5] => Mux57.IN78
address_test2[5] => Mux58.IN78
address_test2[5] => Mux59.IN78
address_test2[5] => Mux60.IN78
address_test2[5] => Mux61.IN78
address_test2[5] => Mux62.IN78
address_test2[5] => Mux63.IN78
address_test2[6] => Add3.IN26
address_test2[6] => Add4.IN25
address_test2[6] => Add5.IN26
address_test2[6] => Mux56.IN77
address_test2[6] => Mux57.IN77
address_test2[6] => Mux58.IN77
address_test2[6] => Mux59.IN77
address_test2[6] => Mux60.IN77
address_test2[6] => Mux61.IN77
address_test2[6] => Mux62.IN77
address_test2[6] => Mux63.IN77
address_test2[7] => Add3.IN25
address_test2[7] => Add4.IN24
address_test2[7] => Add5.IN25
address_test2[7] => Mux56.IN76
address_test2[7] => Mux57.IN76
address_test2[7] => Mux58.IN76
address_test2[7] => Mux59.IN76
address_test2[7] => Mux60.IN76
address_test2[7] => Mux61.IN76
address_test2[7] => Mux62.IN76
address_test2[7] => Mux63.IN76
address_test2[8] => Add3.IN24
address_test2[8] => Add4.IN23
address_test2[8] => Add5.IN24
address_test2[9] => Add3.IN23
address_test2[9] => Add4.IN22
address_test2[9] => Add5.IN23
address_test2[10] => Add3.IN22
address_test2[10] => Add4.IN21
address_test2[10] => Add5.IN22
address_test2[11] => Add3.IN21
address_test2[11] => Add4.IN20
address_test2[11] => Add5.IN21
address_test2[12] => Add3.IN20
address_test2[12] => Add4.IN19
address_test2[12] => Add5.IN20
address_test2[13] => Add3.IN19
address_test2[13] => Add4.IN18
address_test2[13] => Add5.IN19
address_test2[14] => Add3.IN18
address_test2[14] => Add4.IN17
address_test2[14] => Add5.IN18
address_test2[15] => Add3.IN17
address_test2[15] => Add4.IN16
address_test2[15] => Add5.IN17
address_test2[16] => ~NO_FANOUT~
address_test2[17] => ~NO_FANOUT~
address_test2[18] => ~NO_FANOUT~
address_test2[19] => ~NO_FANOUT~
address_test2[20] => ~NO_FANOUT~
address_test2[21] => ~NO_FANOUT~
address_test2[22] => ~NO_FANOUT~
address_test2[23] => ~NO_FANOUT~
address_test2[24] => ~NO_FANOUT~
address_test2[25] => ~NO_FANOUT~
address_test2[26] => ~NO_FANOUT~
address_test2[27] => ~NO_FANOUT~
address_test2[28] => ~NO_FANOUT~
address_test2[29] => ~NO_FANOUT~
address_test2[30] => ~NO_FANOUT~
address_test2[31] => ~NO_FANOUT~
address_test3[0] => Add6.IN32
address_test3[0] => Mux72.IN83
address_test3[0] => Mux73.IN83
address_test3[0] => Mux74.IN83
address_test3[0] => Mux75.IN83
address_test3[0] => Mux76.IN83
address_test3[0] => Mux77.IN83
address_test3[0] => Mux78.IN83
address_test3[0] => Mux79.IN83
address_test3[0] => Add8.IN32
address_test3[0] => Mux88.IN83
address_test3[0] => Mux89.IN83
address_test3[0] => Mux90.IN83
address_test3[0] => Mux91.IN83
address_test3[0] => Mux92.IN83
address_test3[0] => Mux93.IN83
address_test3[0] => Mux94.IN83
address_test3[0] => Mux95.IN83
address_test3[1] => Add6.IN31
address_test3[1] => Add7.IN30
address_test3[1] => Add8.IN31
address_test3[1] => Mux88.IN82
address_test3[1] => Mux89.IN82
address_test3[1] => Mux90.IN82
address_test3[1] => Mux91.IN82
address_test3[1] => Mux92.IN82
address_test3[1] => Mux93.IN82
address_test3[1] => Mux94.IN82
address_test3[1] => Mux95.IN82
address_test3[2] => Add6.IN30
address_test3[2] => Add7.IN29
address_test3[2] => Add8.IN30
address_test3[2] => Mux88.IN81
address_test3[2] => Mux89.IN81
address_test3[2] => Mux90.IN81
address_test3[2] => Mux91.IN81
address_test3[2] => Mux92.IN81
address_test3[2] => Mux93.IN81
address_test3[2] => Mux94.IN81
address_test3[2] => Mux95.IN81
address_test3[3] => Add6.IN29
address_test3[3] => Add7.IN28
address_test3[3] => Add8.IN29
address_test3[3] => Mux88.IN80
address_test3[3] => Mux89.IN80
address_test3[3] => Mux90.IN80
address_test3[3] => Mux91.IN80
address_test3[3] => Mux92.IN80
address_test3[3] => Mux93.IN80
address_test3[3] => Mux94.IN80
address_test3[3] => Mux95.IN80
address_test3[4] => Add6.IN28
address_test3[4] => Add7.IN27
address_test3[4] => Add8.IN28
address_test3[4] => Mux88.IN79
address_test3[4] => Mux89.IN79
address_test3[4] => Mux90.IN79
address_test3[4] => Mux91.IN79
address_test3[4] => Mux92.IN79
address_test3[4] => Mux93.IN79
address_test3[4] => Mux94.IN79
address_test3[4] => Mux95.IN79
address_test3[5] => Add6.IN27
address_test3[5] => Add7.IN26
address_test3[5] => Add8.IN27
address_test3[5] => Mux88.IN78
address_test3[5] => Mux89.IN78
address_test3[5] => Mux90.IN78
address_test3[5] => Mux91.IN78
address_test3[5] => Mux92.IN78
address_test3[5] => Mux93.IN78
address_test3[5] => Mux94.IN78
address_test3[5] => Mux95.IN78
address_test3[6] => Add6.IN26
address_test3[6] => Add7.IN25
address_test3[6] => Add8.IN26
address_test3[6] => Mux88.IN77
address_test3[6] => Mux89.IN77
address_test3[6] => Mux90.IN77
address_test3[6] => Mux91.IN77
address_test3[6] => Mux92.IN77
address_test3[6] => Mux93.IN77
address_test3[6] => Mux94.IN77
address_test3[6] => Mux95.IN77
address_test3[7] => Add6.IN25
address_test3[7] => Add7.IN24
address_test3[7] => Add8.IN25
address_test3[7] => Mux88.IN76
address_test3[7] => Mux89.IN76
address_test3[7] => Mux90.IN76
address_test3[7] => Mux91.IN76
address_test3[7] => Mux92.IN76
address_test3[7] => Mux93.IN76
address_test3[7] => Mux94.IN76
address_test3[7] => Mux95.IN76
address_test3[8] => Add6.IN24
address_test3[8] => Add7.IN23
address_test3[8] => Add8.IN24
address_test3[9] => Add6.IN23
address_test3[9] => Add7.IN22
address_test3[9] => Add8.IN23
address_test3[10] => Add6.IN22
address_test3[10] => Add7.IN21
address_test3[10] => Add8.IN22
address_test3[11] => Add6.IN21
address_test3[11] => Add7.IN20
address_test3[11] => Add8.IN21
address_test3[12] => Add6.IN20
address_test3[12] => Add7.IN19
address_test3[12] => Add8.IN20
address_test3[13] => Add6.IN19
address_test3[13] => Add7.IN18
address_test3[13] => Add8.IN19
address_test3[14] => Add6.IN18
address_test3[14] => Add7.IN17
address_test3[14] => Add8.IN18
address_test3[15] => Add6.IN17
address_test3[15] => Add7.IN16
address_test3[15] => Add8.IN17
address_test3[16] => ~NO_FANOUT~
address_test3[17] => ~NO_FANOUT~
address_test3[18] => ~NO_FANOUT~
address_test3[19] => ~NO_FANOUT~
address_test3[20] => ~NO_FANOUT~
address_test3[21] => ~NO_FANOUT~
address_test3[22] => ~NO_FANOUT~
address_test3[23] => ~NO_FANOUT~
address_test3[24] => ~NO_FANOUT~
address_test3[25] => ~NO_FANOUT~
address_test3[26] => ~NO_FANOUT~
address_test3[27] => ~NO_FANOUT~
address_test3[28] => ~NO_FANOUT~
address_test3[29] => ~NO_FANOUT~
address_test3[30] => ~NO_FANOUT~
address_test3[31] => ~NO_FANOUT~
data_test1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_test1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_test1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_test1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_test1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_test1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_test1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_test1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_test1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_test1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_test1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_test1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_test1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_test1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_test1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_test1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_test1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_test1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_test1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_test1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_test1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_test1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_test1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_test1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_test1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_test1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_test1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_test1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_test1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_test1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_test1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_test1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_test2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_test2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_test2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_test2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
data_test2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
data_test2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
data_test2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
data_test2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
data_test2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
data_test2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
data_test2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
data_test2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
data_test2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
data_test2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
data_test2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
data_test2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
data_test2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_test2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_test2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_test2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_test2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_test2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_test2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_test2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_test2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_test2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_test2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_test2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_test2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_test2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_test2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_test2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
data_test3[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
data_test3[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
data_test3[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
data_test3[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
data_test3[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
data_test3[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
data_test3[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
data_test3[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
data_test3[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
data_test3[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
data_test3[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
data_test3[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
data_test3[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
data_test3[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
data_test3[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
data_test3[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
data_test3[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
data_test3[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
data_test3[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
data_test3[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
data_test3[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
data_test3[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
data_test3[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
data_test3[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
data_test3[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
data_test3[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
data_test3[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
data_test3[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
data_test3[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
data_test3[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
data_test3[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
data_test3[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


