Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:55:49 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_utilization -file postRoute.utilization.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : xcku035
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |   64 |     0 |    203128 |  0.03 |
|   LUT as Logic          |   64 |     0 |    203128 |  0.03 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           |  118 |     0 |    406256 |  0.02 |
|   Register as Flip Flop |   99 |     0 |    406256 |  0.02 |
|   Register as Latch     |   19 |     0 |    406256 | <0.01 |
| CARRY8                  |    0 |     0 |     30300 |  0.00 |
| F7 Muxes                |    7 |     0 |    121200 | <0.01 |
| F8 Muxes                |    2 |     0 |     60600 | <0.01 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 19    |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 98    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+----------+-------+-----------+-------+
|                          Site Type                          |   Used   | Fixed | Available | Util% |
+-------------------------------------------------------------+----------+-------+-----------+-------+
| CLB                                                         |       30 |     0 |     30300 |  0.09 |
|   CLBL                                                      |       17 |     0 |           |       |
|   CLBM                                                      |       13 |     0 |           |       |
| LUT as Logic                                                |       64 |     0 |    203128 |  0.03 |
|   using O5 output only                                      |        0 |       |           |       |
|   using O6 output only                                      |       55 |       |           |       |
|   using O5 and O6                                           |        9 |       |           |       |
| LUT as Memory                                               |        0 |     0 |    112800 |  0.00 |
|   LUT as Distributed RAM                                    |        0 |     0 |           |       |
|   LUT as Shift Register                                     |        0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |      105 |     0 |    203128 |  0.05 |
|   fully used LUT-FF pairs                                   |       30 |       |           |       |
|   LUT-FF pairs with unused LUT                              |       41 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |       34 |       |           |       |
| Unique Control Sets                                         |       10 |       |           |       |
| Minimum number of registers lost to control set restriction | 14(Lost) |       |           |       |
+-------------------------------------------------------------+----------+-------+-----------+-------+


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       540 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       540 |  0.00 |
|   RAMB18       |    0 |     0 |      1080 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1700 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   41 |     0 |       520 |  7.88 |
| HPIOB            |    0 |     0 |       416 |  0.00 |
| HRIO             |   41 |     0 |       104 | 39.42 |
|   INPUT          |   11 |       |           |       |
|   OUTPUT         |   30 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       240 |  0.83 |
|   BUFGCE             |    2 |     0 |           |       |
| BUFG_GT_SYNC         |    0 |     0 |        55 |  0.00 |
| BUFG_GT              |    0 |     0 |       120 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         5 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   98 |            Register |
| OBUF     |   30 |                 I/O |
| LUT6     |   23 |                 CLB |
| LUT5     |   19 |                 CLB |
| LDCE     |   19 |            Register |
| LUT4     |   14 |                 CLB |
| INBUF    |   11 |                 I/O |
| IBUFCTRL |   11 |              Others |
| LUT2     |    8 |                 CLB |
| MUXF7    |    7 |                 CLB |
| LUT1     |    5 |                 CLB |
| LUT3     |    4 |                 CLB |
| MUXF8    |    2 |                 CLB |
| BUFGCE   |    2 |               Clock |
| FDSE     |    1 |            Register |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


