INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v:15]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/BenchNeuron.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BenchNeuron
