{"Source Block": ["oh/elink/hdl/etx_clocks.v@70:80@HdlIdDef", "   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n"], "Clone Blocks": [["oh/elink/hdl/etx_clocks.v@68:78", "   //wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n"], ["oh/elink/hdl/etx_clocks.v@66:76", "   //MMCM & PLL\n   wire       cclk_fb;\n   //wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n   \n"], ["oh/elink/hdl/etx_clocks.v@64:74", "   wire       tx_lckl_div4_mmcm;\n\n   //MMCM & PLL\n   wire       cclk_fb;\n   //wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n"], ["oh/elink/hdl/etx_clocks.v@67:77", "   wire       cclk_fb;\n   //wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n   \n   //###########################\n"], ["oh/elink/hdl/etx_clocks.v@65:75", "\n   //MMCM & PLL\n   wire       cclk_fb;\n   //wire       cclk_fb_out;\n   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n"], ["oh/elink/hdl/etx_clocks.v@69:79", "   wire       lclk_fb_i;\n   wire       pll_reset;\n   wire       mmcm_locked;\n   reg \t      mmcm_locked_reg;\n   reg \t      mmcm_locked_sync;\n   wire       lclk_locked;   \n   wire       tx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n"]], "Diff Content": {"Delete": [], "Add": [[75, "   wire       mmcm_reset;\n"], [75, "   wire       tx_lclk;\n"], [75, "   wire       tx_lclk_div4_mmcm;\n"]]}}