

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU'
================================================================
* Date:           Sat Nov  4 18:43:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.049 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     69|    -|
|Register         |        -|    -|      79|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      79|    168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_2_1_16_1_1_U324  |mux_2_1_16_1_1  |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln137_fu_124_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln140_1_fu_174_p2  |         +|   0|  0|  22|          15|          15|
    |value_fu_169_p2        |         +|   0|  0|  23|          16|          16|
    |icmp_ln137_fu_118_p2   |      icmp|   0|  0|  15|           8|           2|
    |value_2_fu_187_p3      |    select|   0|  0|  15|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  90|          48|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                   Name                                   | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                 |  14|          3|    1|          3|
    |ap_done_int                                                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw_4                                                     |   9|          2|    8|         16|
    |bw_fu_54                                                                  |   9|          2|    8|         16|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0  |  14|          3|   14|         42|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0    |  14|          3|   14|         42|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                     |  69|         15|   46|        121|
    +--------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln137_reg_225                                                         |   8|   0|    8|          0|
    |ap_CS_fsm                                                                 |   2|   0|    2|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |bw_fu_54                                                                  |   8|   0|    8|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_235  |  14|   0|   14|          0|
    |conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_230   |  14|   0|   14|          0|
    |sext_ln137_cast_reg_217                                                   |  16|   0|   16|          0|
    |sext_ln140_cast_reg_212                                                   |  15|   0|   15|          0|
    |tmp_reg_240                                                               |   1|   0|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  79|   0|   79|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|                                 RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                                                                    |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_rst                                                                    |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_start                                                                  |   in|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_done                                                                   |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_idle                                                                   |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|ap_ready                                                                  |  out|    1|  ap_ctrl_hs|                                              conv1_Pipeline_RELU|  return value|
|tmp_284                                                                   |   in|    7|     ap_none|                                                          tmp_284|        scalar|
|sext_ln137                                                                |   in|   14|     ap_none|                                                       sext_ln137|        scalar|
|sext_ln140                                                                |   in|   14|     ap_none|                                                       sext_ln140|        scalar|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0  |  out|   14|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we0       |  out|    1|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d0        |  out|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q0        |   in|   16|   ap_memory|  conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0    |  out|   14|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0         |  out|    1|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we0         |  out|    1|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d0          |  out|   16|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q0          |   in|   16|   ap_memory|    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2|         array|
+--------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 5 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln140"   --->   Operation 6 'read' 'sext_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln137"   --->   Operation 7 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_284_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_284"   --->   Operation 8 'read' 'tmp_284_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln140_cast = sext i14 %sext_ln140_read"   --->   Operation 9 'sext' 'sext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i14 %sext_ln137_read"   --->   Operation 10 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i971"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_4 = load i8 %bw" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 13 'load' 'bw_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln137 = icmp_eq  i8 %bw_4, i8 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 14 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln137 = add i8 %bw_4, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 15 'add' 'add_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.body8.0.i971.split, void %for.end.0.i.exitStub" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 16 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i8 %bw_4" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 17 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_284_read, i7 %trunc_ln137" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i14 %tmp_s" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 19 'zext' 'zext_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 20 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 21 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_4, i32 7" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 23 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 24 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.04>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_21" [src/conv1.cpp:138->src/conv1.cpp:63]   --->   Operation 25 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 27 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 28 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 29 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%tmp_126 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12, i1 %tmp" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 30 'mux' 'tmp_126' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i16 %tmp_126" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 31 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%value = add i16 %tmp_126, i16 %sext_ln137_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 32 'add' 'value' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.84ns)   --->   "%add_ln140_1 = add i15 %trunc_ln140, i15 %sext_ln140_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 33 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %value, i32 15" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 34 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.29ns)   --->   "%value_2 = select i1 %tmp_114, i15 0, i15 %add_ln140_1" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 35 'select' 'value_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i15 %value_2" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 36 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp, void %V32.i.i.i43.0.i.case.0, void %V32.i.i.i43.0.i.case.1" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 37 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 38 'store' 'store_ln146' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.0.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 39 'br' 'br_ln146' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 40 'store' 'store_ln146' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.0.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 41 'br' 'br_ln146' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %add_ln137, i8 %bw" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 42 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body8.0.i971" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 43 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_284]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln137]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                               (alloca           ) [ 011]
sext_ln140_read                                                  (read             ) [ 000]
sext_ln137_read                                                  (read             ) [ 000]
tmp_284_read                                                     (read             ) [ 000]
sext_ln140_cast                                                  (sext             ) [ 001]
sext_ln137_cast                                                  (sext             ) [ 001]
store_ln0                                                        (store            ) [ 000]
br_ln0                                                           (br               ) [ 000]
bw_4                                                             (load             ) [ 000]
icmp_ln137                                                       (icmp             ) [ 010]
add_ln137                                                        (add              ) [ 001]
br_ln137                                                         (br               ) [ 000]
trunc_ln137                                                      (trunc            ) [ 000]
tmp_s                                                            (bitconcatenate   ) [ 000]
zext_ln140                                                       (zext             ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9  (getelementptr    ) [ 001]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 (getelementptr    ) [ 001]
tmp                                                              (bitselect        ) [ 001]
specpipeline_ln138                                               (specpipeline     ) [ 000]
speclooptripcount_ln137                                          (speclooptripcount) [ 000]
specloopname_ln137                                               (specloopname     ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 (load             ) [ 000]
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 (load             ) [ 000]
tmp_126                                                          (mux              ) [ 000]
trunc_ln140                                                      (trunc            ) [ 000]
value                                                            (add              ) [ 000]
add_ln140_1                                                      (add              ) [ 000]
tmp_114                                                          (bitselect        ) [ 000]
value_2                                                          (select           ) [ 000]
zext_ln140_1                                                     (zext             ) [ 000]
br_ln146                                                         (br               ) [ 000]
store_ln146                                                      (store            ) [ 000]
br_ln146                                                         (br               ) [ 000]
store_ln146                                                      (store            ) [ 000]
br_ln146                                                         (br               ) [ 000]
store_ln137                                                      (store            ) [ 000]
br_ln137                                                         (br               ) [ 000]
ret_ln0                                                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_284">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_284"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln137">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i16.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="bw_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln140_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="14" slack="0"/>
<pin id="60" dir="0" index="1" bw="14" slack="0"/>
<pin id="61" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln140_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln137_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="14" slack="0"/>
<pin id="67" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln137_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_284_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_284_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="14" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11/1 store_ln146/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12/1 store_ln146/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln140_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln137_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="bw_4_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln137_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln137_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln137_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln140_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_126_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="1" slack="1"/>
<pin id="161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_126/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln140_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="value_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="1"/>
<pin id="172" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln140_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="14" slack="1"/>
<pin id="177" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_114_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_114/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="value_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln140_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln137_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="0" index="1" bw="8" slack="1"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="bw_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="212" class="1005" name="sext_ln140_cast_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="1"/>
<pin id="214" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln140_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="sext_ln137_cast_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="1"/>
<pin id="219" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln137_cast "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln137_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln137 "/>
</bind>
</comp>

<comp id="230" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="1"/>
<pin id="232" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 "/>
</bind>
</comp>

<comp id="235" class="1005" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="1"/>
<pin id="237" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="58" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="64" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="115" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="90" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="96" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="156" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="169" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="174" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="208"><net_src comp="54" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="215"><net_src comp="102" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="220"><net_src comp="106" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="228"><net_src comp="124" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="76" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="238"><net_src comp="83" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="243"><net_src comp="148" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="156" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {2 }
 - Input state : 
	Port: conv1_Pipeline_RELU : tmp_284 | {1 }
	Port: conv1_Pipeline_RELU : sext_ln137 | {1 }
	Port: conv1_Pipeline_RELU : sext_ln140 | {1 }
	Port: conv1_Pipeline_RELU : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {1 2 }
	Port: conv1_Pipeline_RELU : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_4 : 1
		icmp_ln137 : 2
		add_ln137 : 2
		br_ln137 : 3
		trunc_ln137 : 2
		tmp_s : 3
		zext_ln140 : 4
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9 : 5
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10 : 5
		tmp : 2
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_11 : 6
		conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_12 : 6
	State 2
		tmp_126 : 1
		trunc_ln140 : 2
		value : 2
		add_ln140_1 : 3
		tmp_114 : 3
		value_2 : 4
		zext_ln140_1 : 5
		store_ln146 : 6
		store_ln146 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln137_fu_124      |    0    |    15   |
|    add   |        value_fu_169        |    0    |    23   |
|          |     add_ln140_1_fu_174     |    0    |    22   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln137_fu_118     |    0    |    15   |
|----------|----------------------------|---------|---------|
|  select  |       value_2_fu_187       |    0    |    15   |
|----------|----------------------------|---------|---------|
|    mux   |       tmp_126_fu_156       |    0    |    9    |
|----------|----------------------------|---------|---------|
|          | sext_ln140_read_read_fu_58 |    0    |    0    |
|   read   | sext_ln137_read_read_fu_64 |    0    |    0    |
|          |   tmp_284_read_read_fu_70  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln140_cast_fu_102   |    0    |    0    |
|          |   sext_ln137_cast_fu_106   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln137_fu_130     |    0    |    0    |
|          |     trunc_ln140_fu_165     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_134        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln140_fu_142     |    0    |    0    |
|          |     zext_ln140_1_fu_195    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_148         |    0    |    0    |
|          |       tmp_114_fu_179       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    99   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                            add_ln137_reg_225                           |    8   |
|                               bw_reg_205                               |    8   |
|conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_10_reg_235|   14   |
| conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_9_reg_230|   14   |
|                         sext_ln137_cast_reg_217                        |   16   |
|                         sext_ln140_cast_reg_212                        |   15   |
|                               tmp_reg_240                              |    1   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   76   |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   76   |   117  |
+-----------+--------+--------+--------+
